vendor_name = ModelSim
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/seven_seg_decoder.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/cex_code.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.txt
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/altsyncram_2s72.tdf
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/xm23_cpu.ram0_memory_e411fb78.hdl.mif
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/decode_rsa.tdf
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/mux_bnb.tdf
design_name = xm23_cpu
instance = comp, \HEX0[0]~output , HEX0[0]~output, xm23_cpu, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, xm23_cpu, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, xm23_cpu, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, xm23_cpu, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, xm23_cpu, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, xm23_cpu, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, xm23_cpu, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, xm23_cpu, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, xm23_cpu, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, xm23_cpu, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, xm23_cpu, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, xm23_cpu, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, xm23_cpu, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, xm23_cpu, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, xm23_cpu, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, xm23_cpu, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, xm23_cpu, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, xm23_cpu, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, xm23_cpu, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, xm23_cpu, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, xm23_cpu, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, xm23_cpu, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, xm23_cpu, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, xm23_cpu, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, xm23_cpu, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, xm23_cpu, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, xm23_cpu, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, xm23_cpu, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, xm23_cpu, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, xm23_cpu, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, xm23_cpu, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, xm23_cpu, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, xm23_cpu, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, xm23_cpu, 1
instance = comp, \LEDG7~output , LEDG7~output, xm23_cpu, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, xm23_cpu, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, xm23_cpu, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, xm23_cpu, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, xm23_cpu, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, xm23_cpu, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, xm23_cpu, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, xm23_cpu, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, xm23_cpu, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, xm23_cpu, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, xm23_cpu, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, xm23_cpu, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, xm23_cpu, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, xm23_cpu, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, xm23_cpu, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, xm23_cpu, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, xm23_cpu, 1
instance = comp, \LEDR16_17[0]~output , LEDR16_17[0]~output, xm23_cpu, 1
instance = comp, \LEDR16_17[1]~output , LEDR16_17[1]~output, xm23_cpu, 1
instance = comp, \KEY[3]~input , KEY[3]~input, xm23_cpu, 1
instance = comp, \KEY[3]~inputclkctrl , KEY[3]~inputclkctrl, xm23_cpu, 1
instance = comp, \KEY[2]~input , KEY[2]~input, xm23_cpu, 1
instance = comp, \KEY[1]~input , KEY[1]~input, xm23_cpu, 1
instance = comp, \data_viewer|Equal1~0 , data_viewer|Equal1~0, xm23_cpu, 1
instance = comp, \data_viewer|Equal0~0 , data_viewer|Equal0~0, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[0] , data_viewer|LEDG[0], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[1] , data_viewer|LEDG[1], xm23_cpu, 1
instance = comp, \data_viewer|data[0]~12 , data_viewer|data[0]~12, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~13 , data_viewer|data[0]~13, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~13clkctrl , data_viewer|data[0]~13clkctrl, xm23_cpu, 1
instance = comp, \SW[16]~input , SW[16]~input, xm23_cpu, 1
instance = comp, \KEY[0]~input , KEY[0]~input, xm23_cpu, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, xm23_cpu, 1
instance = comp, \Clock~clkctrl , Clock~clkctrl, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle[0]~2 , ctrl_unit|cpucycle[0]~2, xm23_cpu, 1
instance = comp, \SW[1]~input , SW[1]~input, xm23_cpu, 1
instance = comp, \SW[17]~input , SW[17]~input, xm23_cpu, 1
instance = comp, \SW[17]~inputclkctrl , SW[17]~inputclkctrl, xm23_cpu, 1
instance = comp, \bkpnt[1] , bkpnt[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Add8~0 , ctrl_unit|Add8~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle[1] , ctrl_unit|cpucycle[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle[2]~0 , ctrl_unit|cpucycle[2]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle[2] , ctrl_unit|cpucycle[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Add5~0 , ctrl_unit|Add5~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Add5~2 , ctrl_unit|Add5~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Add5~4 , ctrl_unit|Add5~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Add5~6 , ctrl_unit|Add5~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Add5~8 , ctrl_unit|Add5~8, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~5 , ctrl_unit|alu_op[5]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[1]~5 , ctrl_unit|alu_rnum_src[1]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~6 , ctrl_unit|alu_op[5]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Add4~0 , ctrl_unit|Add4~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Add4~2 , ctrl_unit|Add4~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Add4~4 , ctrl_unit|Add4~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Add4~6 , ctrl_unit|Add4~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Add4~8 , ctrl_unit|Add4~8, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~7 , ctrl_unit|alu_op[5]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~8 , ctrl_unit|alu_op[5]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~25 , ctrl_unit|alu_op[5]~25, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux22~0 , ctrl_unit|Mux22~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0]~2 , ctrl_unit|addr_rnum_src[0]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~9 , ctrl_unit|alu_op[3]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~2 , ctrl_unit|code[3]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~3 , ctrl_unit|code[3]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector45~0 , ctrl_unit|Selector45~0, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[1]~feeder , ctrl_unit|bm_op[1]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[1]~7 , ctrl_unit|bm_op[1]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[1]~9 , ctrl_unit|bm_op[1]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle[3]~1 , ctrl_unit|cpucycle[3]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle[3] , ctrl_unit|cpucycle[3], xm23_cpu, 1
instance = comp, \ctrl_unit|s_bus_ctrl~0 , ctrl_unit|s_bus_ctrl~0, xm23_cpu, 1
instance = comp, \ctrl_unit|s_bus_ctrl~1 , ctrl_unit|s_bus_ctrl~1, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0]~0 , ctrl_unit|addr_rnum_src[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[1]~6 , ctrl_unit|bm_op[1]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[1]~8 , ctrl_unit|bm_op[1]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[1] , ctrl_unit|bm_op[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Mux23~0 , ctrl_unit|Mux23~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[4] , ctrl_unit|alu_op[4], xm23_cpu, 1
instance = comp, \ctrl_unit|Mux24~0 , ctrl_unit|Mux24~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3] , ctrl_unit|alu_op[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector5~11 , ctrl_unit|Selector5~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector23~9 , ctrl_unit|Selector23~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector5~13 , ctrl_unit|Selector5~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector5~4 , ctrl_unit|Selector5~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector5~5 , ctrl_unit|Selector5~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector5~6 , ctrl_unit|Selector5~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector5~7 , ctrl_unit|Selector5~7, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~4 , ctrl_unit|data_bus_ctrl~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector5~14 , ctrl_unit|Selector5~14, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector5~8 , ctrl_unit|Selector5~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector5~9 , ctrl_unit|Selector5~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector5~10 , ctrl_unit|Selector5~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector5~12 , ctrl_unit|Selector5~12, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[1]~4 , ctrl_unit|dbus_rnum_dst[1]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[1]~8 , ctrl_unit|dbus_rnum_dst[1]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3] , ctrl_unit|alu_rnum_dst[3], xm23_cpu, 1
instance = comp, \ID|Decoder4~1 , ID|Decoder4~1, xm23_cpu, 1
instance = comp, \ID|ImByte[5] , ID|ImByte[5], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[13]~feeder , byte_manipulator|dst_val[13]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0]~1 , ctrl_unit|addr_rnum_src[0]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[2]~2 , ctrl_unit|bm_op[2]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[2]~3 , ctrl_unit|bm_op[2]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector35~0 , ctrl_unit|Selector35~0, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~21 , ctrl_unit|data_bus_ctrl~21, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[2]~4 , ctrl_unit|bm_op[2]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[2]~5 , ctrl_unit|bm_op[2]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[2] , ctrl_unit|bm_op[2], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val~2 , byte_manipulator|dst_val~2, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[13] , byte_manipulator|dst_val[13], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[2]~0 , byte_manipulator|dst_val[2]~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux2~0 , byte_manipulator|Mux2~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[2]~1 , byte_manipulator|dst_val[2]~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[5] , byte_manipulator|dst_val[5], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[5]~feeder , byte_manipulator|dst_out[5]~feeder, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[11]~0 , byte_manipulator|dst_out[11]~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[5] , byte_manipulator|dst_out[5], xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~4 , ctrl_unit|alu_op[5]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~1 , ctrl_unit|Selector13~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder0~0 , ctrl_unit|Decoder0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~18 , ctrl_unit|Selector39~18, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~5 , ctrl_unit|dbus_rnum_dst[0]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector9~5 , ctrl_unit|Selector9~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector9~6 , ctrl_unit|Selector9~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~4 , ctrl_unit|Selector101~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~5 , ctrl_unit|Selector101~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~2 , ctrl_unit|Selector13~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector9~11 , ctrl_unit|Selector9~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~6 , ctrl_unit|Selector101~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~0 , ctrl_unit|Selector13~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector9~8 , ctrl_unit|Selector9~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector9~9 , ctrl_unit|Selector9~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~3 , ctrl_unit|Selector13~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector9~7 , ctrl_unit|Selector9~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~4 , ctrl_unit|Selector13~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector9~12 , ctrl_unit|Selector9~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector9~10 , ctrl_unit|Selector9~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~7 , ctrl_unit|Selector101~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~8 , ctrl_unit|Selector101~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~2 , ctrl_unit|Selector101~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~3 , ctrl_unit|Selector101~3, xm23_cpu, 1
instance = comp, \ctrl_unit|s_bus_ctrl~2 , ctrl_unit|s_bus_ctrl~2, xm23_cpu, 1
instance = comp, \ctrl_unit|s_bus_ctrl , ctrl_unit|s_bus_ctrl, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector48~0 , ctrl_unit|Selector48~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~0 , ctrl_unit|Selector49~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[4]~13 , ctrl_unit|alu_rnum_src[4]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~1 , ctrl_unit|Selector49~1, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[4]~14 , ctrl_unit|alu_rnum_src[4]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector33~4 , ctrl_unit|Selector33~4, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[4]~15 , ctrl_unit|alu_rnum_src[4]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[4] , ctrl_unit|alu_rnum_src[4], xm23_cpu, 1
instance = comp, \ID|ImByte[6]~feeder , ID|ImByte[6]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[6] , ID|ImByte[6], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[14]~feeder , byte_manipulator|dst_val[14]~feeder, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[14] , byte_manipulator|dst_val[14], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux1~0 , byte_manipulator|Mux1~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[6] , byte_manipulator|dst_val[6], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[6] , byte_manipulator|dst_out[6], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~7 , ctrl_unit|dbus_rnum_dst[0]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~2 , ctrl_unit|data_bus_ctrl~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~6 , ctrl_unit|dbus_rnum_dst[0]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~3 , ctrl_unit|data_bus_ctrl~3, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~5 , ctrl_unit|data_bus_ctrl~5, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~7 , ctrl_unit|data_bus_ctrl~7, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~6 , ctrl_unit|data_bus_ctrl~6, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~8 , ctrl_unit|data_bus_ctrl~8, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~9 , ctrl_unit|data_bus_ctrl~9, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3]~7 , ctrl_unit|dbus_rnum_src[3]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~10 , ctrl_unit|data_bus_ctrl~10, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[4] , ctrl_unit|data_bus_ctrl[4], xm23_cpu, 1
instance = comp, \reg_file~0 , reg_file~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~7 , ctrl_unit|alu_rnum_dst[1]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~8 , ctrl_unit|alu_rnum_dst[1]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~34 , ctrl_unit|alu_rnum_dst[1]~34, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~13 , ctrl_unit|alu_rnum_dst[1]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~14 , ctrl_unit|alu_rnum_dst[1]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~15 , ctrl_unit|alu_rnum_dst[1]~15, xm23_cpu, 1
instance = comp, \reg_file[16][2] , reg_file[16][2], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[0]~0 , ctrl_unit|dbus_rnum_src[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux3~0 , ctrl_unit|Mux3~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~5 , ctrl_unit|dbus_rnum_src[2]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~3 , ctrl_unit|dbus_rnum_src[2]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~4 , ctrl_unit|dbus_rnum_src[2]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~6 , ctrl_unit|dbus_rnum_src[2]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~1 , ctrl_unit|dbus_rnum_src[2]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~2 , ctrl_unit|dbus_rnum_src[2]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~8 , ctrl_unit|dbus_rnum_src[2]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[1] , ctrl_unit|dbus_rnum_src[1], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux3~0 , byte_manipulator|Mux3~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[4] , byte_manipulator|dst_val[4], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[4]~feeder , byte_manipulator|dst_out[4]~feeder, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[4] , byte_manipulator|dst_out[4], xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~12 , ctrl_unit|data_bus_ctrl~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector30~0 , ctrl_unit|Selector30~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux6~4 , ctrl_unit|Mux6~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux6~3 , ctrl_unit|Mux6~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux6~5 , ctrl_unit|Mux6~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux6~6 , ctrl_unit|Mux6~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux6~1 , ctrl_unit|Mux6~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux6~0 , ctrl_unit|Mux6~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux6~2 , ctrl_unit|Mux6~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux6~7 , ctrl_unit|Mux6~7, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~24 , ctrl_unit|data_bus_ctrl~24, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[2] , ctrl_unit|data_bus_ctrl[2], xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~19 , ctrl_unit|data_bus_ctrl~19, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~23 , ctrl_unit|data_bus_ctrl~23, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[1] , ctrl_unit|data_bus_ctrl[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~11 , ctrl_unit|Selector22~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~6 , ctrl_unit|Selector40~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~7 , ctrl_unit|Selector40~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~8 , ctrl_unit|Selector40~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~1 , ctrl_unit|Selector40~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~2 , ctrl_unit|Selector40~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~19 , ctrl_unit|Selector39~19, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~3 , ctrl_unit|Selector40~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~4 , ctrl_unit|Selector40~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~5 , ctrl_unit|Selector40~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~0 , ctrl_unit|Selector40~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~10 , ctrl_unit|Selector40~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~11 , ctrl_unit|Selector40~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector40~9 , ctrl_unit|Selector40~9, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[3] , ctrl_unit|dbus_rnum_dst[3], xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~20 , ctrl_unit|data_bus_ctrl~20, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~0 , ctrl_unit|ctrl_reg_bus~0, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~25 , ctrl_unit|data_bus_ctrl~25, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~22 , ctrl_unit|data_bus_ctrl~22, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[0] , ctrl_unit|data_bus_ctrl[0], xm23_cpu, 1
instance = comp, \reg_file[7][7]~4 , reg_file[7][7]~4, xm23_cpu, 1
instance = comp, \reg_file[7][7]~5 , reg_file[7][7]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~11 , ctrl_unit|alu_rnum_dst[1]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~10 , ctrl_unit|dbus_rnum_dst[0]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~11 , ctrl_unit|dbus_rnum_dst[0]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~9 , ctrl_unit|dbus_rnum_dst[0]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~12 , ctrl_unit|dbus_rnum_dst[0]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~13 , ctrl_unit|dbus_rnum_dst[0]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux33~1 , ctrl_unit|Mux33~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux33~0 , ctrl_unit|Mux33~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~14 , ctrl_unit|dbus_rnum_dst[0]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~15 , ctrl_unit|dbus_rnum_dst[0]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~16 , ctrl_unit|dbus_rnum_dst[0]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~2 , ctrl_unit|Selector42~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~17 , ctrl_unit|dbus_rnum_dst[0]~17, xm23_cpu, 1
instance = comp, \reg_file[16][0]~feeder , reg_file[16][0]~feeder, xm23_cpu, 1
instance = comp, \reg_file[16][0] , reg_file[16][0], xm23_cpu, 1
instance = comp, \reg_file[9][0]~42 , reg_file[9][0]~42, xm23_cpu, 1
instance = comp, \reg_file[9][0]~43 , reg_file[9][0]~43, xm23_cpu, 1
instance = comp, \reg_file[11][0]~55 , reg_file[11][0]~55, xm23_cpu, 1
instance = comp, \reg_file[11][0] , reg_file[11][0], xm23_cpu, 1
instance = comp, \reg_file[15][0]~feeder , reg_file[15][0]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux26~0 , ctrl_unit|Mux26~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1] , ctrl_unit|alu_op[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~12 , ctrl_unit|Selector13~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~13 , ctrl_unit|Selector13~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~8 , ctrl_unit|Selector13~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~6 , ctrl_unit|Selector13~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~9 , ctrl_unit|Selector13~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~10 , ctrl_unit|Selector13~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~11 , ctrl_unit|Selector13~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~14 , ctrl_unit|Selector13~14, xm23_cpu, 1
instance = comp, \reg_file[7][7]~6 , reg_file[7][7]~6, xm23_cpu, 1
instance = comp, \reg_file[7][11] , reg_file[7][11], xm23_cpu, 1
instance = comp, \ID|PSWb[3]~0 , ID|PSWb[3]~0, xm23_cpu, 1
instance = comp, \ID|SRCCON[1]~0 , ID|SRCCON[1]~0, xm23_cpu, 1
instance = comp, \ID|SRCCON[1]~1 , ID|SRCCON[1]~1, xm23_cpu, 1
instance = comp, \ID|SRCCON[1]~2 , ID|SRCCON[1]~2, xm23_cpu, 1
instance = comp, \ID|SRCCON[2] , ID|SRCCON[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Mux2~0 , ctrl_unit|Mux2~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2] , ctrl_unit|dbus_rnum_src[2], xm23_cpu, 1
instance = comp, \reg_file[15][6] , reg_file[15][6], xm23_cpu, 1
instance = comp, \reg_file[7][6] , reg_file[7][6], xm23_cpu, 1
instance = comp, \reg_file[3][6] , reg_file[3][6], xm23_cpu, 1
instance = comp, \reg_file[11][6] , reg_file[11][6], xm23_cpu, 1
instance = comp, \Mux89~7 , Mux89~7, xm23_cpu, 1
instance = comp, \Mux89~8 , Mux89~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux31~0 , ctrl_unit|Mux31~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux31~1 , ctrl_unit|Mux31~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~feeder , ctrl_unit|dbus_rnum_dst[2]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~24 , ctrl_unit|dbus_rnum_dst[0]~24, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~1 , ctrl_unit|ctrl_reg_bus~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~21 , ctrl_unit|dbus_rnum_dst[0]~21, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~22 , ctrl_unit|dbus_rnum_dst[0]~22, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~23 , ctrl_unit|dbus_rnum_dst[0]~23, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~25 , ctrl_unit|dbus_rnum_dst[2]~25, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~35 , ctrl_unit|dbus_rnum_dst[0]~35, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~28 , ctrl_unit|dbus_rnum_dst[0]~28, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~30 , ctrl_unit|dbus_rnum_dst[0]~30, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~26 , ctrl_unit|dbus_rnum_dst[0]~26, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~27 , ctrl_unit|dbus_rnum_dst[0]~27, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~29 , ctrl_unit|dbus_rnum_dst[0]~29, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~36 , ctrl_unit|dbus_rnum_dst[0]~36, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~31 , ctrl_unit|dbus_rnum_dst[2]~31, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~18 , ctrl_unit|dbus_rnum_dst[2]~18, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~19 , ctrl_unit|dbus_rnum_dst[2]~19, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~20 , ctrl_unit|dbus_rnum_dst[2]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~32 , ctrl_unit|dbus_rnum_dst[2]~32, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2] , ctrl_unit|dbus_rnum_dst[2], xm23_cpu, 1
instance = comp, \Decoder0~1 , Decoder0~1, xm23_cpu, 1
instance = comp, \reg_file[13][0]~46 , reg_file[13][0]~46, xm23_cpu, 1
instance = comp, \reg_file[13][6] , reg_file[13][6], xm23_cpu, 1
instance = comp, \reg_file[5][0]~41 , reg_file[5][0]~41, xm23_cpu, 1
instance = comp, \reg_file[5][6] , reg_file[5][6], xm23_cpu, 1
instance = comp, \Decoder0~2 , Decoder0~2, xm23_cpu, 1
instance = comp, \reg_file[9][0]~44 , reg_file[9][0]~44, xm23_cpu, 1
instance = comp, \reg_file[9][6] , reg_file[9][6], xm23_cpu, 1
instance = comp, \reg_file[1][0]~45 , reg_file[1][0]~45, xm23_cpu, 1
instance = comp, \reg_file[1][6] , reg_file[1][6], xm23_cpu, 1
instance = comp, \Mux89~0 , Mux89~0, xm23_cpu, 1
instance = comp, \Mux89~1 , Mux89~1, xm23_cpu, 1
instance = comp, \Decoder0~3 , Decoder0~3, xm23_cpu, 1
instance = comp, \reg_file[10][0]~47 , reg_file[10][0]~47, xm23_cpu, 1
instance = comp, \reg_file[10][6] , reg_file[10][6], xm23_cpu, 1
instance = comp, \Decoder0~4 , Decoder0~4, xm23_cpu, 1
instance = comp, \reg_file[14][0]~50 , reg_file[14][0]~50, xm23_cpu, 1
instance = comp, \reg_file[14][6] , reg_file[14][6], xm23_cpu, 1
instance = comp, \reg_file[2][0]~49 , reg_file[2][0]~49, xm23_cpu, 1
instance = comp, \reg_file[2][6] , reg_file[2][6], xm23_cpu, 1
instance = comp, \reg_file[6][6]~feeder , reg_file[6][6]~feeder, xm23_cpu, 1
instance = comp, \reg_file[6][0]~48 , reg_file[6][0]~48, xm23_cpu, 1
instance = comp, \reg_file[6][6] , reg_file[6][6], xm23_cpu, 1
instance = comp, \Mux89~2 , Mux89~2, xm23_cpu, 1
instance = comp, \Mux89~3 , Mux89~3, xm23_cpu, 1
instance = comp, \Decoder0~6 , Decoder0~6, xm23_cpu, 1
instance = comp, \reg_file[8][0]~52 , reg_file[8][0]~52, xm23_cpu, 1
instance = comp, \reg_file[8][6] , reg_file[8][6], xm23_cpu, 1
instance = comp, \Decoder0~5 , Decoder0~5, xm23_cpu, 1
instance = comp, \reg_file[12][0]~54 , reg_file[12][0]~54, xm23_cpu, 1
instance = comp, \reg_file[12][6] , reg_file[12][6], xm23_cpu, 1
instance = comp, \reg_file[4][0]~51 , reg_file[4][0]~51, xm23_cpu, 1
instance = comp, \reg_file[4][6] , reg_file[4][6], xm23_cpu, 1
instance = comp, \reg_file[0][0]~53 , reg_file[0][0]~53, xm23_cpu, 1
instance = comp, \reg_file[0][6] , reg_file[0][6], xm23_cpu, 1
instance = comp, \Mux89~4 , Mux89~4, xm23_cpu, 1
instance = comp, \Mux89~5 , Mux89~5, xm23_cpu, 1
instance = comp, \Mux89~6 , Mux89~6, xm23_cpu, 1
instance = comp, \Mux89~9 , Mux89~9, xm23_cpu, 1
instance = comp, \instr_reg[6]~14 , instr_reg[6]~14, xm23_cpu, 1
instance = comp, \mdr[6]~14 , mdr[6]~14, xm23_cpu, 1
instance = comp, \SW[13]~input , SW[13]~input, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector54~0 , ctrl_unit|Selector54~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0]~3 , ctrl_unit|addr_rnum_src[0]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[2] , ctrl_unit|addr_rnum_src[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~0 , ctrl_unit|Selector55~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[1] , ctrl_unit|addr_rnum_src[1], xm23_cpu, 1
instance = comp, \reg_file[7][8]~23 , reg_file[7][8]~23, xm23_cpu, 1
instance = comp, \reg_file[8][8]~61 , reg_file[8][8]~61, xm23_cpu, 1
instance = comp, \reg_file[8][13] , reg_file[8][13], xm23_cpu, 1
instance = comp, \reg_file[9][13] , reg_file[9][13], xm23_cpu, 1
instance = comp, \ctrl_unit|Mux16~0 , ctrl_unit|Mux16~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[0]~feeder , ctrl_unit|alu_rnum_dst[0]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~12 , ctrl_unit|alu_rnum_dst[1]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~16 , ctrl_unit|alu_rnum_dst[1]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~33 , ctrl_unit|alu_rnum_dst[1]~33, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~21 , ctrl_unit|alu_rnum_dst[1]~21, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~22 , ctrl_unit|alu_rnum_dst[1]~22, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~23 , ctrl_unit|alu_rnum_dst[1]~23, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~24 , ctrl_unit|alu_rnum_dst[1]~24, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~25 , ctrl_unit|alu_rnum_dst[1]~25, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~26 , ctrl_unit|alu_rnum_dst[1]~26, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~19 , ctrl_unit|alu_rnum_dst[1]~19, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~17 , ctrl_unit|alu_rnum_dst[1]~17, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~18 , ctrl_unit|alu_rnum_dst[1]~18, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~20 , ctrl_unit|alu_rnum_dst[1]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~27 , ctrl_unit|alu_rnum_dst[1]~27, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~28 , ctrl_unit|alu_rnum_dst[1]~28, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~29 , ctrl_unit|alu_rnum_dst[1]~29, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~30 , ctrl_unit|alu_rnum_dst[1]~30, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~32 , ctrl_unit|alu_rnum_dst[2]~32, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~31 , ctrl_unit|alu_rnum_dst[2]~31, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[0] , ctrl_unit|alu_rnum_dst[0], xm23_cpu, 1
instance = comp, \Mux18~0 , Mux18~0, xm23_cpu, 1
instance = comp, \reg_file[12][8]~59 , reg_file[12][8]~59, xm23_cpu, 1
instance = comp, \reg_file[12][13] , reg_file[12][13], xm23_cpu, 1
instance = comp, \reg_file[13][13] , reg_file[13][13], xm23_cpu, 1
instance = comp, \Mux18~1 , Mux18~1, xm23_cpu, 1
instance = comp, \reg_file[11][8]~62 , reg_file[11][8]~62, xm23_cpu, 1
instance = comp, \reg_file[11][13] , reg_file[11][13], xm23_cpu, 1
instance = comp, \reg_file[15][13] , reg_file[15][13], xm23_cpu, 1
instance = comp, \reg_file[10][13]~feeder , reg_file[10][13]~feeder, xm23_cpu, 1
instance = comp, \reg_file[10][8]~60 , reg_file[10][8]~60, xm23_cpu, 1
instance = comp, \reg_file[10][13] , reg_file[10][13], xm23_cpu, 1
instance = comp, \reg_file[14][8]~58 , reg_file[14][8]~58, xm23_cpu, 1
instance = comp, \reg_file[14][13] , reg_file[14][13], xm23_cpu, 1
instance = comp, \Mux18~7 , Mux18~7, xm23_cpu, 1
instance = comp, \Mux18~8 , Mux18~8, xm23_cpu, 1
instance = comp, \reg_file[5][13] , reg_file[5][13], xm23_cpu, 1
instance = comp, \reg_file[1][13]~feeder , reg_file[1][13]~feeder, xm23_cpu, 1
instance = comp, \reg_file[1][13] , reg_file[1][13], xm23_cpu, 1
instance = comp, \reg_file[0][13] , reg_file[0][13], xm23_cpu, 1
instance = comp, \Mux18~4 , Mux18~4, xm23_cpu, 1
instance = comp, \reg_file[4][13] , reg_file[4][13], xm23_cpu, 1
instance = comp, \Mux18~5 , Mux18~5, xm23_cpu, 1
instance = comp, \reg_file[7][13]~feeder , reg_file[7][13]~feeder, xm23_cpu, 1
instance = comp, \reg_file[7][13] , reg_file[7][13], xm23_cpu, 1
instance = comp, \reg_file[3][13] , reg_file[3][13], xm23_cpu, 1
instance = comp, \reg_file[6][13]~feeder , reg_file[6][13]~feeder, xm23_cpu, 1
instance = comp, \reg_file[6][13] , reg_file[6][13], xm23_cpu, 1
instance = comp, \Mux18~2 , Mux18~2, xm23_cpu, 1
instance = comp, \Mux18~3 , Mux18~3, xm23_cpu, 1
instance = comp, \Mux18~6 , Mux18~6, xm23_cpu, 1
instance = comp, \Mux18~9 , Mux18~9, xm23_cpu, 1
instance = comp, \reg_file[16][13]~feeder , reg_file[16][13]~feeder, xm23_cpu, 1
instance = comp, \reg_file[16][13] , reg_file[16][13], xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[3]~2 , ctrl_unit|alu_rnum_src[3]~2, xm23_cpu, 1
instance = comp, \ID|Mux12~0 , ID|Mux12~0, xm23_cpu, 1
instance = comp, \ID|RC~0 , ID|RC~0, xm23_cpu, 1
instance = comp, \ID|RC~1 , ID|RC~1, xm23_cpu, 1
instance = comp, \ID|RC , ID|RC, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector48~2 , ctrl_unit|Selector48~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector48~1 , ctrl_unit|Selector48~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector48~3 , ctrl_unit|Selector48~3, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[3]~3 , ctrl_unit|alu_rnum_src[3]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[3] , ctrl_unit|alu_rnum_src[3], xm23_cpu, 1
instance = comp, \s_bus[13]~154 , s_bus[13]~154, xm23_cpu, 1
instance = comp, \s_bus[13]~155 , s_bus[13]~155, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[2]~9 , ctrl_unit|alu_rnum_src[2]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[2]~10 , ctrl_unit|alu_rnum_src[2]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[2]~11 , ctrl_unit|alu_rnum_src[2]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[2]~12 , ctrl_unit|alu_rnum_src[2]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[2] , ctrl_unit|alu_rnum_src[2], xm23_cpu, 1
instance = comp, \s_bus[13]~156 , s_bus[13]~156, xm23_cpu, 1
instance = comp, \s_bus[13]~157 , s_bus[13]~157, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux21~0 , ctrl_unit|Mux21~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[1]~6 , ctrl_unit|alu_rnum_src[1]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[1]~16 , ctrl_unit|alu_rnum_src[1]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[1]~7 , ctrl_unit|alu_rnum_src[1]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[0]~4 , ctrl_unit|alu_rnum_src[0]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[0]~8 , ctrl_unit|alu_rnum_src[0]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[0] , ctrl_unit|alu_rnum_src[0], xm23_cpu, 1
instance = comp, \s_bus[13]~158 , s_bus[13]~158, xm23_cpu, 1
instance = comp, \s_bus[13]~159 , s_bus[13]~159, xm23_cpu, 1
instance = comp, \s_bus[13]~160 , s_bus[13]~160, xm23_cpu, 1
instance = comp, \s_bus[13]~161 , s_bus[13]~161, xm23_cpu, 1
instance = comp, \s_bus[13]~162 , s_bus[13]~162, xm23_cpu, 1
instance = comp, \s_bus[13]~163 , s_bus[13]~163, xm23_cpu, 1
instance = comp, \s_bus[13]~164 , s_bus[13]~164, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[14]~51 , arithmetic_logic_unit|Reg3[14]~51, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector15~14 , ctrl_unit|Selector15~14, xm23_cpu, 1
instance = comp, \ID|INC , ID|INC, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector15~15 , ctrl_unit|Selector15~15, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector15~16 , ctrl_unit|Selector15~16, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector15~13 , ctrl_unit|Selector15~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector15~17 , ctrl_unit|Selector15~17, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector15~8 , ctrl_unit|Selector15~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector15~9 , ctrl_unit|Selector15~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector15~20 , ctrl_unit|Selector15~20, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector15~12 , ctrl_unit|Selector15~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector15~18 , ctrl_unit|Selector15~18, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector15~10 , ctrl_unit|Selector15~10, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op~23 , ctrl_unit|alu_op~23, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~5 , ctrl_unit|Selector13~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector15~11 , ctrl_unit|Selector15~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector15~19 , ctrl_unit|Selector15~19, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[0] , ctrl_unit|alu_op[0], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[14]~70 , arithmetic_logic_unit|Reg3[14]~70, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[14]~49 , arithmetic_logic_unit|Reg3[14]~49, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~15 , arithmetic_logic_unit|Reg3[11]~15, xm23_cpu, 1
instance = comp, \reg_file[10][7] , reg_file[10][7], xm23_cpu, 1
instance = comp, \reg_file[14][7] , reg_file[14][7], xm23_cpu, 1
instance = comp, \reg_file[6][7] , reg_file[6][7], xm23_cpu, 1
instance = comp, \reg_file[2][7]~feeder , reg_file[2][7]~feeder, xm23_cpu, 1
instance = comp, \reg_file[2][7] , reg_file[2][7], xm23_cpu, 1
instance = comp, \Mux24~0 , Mux24~0, xm23_cpu, 1
instance = comp, \Mux24~1 , Mux24~1, xm23_cpu, 1
instance = comp, \reg_file[7][7] , reg_file[7][7], xm23_cpu, 1
instance = comp, \reg_file[11][7]~feeder , reg_file[11][7]~feeder, xm23_cpu, 1
instance = comp, \reg_file[11][7] , reg_file[11][7], xm23_cpu, 1
instance = comp, \reg_file[3][7]~feeder , reg_file[3][7]~feeder, xm23_cpu, 1
instance = comp, \reg_file[3][7] , reg_file[3][7], xm23_cpu, 1
instance = comp, \Mux24~7 , Mux24~7, xm23_cpu, 1
instance = comp, \reg_file[15][7] , reg_file[15][7], xm23_cpu, 1
instance = comp, \Mux24~8 , Mux24~8, xm23_cpu, 1
instance = comp, \reg_file[13][7] , reg_file[13][7], xm23_cpu, 1
instance = comp, \reg_file[5][7] , reg_file[5][7], xm23_cpu, 1
instance = comp, \reg_file[1][7] , reg_file[1][7], xm23_cpu, 1
instance = comp, \reg_file[9][7] , reg_file[9][7], xm23_cpu, 1
instance = comp, \Mux24~2 , Mux24~2, xm23_cpu, 1
instance = comp, \Mux24~3 , Mux24~3, xm23_cpu, 1
instance = comp, \reg_file[4][7] , reg_file[4][7], xm23_cpu, 1
instance = comp, \reg_file[0][7] , reg_file[0][7], xm23_cpu, 1
instance = comp, \Mux24~4 , Mux24~4, xm23_cpu, 1
instance = comp, \reg_file[12][7] , reg_file[12][7], xm23_cpu, 1
instance = comp, \reg_file[8][7] , reg_file[8][7], xm23_cpu, 1
instance = comp, \Mux24~5 , Mux24~5, xm23_cpu, 1
instance = comp, \Mux24~6 , Mux24~6, xm23_cpu, 1
instance = comp, \Mux24~9 , Mux24~9, xm23_cpu, 1
instance = comp, \reg_file[6][5] , reg_file[6][5], xm23_cpu, 1
instance = comp, \reg_file[14][5] , reg_file[14][5], xm23_cpu, 1
instance = comp, \reg_file[10][5]~feeder , reg_file[10][5]~feeder, xm23_cpu, 1
instance = comp, \reg_file[10][5] , reg_file[10][5], xm23_cpu, 1
instance = comp, \reg_file[2][5] , reg_file[2][5], xm23_cpu, 1
instance = comp, \Mux26~2 , Mux26~2, xm23_cpu, 1
instance = comp, \Mux26~3 , Mux26~3, xm23_cpu, 1
instance = comp, \reg_file[4][5] , reg_file[4][5], xm23_cpu, 1
instance = comp, \reg_file[8][5] , reg_file[8][5], xm23_cpu, 1
instance = comp, \reg_file[0][5] , reg_file[0][5], xm23_cpu, 1
instance = comp, \Mux26~4 , Mux26~4, xm23_cpu, 1
instance = comp, \reg_file[12][5]~feeder , reg_file[12][5]~feeder, xm23_cpu, 1
instance = comp, \reg_file[12][5] , reg_file[12][5], xm23_cpu, 1
instance = comp, \Mux26~5 , Mux26~5, xm23_cpu, 1
instance = comp, \Mux26~6 , Mux26~6, xm23_cpu, 1
instance = comp, \reg_file[9][5] , reg_file[9][5], xm23_cpu, 1
instance = comp, \reg_file[13][5] , reg_file[13][5], xm23_cpu, 1
instance = comp, \reg_file[5][5] , reg_file[5][5], xm23_cpu, 1
instance = comp, \reg_file[1][5] , reg_file[1][5], xm23_cpu, 1
instance = comp, \Mux26~0 , Mux26~0, xm23_cpu, 1
instance = comp, \Mux26~1 , Mux26~1, xm23_cpu, 1
instance = comp, \reg_file[7][5] , reg_file[7][5], xm23_cpu, 1
instance = comp, \reg_file[3][5] , reg_file[3][5], xm23_cpu, 1
instance = comp, \Mux26~7 , Mux26~7, xm23_cpu, 1
instance = comp, \reg_file[15][5] , reg_file[15][5], xm23_cpu, 1
instance = comp, \reg_file[11][5] , reg_file[11][5], xm23_cpu, 1
instance = comp, \Mux26~8 , Mux26~8, xm23_cpu, 1
instance = comp, \Mux26~9 , Mux26~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~13 , arithmetic_logic_unit|Reg3[11]~13, xm23_cpu, 1
instance = comp, \reg_file[11][10] , reg_file[11][10], xm23_cpu, 1
instance = comp, \reg_file[9][10] , reg_file[9][10], xm23_cpu, 1
instance = comp, \reg_file[8][10] , reg_file[8][10], xm23_cpu, 1
instance = comp, \reg_file[10][10] , reg_file[10][10], xm23_cpu, 1
instance = comp, \Mux21~0 , Mux21~0, xm23_cpu, 1
instance = comp, \Mux21~1 , Mux21~1, xm23_cpu, 1
instance = comp, \reg_file[7][10] , reg_file[7][10], xm23_cpu, 1
instance = comp, \reg_file[6][10]~feeder , reg_file[6][10]~feeder, xm23_cpu, 1
instance = comp, \reg_file[6][10] , reg_file[6][10], xm23_cpu, 1
instance = comp, \reg_file[4][10]~feeder , reg_file[4][10]~feeder, xm23_cpu, 1
instance = comp, \reg_file[4][10] , reg_file[4][10], xm23_cpu, 1
instance = comp, \reg_file[5][10] , reg_file[5][10], xm23_cpu, 1
instance = comp, \Mux21~2 , Mux21~2, xm23_cpu, 1
instance = comp, \Mux21~3 , Mux21~3, xm23_cpu, 1
instance = comp, \reg_file[3][10]~feeder , reg_file[3][10]~feeder, xm23_cpu, 1
instance = comp, \reg_file[3][10] , reg_file[3][10], xm23_cpu, 1
instance = comp, \reg_file[1][10]~feeder , reg_file[1][10]~feeder, xm23_cpu, 1
instance = comp, \reg_file[1][10] , reg_file[1][10], xm23_cpu, 1
instance = comp, \reg_file[0][10] , reg_file[0][10], xm23_cpu, 1
instance = comp, \reg_file[2][10] , reg_file[2][10], xm23_cpu, 1
instance = comp, \Mux21~4 , Mux21~4, xm23_cpu, 1
instance = comp, \Mux21~5 , Mux21~5, xm23_cpu, 1
instance = comp, \Mux21~6 , Mux21~6, xm23_cpu, 1
instance = comp, \reg_file[15][10]~feeder , reg_file[15][10]~feeder, xm23_cpu, 1
instance = comp, \reg_file[15][10] , reg_file[15][10], xm23_cpu, 1
instance = comp, \reg_file[14][10] , reg_file[14][10], xm23_cpu, 1
instance = comp, \reg_file[13][10] , reg_file[13][10], xm23_cpu, 1
instance = comp, \reg_file[12][10] , reg_file[12][10], xm23_cpu, 1
instance = comp, \Mux21~7 , Mux21~7, xm23_cpu, 1
instance = comp, \Mux21~8 , Mux21~8, xm23_cpu, 1
instance = comp, \Mux21~9 , Mux21~9, xm23_cpu, 1
instance = comp, \reg_file[15][9] , reg_file[15][9], xm23_cpu, 1
instance = comp, \reg_file[11][9] , reg_file[11][9], xm23_cpu, 1
instance = comp, \reg_file[3][9]~feeder , reg_file[3][9]~feeder, xm23_cpu, 1
instance = comp, \reg_file[3][9] , reg_file[3][9], xm23_cpu, 1
instance = comp, \Mux22~7 , Mux22~7, xm23_cpu, 1
instance = comp, \Mux22~8 , Mux22~8, xm23_cpu, 1
instance = comp, \reg_file[4][9] , reg_file[4][9], xm23_cpu, 1
instance = comp, \reg_file[0][9] , reg_file[0][9], xm23_cpu, 1
instance = comp, \Mux22~4 , Mux22~4, xm23_cpu, 1
instance = comp, \reg_file[12][9] , reg_file[12][9], xm23_cpu, 1
instance = comp, \reg_file[8][9] , reg_file[8][9], xm23_cpu, 1
instance = comp, \Mux22~5 , Mux22~5, xm23_cpu, 1
instance = comp, \reg_file[10][9] , reg_file[10][9], xm23_cpu, 1
instance = comp, \reg_file[14][9] , reg_file[14][9], xm23_cpu, 1
instance = comp, \reg_file[6][9] , reg_file[6][9], xm23_cpu, 1
instance = comp, \reg_file[2][9] , reg_file[2][9], xm23_cpu, 1
instance = comp, \Mux22~2 , Mux22~2, xm23_cpu, 1
instance = comp, \Mux22~3 , Mux22~3, xm23_cpu, 1
instance = comp, \Mux22~6 , Mux22~6, xm23_cpu, 1
instance = comp, \reg_file[9][9] , reg_file[9][9], xm23_cpu, 1
instance = comp, \reg_file[13][9] , reg_file[13][9], xm23_cpu, 1
instance = comp, \reg_file[1][9] , reg_file[1][9], xm23_cpu, 1
instance = comp, \reg_file[5][9] , reg_file[5][9], xm23_cpu, 1
instance = comp, \Mux22~0 , Mux22~0, xm23_cpu, 1
instance = comp, \Mux22~1 , Mux22~1, xm23_cpu, 1
instance = comp, \Mux22~9 , Mux22~9, xm23_cpu, 1
instance = comp, \reg_file[5][8] , reg_file[5][8], xm23_cpu, 1
instance = comp, \reg_file[7][8] , reg_file[7][8], xm23_cpu, 1
instance = comp, \reg_file[6][8] , reg_file[6][8], xm23_cpu, 1
instance = comp, \reg_file[4][8] , reg_file[4][8], xm23_cpu, 1
instance = comp, \Mux23~0 , Mux23~0, xm23_cpu, 1
instance = comp, \Mux23~1 , Mux23~1, xm23_cpu, 1
instance = comp, \reg_file[3][8]~feeder , reg_file[3][8]~feeder, xm23_cpu, 1
instance = comp, \reg_file[3][8] , reg_file[3][8], xm23_cpu, 1
instance = comp, \reg_file[2][8] , reg_file[2][8], xm23_cpu, 1
instance = comp, \reg_file[0][8] , reg_file[0][8], xm23_cpu, 1
instance = comp, \reg_file[1][8] , reg_file[1][8], xm23_cpu, 1
instance = comp, \Mux23~4 , Mux23~4, xm23_cpu, 1
instance = comp, \Mux23~5 , Mux23~5, xm23_cpu, 1
instance = comp, \reg_file[11][8] , reg_file[11][8], xm23_cpu, 1
instance = comp, \reg_file[10][8] , reg_file[10][8], xm23_cpu, 1
instance = comp, \reg_file[9][8] , reg_file[9][8], xm23_cpu, 1
instance = comp, \reg_file[8][8] , reg_file[8][8], xm23_cpu, 1
instance = comp, \Mux23~2 , Mux23~2, xm23_cpu, 1
instance = comp, \Mux23~3 , Mux23~3, xm23_cpu, 1
instance = comp, \Mux23~6 , Mux23~6, xm23_cpu, 1
instance = comp, \reg_file[14][8] , reg_file[14][8], xm23_cpu, 1
instance = comp, \reg_file[12][8] , reg_file[12][8], xm23_cpu, 1
instance = comp, \Mux23~7 , Mux23~7, xm23_cpu, 1
instance = comp, \reg_file[15][8] , reg_file[15][8], xm23_cpu, 1
instance = comp, \reg_file[13][8]~feeder , reg_file[13][8]~feeder, xm23_cpu, 1
instance = comp, \reg_file[13][8] , reg_file[13][8], xm23_cpu, 1
instance = comp, \Mux23~8 , Mux23~8, xm23_cpu, 1
instance = comp, \Mux23~9 , Mux23~9, xm23_cpu, 1
instance = comp, \reg_file[15][11] , reg_file[15][11], xm23_cpu, 1
instance = comp, \reg_file[11][11] , reg_file[11][11], xm23_cpu, 1
instance = comp, \reg_file[3][11]~feeder , reg_file[3][11]~feeder, xm23_cpu, 1
instance = comp, \reg_file[3][11] , reg_file[3][11], xm23_cpu, 1
instance = comp, \Mux20~7 , Mux20~7, xm23_cpu, 1
instance = comp, \Mux20~8 , Mux20~8, xm23_cpu, 1
instance = comp, \reg_file[12][11] , reg_file[12][11], xm23_cpu, 1
instance = comp, \reg_file[0][11] , reg_file[0][11], xm23_cpu, 1
instance = comp, \reg_file[4][11] , reg_file[4][11], xm23_cpu, 1
instance = comp, \Mux20~4 , Mux20~4, xm23_cpu, 1
instance = comp, \reg_file[8][11] , reg_file[8][11], xm23_cpu, 1
instance = comp, \Mux20~5 , Mux20~5, xm23_cpu, 1
instance = comp, \reg_file[13][11] , reg_file[13][11], xm23_cpu, 1
instance = comp, \reg_file[5][11] , reg_file[5][11], xm23_cpu, 1
instance = comp, \reg_file[1][11]~feeder , reg_file[1][11]~feeder, xm23_cpu, 1
instance = comp, \reg_file[1][11] , reg_file[1][11], xm23_cpu, 1
instance = comp, \Mux20~2 , Mux20~2, xm23_cpu, 1
instance = comp, \reg_file[9][11] , reg_file[9][11], xm23_cpu, 1
instance = comp, \Mux20~3 , Mux20~3, xm23_cpu, 1
instance = comp, \Mux20~6 , Mux20~6, xm23_cpu, 1
instance = comp, \reg_file[14][11] , reg_file[14][11], xm23_cpu, 1
instance = comp, \reg_file[10][11] , reg_file[10][11], xm23_cpu, 1
instance = comp, \reg_file[2][11]~feeder , reg_file[2][11]~feeder, xm23_cpu, 1
instance = comp, \reg_file[2][11] , reg_file[2][11], xm23_cpu, 1
instance = comp, \reg_file[6][11] , reg_file[6][11], xm23_cpu, 1
instance = comp, \Mux20~0 , Mux20~0, xm23_cpu, 1
instance = comp, \Mux20~1 , Mux20~1, xm23_cpu, 1
instance = comp, \Mux20~9 , Mux20~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~12 , arithmetic_logic_unit|Reg3[11]~12, xm23_cpu, 1
instance = comp, \ID|ImByte[7]~feeder , ID|ImByte[7]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[7] , ID|ImByte[7], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[15]~feeder , byte_manipulator|dst_val[15]~feeder, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[15] , byte_manipulator|dst_val[15], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux8~0 , byte_manipulator|Mux8~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[15] , byte_manipulator|dst_out[15], xm23_cpu, 1
instance = comp, \Equal9~0 , Equal9~0, xm23_cpu, 1
instance = comp, \reg_file~39 , reg_file~39, xm23_cpu, 1
instance = comp, \ID|PSWb[0]~feeder , ID|PSWb[0]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[3]~1 , ID|PSWb[3]~1, xm23_cpu, 1
instance = comp, \ID|PSWb[3]~2 , ID|PSWb[3]~2, xm23_cpu, 1
instance = comp, \ID|PSWb[0] , ID|PSWb[0], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[0]~0 , ctrl_unit|psw[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[0]~feeder , ctrl_unit|psw[0]~feeder, xm23_cpu, 1
instance = comp, \reg_file[14][0] , reg_file[14][0], xm23_cpu, 1
instance = comp, \reg_file[10][0] , reg_file[10][0], xm23_cpu, 1
instance = comp, \s_bus[0]~18 , s_bus[0]~18, xm23_cpu, 1
instance = comp, \s_bus[0]~19 , s_bus[0]~19, xm23_cpu, 1
instance = comp, \reg_file[12][0] , reg_file[12][0], xm23_cpu, 1
instance = comp, \reg_file[13][0] , reg_file[13][0], xm23_cpu, 1
instance = comp, \reg_file[9][0] , reg_file[9][0], xm23_cpu, 1
instance = comp, \reg_file[8][0] , reg_file[8][0], xm23_cpu, 1
instance = comp, \s_bus[0]~11 , s_bus[0]~11, xm23_cpu, 1
instance = comp, \s_bus[0]~12 , s_bus[0]~12, xm23_cpu, 1
instance = comp, \reg_file[3][0] , reg_file[3][0], xm23_cpu, 1
instance = comp, \reg_file[2][0] , reg_file[2][0], xm23_cpu, 1
instance = comp, \reg_file[6][0] , reg_file[6][0], xm23_cpu, 1
instance = comp, \s_bus[0]~13 , s_bus[0]~13, xm23_cpu, 1
instance = comp, \s_bus[0]~14 , s_bus[0]~14, xm23_cpu, 1
instance = comp, \reg_file[4][0] , reg_file[4][0], xm23_cpu, 1
instance = comp, \reg_file[5][0] , reg_file[5][0], xm23_cpu, 1
instance = comp, \reg_file[0][0] , reg_file[0][0], xm23_cpu, 1
instance = comp, \reg_file[1][0] , reg_file[1][0], xm23_cpu, 1
instance = comp, \s_bus[0]~15 , s_bus[0]~15, xm23_cpu, 1
instance = comp, \s_bus[0]~16 , s_bus[0]~16, xm23_cpu, 1
instance = comp, \s_bus[0]~17 , s_bus[0]~17, xm23_cpu, 1
instance = comp, \s_bus[0]~20 , s_bus[0]~20, xm23_cpu, 1
instance = comp, \s_bus[0]~21 , s_bus[0]~21, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~4 , arithmetic_logic_unit|Mux3~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o[0]~0 , arithmetic_logic_unit|PSW_o[0]~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o[0]~feeder , arithmetic_logic_unit|PSW_o[0]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|enables~4 , ctrl_unit|enables~4, xm23_cpu, 1
instance = comp, \ctrl_unit|enables~5 , ctrl_unit|enables~5, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update~0 , ctrl_unit|psw_update~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update~1 , ctrl_unit|psw_update~1, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update~2 , ctrl_unit|psw_update~2, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update~3 , ctrl_unit|psw_update~3, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update , ctrl_unit|psw_update, xm23_cpu, 1
instance = comp, \reg_file[13][1] , reg_file[13][1], xm23_cpu, 1
instance = comp, \reg_file[9][1] , reg_file[9][1], xm23_cpu, 1
instance = comp, \reg_file[5][1] , reg_file[5][1], xm23_cpu, 1
instance = comp, \reg_file[1][1]~feeder , reg_file[1][1]~feeder, xm23_cpu, 1
instance = comp, \reg_file[1][1] , reg_file[1][1], xm23_cpu, 1
instance = comp, \Mux30~0 , Mux30~0, xm23_cpu, 1
instance = comp, \Mux30~1 , Mux30~1, xm23_cpu, 1
instance = comp, \reg_file[15][1] , reg_file[15][1], xm23_cpu, 1
instance = comp, \reg_file[11][1] , reg_file[11][1], xm23_cpu, 1
instance = comp, \reg_file[3][1] , reg_file[3][1], xm23_cpu, 1
instance = comp, \reg_file[7][1] , reg_file[7][1], xm23_cpu, 1
instance = comp, \Mux30~7 , Mux30~7, xm23_cpu, 1
instance = comp, \Mux30~8 , Mux30~8, xm23_cpu, 1
instance = comp, \reg_file[0][1] , reg_file[0][1], xm23_cpu, 1
instance = comp, \reg_file[8][1] , reg_file[8][1], xm23_cpu, 1
instance = comp, \Mux30~4 , Mux30~4, xm23_cpu, 1
instance = comp, \reg_file[12][1] , reg_file[12][1], xm23_cpu, 1
instance = comp, \reg_file[4][1] , reg_file[4][1], xm23_cpu, 1
instance = comp, \Mux30~5 , Mux30~5, xm23_cpu, 1
instance = comp, \reg_file[14][1] , reg_file[14][1], xm23_cpu, 1
instance = comp, \reg_file[6][1]~feeder , reg_file[6][1]~feeder, xm23_cpu, 1
instance = comp, \reg_file[6][1] , reg_file[6][1], xm23_cpu, 1
instance = comp, \reg_file[10][1] , reg_file[10][1], xm23_cpu, 1
instance = comp, \reg_file[2][1] , reg_file[2][1], xm23_cpu, 1
instance = comp, \Mux30~2 , Mux30~2, xm23_cpu, 1
instance = comp, \Mux30~3 , Mux30~3, xm23_cpu, 1
instance = comp, \Mux30~6 , Mux30~6, xm23_cpu, 1
instance = comp, \Mux30~9 , Mux30~9, xm23_cpu, 1
instance = comp, \s_bus[1]~7 , s_bus[1]~7, xm23_cpu, 1
instance = comp, \s_bus[1]~8 , s_bus[1]~8, xm23_cpu, 1
instance = comp, \s_bus[1]~0 , s_bus[1]~0, xm23_cpu, 1
instance = comp, \s_bus[1]~1 , s_bus[1]~1, xm23_cpu, 1
instance = comp, \s_bus[1]~4 , s_bus[1]~4, xm23_cpu, 1
instance = comp, \s_bus[1]~5 , s_bus[1]~5, xm23_cpu, 1
instance = comp, \s_bus[1]~2 , s_bus[1]~2, xm23_cpu, 1
instance = comp, \s_bus[1]~3 , s_bus[1]~3, xm23_cpu, 1
instance = comp, \s_bus[1]~6 , s_bus[1]~6, xm23_cpu, 1
instance = comp, \s_bus[1]~9 , s_bus[1]~9, xm23_cpu, 1
instance = comp, \s_bus[1]~10 , s_bus[1]~10, xm23_cpu, 1
instance = comp, \Mux31~0 , Mux31~0, xm23_cpu, 1
instance = comp, \Mux31~1 , Mux31~1, xm23_cpu, 1
instance = comp, \Mux31~4 , Mux31~4, xm23_cpu, 1
instance = comp, \Mux31~5 , Mux31~5, xm23_cpu, 1
instance = comp, \Mux31~2 , Mux31~2, xm23_cpu, 1
instance = comp, \Mux31~3 , Mux31~3, xm23_cpu, 1
instance = comp, \Mux31~6 , Mux31~6, xm23_cpu, 1
instance = comp, \Mux31~7 , Mux31~7, xm23_cpu, 1
instance = comp, \Mux31~8 , Mux31~8, xm23_cpu, 1
instance = comp, \Mux31~9 , Mux31~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|sum1[0]~0 , arithmetic_logic_unit|sum1[0]~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|sum1[1]~2 , arithmetic_logic_unit|sum1[1]~2, xm23_cpu, 1
instance = comp, \reg_file[11][2]~feeder , reg_file[11][2]~feeder, xm23_cpu, 1
instance = comp, \reg_file[11][2] , reg_file[11][2], xm23_cpu, 1
instance = comp, \reg_file[10][2] , reg_file[10][2], xm23_cpu, 1
instance = comp, \reg_file[14][2]~feeder , reg_file[14][2]~feeder, xm23_cpu, 1
instance = comp, \reg_file[14][2] , reg_file[14][2], xm23_cpu, 1
instance = comp, \s_bus[2]~29 , s_bus[2]~29, xm23_cpu, 1
instance = comp, \s_bus[2]~30 , s_bus[2]~30, xm23_cpu, 1
instance = comp, \reg_file[7][2] , reg_file[7][2], xm23_cpu, 1
instance = comp, \reg_file[6][2] , reg_file[6][2], xm23_cpu, 1
instance = comp, \reg_file[2][2] , reg_file[2][2], xm23_cpu, 1
instance = comp, \reg_file[3][2] , reg_file[3][2], xm23_cpu, 1
instance = comp, \s_bus[2]~22 , s_bus[2]~22, xm23_cpu, 1
instance = comp, \s_bus[2]~23 , s_bus[2]~23, xm23_cpu, 1
instance = comp, \reg_file[13][2]~feeder , reg_file[13][2]~feeder, xm23_cpu, 1
instance = comp, \reg_file[13][2] , reg_file[13][2], xm23_cpu, 1
instance = comp, \reg_file[9][2]~feeder , reg_file[9][2]~feeder, xm23_cpu, 1
instance = comp, \reg_file[9][2] , reg_file[9][2], xm23_cpu, 1
instance = comp, \reg_file[12][2] , reg_file[12][2], xm23_cpu, 1
instance = comp, \reg_file[8][2] , reg_file[8][2], xm23_cpu, 1
instance = comp, \s_bus[2]~24 , s_bus[2]~24, xm23_cpu, 1
instance = comp, \s_bus[2]~25 , s_bus[2]~25, xm23_cpu, 1
instance = comp, \reg_file[4][2]~feeder , reg_file[4][2]~feeder, xm23_cpu, 1
instance = comp, \reg_file[4][2] , reg_file[4][2], xm23_cpu, 1
instance = comp, \reg_file[5][2] , reg_file[5][2], xm23_cpu, 1
instance = comp, \reg_file[0][2]~feeder , reg_file[0][2]~feeder, xm23_cpu, 1
instance = comp, \reg_file[0][2] , reg_file[0][2], xm23_cpu, 1
instance = comp, \reg_file[1][2] , reg_file[1][2], xm23_cpu, 1
instance = comp, \s_bus[2]~26 , s_bus[2]~26, xm23_cpu, 1
instance = comp, \s_bus[2]~27 , s_bus[2]~27, xm23_cpu, 1
instance = comp, \s_bus[2]~28 , s_bus[2]~28, xm23_cpu, 1
instance = comp, \s_bus[2]~31 , s_bus[2]~31, xm23_cpu, 1
instance = comp, \s_bus[2]~32 , s_bus[2]~32, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|sum1[2]~4 , arithmetic_logic_unit|sum1[2]~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan2~0 , arithmetic_logic_unit|LessThan2~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~12 , arithmetic_logic_unit|Mux3~12, xm23_cpu, 1
instance = comp, \s_bus[7]~84 , s_bus[7]~84, xm23_cpu, 1
instance = comp, \s_bus[7]~85 , s_bus[7]~85, xm23_cpu, 1
instance = comp, \s_bus[7]~79 , s_bus[7]~79, xm23_cpu, 1
instance = comp, \s_bus[7]~80 , s_bus[7]~80, xm23_cpu, 1
instance = comp, \s_bus[7]~81 , s_bus[7]~81, xm23_cpu, 1
instance = comp, \s_bus[7]~82 , s_bus[7]~82, xm23_cpu, 1
instance = comp, \s_bus[7]~83 , s_bus[7]~83, xm23_cpu, 1
instance = comp, \s_bus[7]~77 , s_bus[7]~77, xm23_cpu, 1
instance = comp, \s_bus[7]~78 , s_bus[7]~78, xm23_cpu, 1
instance = comp, \s_bus[7]~86 , s_bus[7]~86, xm23_cpu, 1
instance = comp, \s_bus[7]~87 , s_bus[7]~87, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~7 , arithmetic_logic_unit|Mux3~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~13 , arithmetic_logic_unit|Mux3~13, xm23_cpu, 1
instance = comp, \s_bus[10]~128 , s_bus[10]~128, xm23_cpu, 1
instance = comp, \s_bus[10]~129 , s_bus[10]~129, xm23_cpu, 1
instance = comp, \s_bus[10]~121 , s_bus[10]~121, xm23_cpu, 1
instance = comp, \s_bus[10]~122 , s_bus[10]~122, xm23_cpu, 1
instance = comp, \s_bus[10]~125 , s_bus[10]~125, xm23_cpu, 1
instance = comp, \s_bus[10]~126 , s_bus[10]~126, xm23_cpu, 1
instance = comp, \s_bus[10]~123 , s_bus[10]~123, xm23_cpu, 1
instance = comp, \s_bus[10]~124 , s_bus[10]~124, xm23_cpu, 1
instance = comp, \s_bus[10]~127 , s_bus[10]~127, xm23_cpu, 1
instance = comp, \s_bus[10]~130 , s_bus[10]~130, xm23_cpu, 1
instance = comp, \s_bus[10]~131 , s_bus[10]~131, xm23_cpu, 1
instance = comp, \s_bus[9]~132 , s_bus[9]~132, xm23_cpu, 1
instance = comp, \s_bus[9]~133 , s_bus[9]~133, xm23_cpu, 1
instance = comp, \s_bus[9]~139 , s_bus[9]~139, xm23_cpu, 1
instance = comp, \s_bus[9]~140 , s_bus[9]~140, xm23_cpu, 1
instance = comp, \s_bus[9]~134 , s_bus[9]~134, xm23_cpu, 1
instance = comp, \s_bus[9]~135 , s_bus[9]~135, xm23_cpu, 1
instance = comp, \s_bus[9]~136 , s_bus[9]~136, xm23_cpu, 1
instance = comp, \s_bus[9]~137 , s_bus[9]~137, xm23_cpu, 1
instance = comp, \s_bus[9]~138 , s_bus[9]~138, xm23_cpu, 1
instance = comp, \s_bus[9]~141 , s_bus[9]~141, xm23_cpu, 1
instance = comp, \s_bus[9]~142 , s_bus[9]~142, xm23_cpu, 1
instance = comp, \s_bus[8]~95 , s_bus[8]~95, xm23_cpu, 1
instance = comp, \s_bus[8]~96 , s_bus[8]~96, xm23_cpu, 1
instance = comp, \s_bus[8]~88 , s_bus[8]~88, xm23_cpu, 1
instance = comp, \s_bus[8]~89 , s_bus[8]~89, xm23_cpu, 1
instance = comp, \s_bus[8]~92 , s_bus[8]~92, xm23_cpu, 1
instance = comp, \s_bus[8]~93 , s_bus[8]~93, xm23_cpu, 1
instance = comp, \s_bus[8]~90 , s_bus[8]~90, xm23_cpu, 1
instance = comp, \s_bus[8]~91 , s_bus[8]~91, xm23_cpu, 1
instance = comp, \s_bus[8]~94 , s_bus[8]~94, xm23_cpu, 1
instance = comp, \s_bus[8]~97 , s_bus[8]~97, xm23_cpu, 1
instance = comp, \s_bus[8]~98 , s_bus[8]~98, xm23_cpu, 1
instance = comp, \s_bus[5]~62 , s_bus[5]~62, xm23_cpu, 1
instance = comp, \s_bus[5]~63 , s_bus[5]~63, xm23_cpu, 1
instance = comp, \s_bus[5]~55 , s_bus[5]~55, xm23_cpu, 1
instance = comp, \s_bus[5]~56 , s_bus[5]~56, xm23_cpu, 1
instance = comp, \s_bus[5]~59 , s_bus[5]~59, xm23_cpu, 1
instance = comp, \s_bus[5]~60 , s_bus[5]~60, xm23_cpu, 1
instance = comp, \s_bus[5]~57 , s_bus[5]~57, xm23_cpu, 1
instance = comp, \s_bus[5]~58 , s_bus[5]~58, xm23_cpu, 1
instance = comp, \s_bus[5]~61 , s_bus[5]~61, xm23_cpu, 1
instance = comp, \s_bus[5]~64 , s_bus[5]~64, xm23_cpu, 1
instance = comp, \s_bus[5]~65 , s_bus[5]~65, xm23_cpu, 1
instance = comp, \reg_file[16][4] , reg_file[16][4], xm23_cpu, 1
instance = comp, \reg_file[15][4] , reg_file[15][4], xm23_cpu, 1
instance = comp, \reg_file[14][4] , reg_file[14][4], xm23_cpu, 1
instance = comp, \reg_file[10][4] , reg_file[10][4], xm23_cpu, 1
instance = comp, \reg_file[11][4]~feeder , reg_file[11][4]~feeder, xm23_cpu, 1
instance = comp, \reg_file[11][4] , reg_file[11][4], xm23_cpu, 1
instance = comp, \s_bus[4]~51 , s_bus[4]~51, xm23_cpu, 1
instance = comp, \s_bus[4]~52 , s_bus[4]~52, xm23_cpu, 1
instance = comp, \reg_file[12][4]~feeder , reg_file[12][4]~feeder, xm23_cpu, 1
instance = comp, \reg_file[12][4] , reg_file[12][4], xm23_cpu, 1
instance = comp, \reg_file[13][4] , reg_file[13][4], xm23_cpu, 1
instance = comp, \reg_file[9][4]~feeder , reg_file[9][4]~feeder, xm23_cpu, 1
instance = comp, \reg_file[9][4] , reg_file[9][4], xm23_cpu, 1
instance = comp, \reg_file[8][4] , reg_file[8][4], xm23_cpu, 1
instance = comp, \s_bus[4]~44 , s_bus[4]~44, xm23_cpu, 1
instance = comp, \s_bus[4]~45 , s_bus[4]~45, xm23_cpu, 1
instance = comp, \reg_file[4][4] , reg_file[4][4], xm23_cpu, 1
instance = comp, \reg_file[5][4]~feeder , reg_file[5][4]~feeder, xm23_cpu, 1
instance = comp, \reg_file[5][4] , reg_file[5][4], xm23_cpu, 1
instance = comp, \reg_file[1][4] , reg_file[1][4], xm23_cpu, 1
instance = comp, \reg_file[0][4] , reg_file[0][4], xm23_cpu, 1
instance = comp, \s_bus[4]~48 , s_bus[4]~48, xm23_cpu, 1
instance = comp, \s_bus[4]~49 , s_bus[4]~49, xm23_cpu, 1
instance = comp, \reg_file[7][4] , reg_file[7][4], xm23_cpu, 1
instance = comp, \reg_file[6][4] , reg_file[6][4], xm23_cpu, 1
instance = comp, \s_bus[4]~46 , s_bus[4]~46, xm23_cpu, 1
instance = comp, \s_bus[4]~47 , s_bus[4]~47, xm23_cpu, 1
instance = comp, \s_bus[4]~50 , s_bus[4]~50, xm23_cpu, 1
instance = comp, \s_bus[4]~53 , s_bus[4]~53, xm23_cpu, 1
instance = comp, \s_bus[4]~54 , s_bus[4]~54, xm23_cpu, 1
instance = comp, \reg_file[3][3] , reg_file[3][3], xm23_cpu, 1
instance = comp, \reg_file[1][3] , reg_file[1][3], xm23_cpu, 1
instance = comp, \reg_file[9][3]~feeder , reg_file[9][3]~feeder, xm23_cpu, 1
instance = comp, \reg_file[9][3] , reg_file[9][3], xm23_cpu, 1
instance = comp, \s_bus[3]~33 , s_bus[3]~33, xm23_cpu, 1
instance = comp, \reg_file[11][3] , reg_file[11][3], xm23_cpu, 1
instance = comp, \s_bus[3]~34 , s_bus[3]~34, xm23_cpu, 1
instance = comp, \reg_file[15][3]~feeder , reg_file[15][3]~feeder, xm23_cpu, 1
instance = comp, \reg_file[15][3] , reg_file[15][3], xm23_cpu, 1
instance = comp, \reg_file[5][3] , reg_file[5][3], xm23_cpu, 1
instance = comp, \reg_file[7][3] , reg_file[7][3], xm23_cpu, 1
instance = comp, \s_bus[3]~40 , s_bus[3]~40, xm23_cpu, 1
instance = comp, \reg_file[13][3] , reg_file[13][3], xm23_cpu, 1
instance = comp, \s_bus[3]~41 , s_bus[3]~41, xm23_cpu, 1
instance = comp, \reg_file[2][3]~feeder , reg_file[2][3]~feeder, xm23_cpu, 1
instance = comp, \reg_file[2][3] , reg_file[2][3], xm23_cpu, 1
instance = comp, \reg_file[10][3]~feeder , reg_file[10][3]~feeder, xm23_cpu, 1
instance = comp, \reg_file[10][3] , reg_file[10][3], xm23_cpu, 1
instance = comp, \reg_file[8][3]~feeder , reg_file[8][3]~feeder, xm23_cpu, 1
instance = comp, \reg_file[8][3] , reg_file[8][3], xm23_cpu, 1
instance = comp, \reg_file[0][3]~feeder , reg_file[0][3]~feeder, xm23_cpu, 1
instance = comp, \reg_file[0][3] , reg_file[0][3], xm23_cpu, 1
instance = comp, \s_bus[3]~37 , s_bus[3]~37, xm23_cpu, 1
instance = comp, \s_bus[3]~38 , s_bus[3]~38, xm23_cpu, 1
instance = comp, \reg_file[14][3]~feeder , reg_file[14][3]~feeder, xm23_cpu, 1
instance = comp, \reg_file[14][3] , reg_file[14][3], xm23_cpu, 1
instance = comp, \reg_file[12][3] , reg_file[12][3], xm23_cpu, 1
instance = comp, \reg_file[6][3] , reg_file[6][3], xm23_cpu, 1
instance = comp, \reg_file[4][3]~feeder , reg_file[4][3]~feeder, xm23_cpu, 1
instance = comp, \reg_file[4][3] , reg_file[4][3], xm23_cpu, 1
instance = comp, \s_bus[3]~35 , s_bus[3]~35, xm23_cpu, 1
instance = comp, \s_bus[3]~36 , s_bus[3]~36, xm23_cpu, 1
instance = comp, \s_bus[3]~39 , s_bus[3]~39, xm23_cpu, 1
instance = comp, \s_bus[3]~42 , s_bus[3]~42, xm23_cpu, 1
instance = comp, \s_bus[3]~43 , s_bus[3]~43, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|sum1[3]~6 , arithmetic_logic_unit|sum1[3]~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~0 , arithmetic_logic_unit|Add0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~2 , arithmetic_logic_unit|Add0~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~4 , arithmetic_logic_unit|Add0~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~6 , arithmetic_logic_unit|Add0~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|sum1[8]~8 , arithmetic_logic_unit|sum1[8]~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|sum1[9]~10 , arithmetic_logic_unit|sum1[9]~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|sum1[10]~12 , arithmetic_logic_unit|sum1[10]~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|sum1[11]~14 , arithmetic_logic_unit|sum1[11]~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~43 , arithmetic_logic_unit|Reg3[11]~43, xm23_cpu, 1
instance = comp, \reg_file[16][15] , reg_file[16][15], xm23_cpu, 1
instance = comp, \reg_file[13][15]~feeder , reg_file[13][15]~feeder, xm23_cpu, 1
instance = comp, \reg_file[13][15] , reg_file[13][15], xm23_cpu, 1
instance = comp, \reg_file[15][15] , reg_file[15][15], xm23_cpu, 1
instance = comp, \reg_file[12][15] , reg_file[12][15], xm23_cpu, 1
instance = comp, \reg_file[14][15]~feeder , reg_file[14][15]~feeder, xm23_cpu, 1
instance = comp, \reg_file[14][15] , reg_file[14][15], xm23_cpu, 1
instance = comp, \s_bus[15]~106 , s_bus[15]~106, xm23_cpu, 1
instance = comp, \s_bus[15]~107 , s_bus[15]~107, xm23_cpu, 1
instance = comp, \reg_file[11][15] , reg_file[11][15], xm23_cpu, 1
instance = comp, \reg_file[9][15] , reg_file[9][15], xm23_cpu, 1
instance = comp, \reg_file[8][15]~feeder , reg_file[8][15]~feeder, xm23_cpu, 1
instance = comp, \reg_file[8][15] , reg_file[8][15], xm23_cpu, 1
instance = comp, \s_bus[15]~99 , s_bus[15]~99, xm23_cpu, 1
instance = comp, \s_bus[15]~100 , s_bus[15]~100, xm23_cpu, 1
instance = comp, \reg_file[7][15] , reg_file[7][15], xm23_cpu, 1
instance = comp, \reg_file[5][15] , reg_file[5][15], xm23_cpu, 1
instance = comp, \reg_file[4][15] , reg_file[4][15], xm23_cpu, 1
instance = comp, \s_bus[15]~101 , s_bus[15]~101, xm23_cpu, 1
instance = comp, \reg_file[6][15] , reg_file[6][15], xm23_cpu, 1
instance = comp, \s_bus[15]~102 , s_bus[15]~102, xm23_cpu, 1
instance = comp, \reg_file[2][15]~feeder , reg_file[2][15]~feeder, xm23_cpu, 1
instance = comp, \reg_file[2][15] , reg_file[2][15], xm23_cpu, 1
instance = comp, \reg_file[3][15] , reg_file[3][15], xm23_cpu, 1
instance = comp, \reg_file[1][15] , reg_file[1][15], xm23_cpu, 1
instance = comp, \reg_file[0][15] , reg_file[0][15], xm23_cpu, 1
instance = comp, \s_bus[15]~103 , s_bus[15]~103, xm23_cpu, 1
instance = comp, \s_bus[15]~104 , s_bus[15]~104, xm23_cpu, 1
instance = comp, \s_bus[15]~105 , s_bus[15]~105, xm23_cpu, 1
instance = comp, \s_bus[15]~108 , s_bus[15]~108, xm23_cpu, 1
instance = comp, \s_bus[15]~109 , s_bus[15]~109, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~1 , arithmetic_logic_unit|PSW_o~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~2 , arithmetic_logic_unit|PSW_o~2, xm23_cpu, 1
instance = comp, \reg_file[15][14] , reg_file[15][14], xm23_cpu, 1
instance = comp, \reg_file[13][14] , reg_file[13][14], xm23_cpu, 1
instance = comp, \reg_file[11][14]~feeder , reg_file[11][14]~feeder, xm23_cpu, 1
instance = comp, \reg_file[11][14] , reg_file[11][14], xm23_cpu, 1
instance = comp, \reg_file[9][14] , reg_file[9][14], xm23_cpu, 1
instance = comp, \Mux17~7 , Mux17~7, xm23_cpu, 1
instance = comp, \Mux17~8 , Mux17~8, xm23_cpu, 1
instance = comp, \reg_file[12][14] , reg_file[12][14], xm23_cpu, 1
instance = comp, \reg_file[8][14] , reg_file[8][14], xm23_cpu, 1
instance = comp, \reg_file[10][14] , reg_file[10][14], xm23_cpu, 1
instance = comp, \Mux17~0 , Mux17~0, xm23_cpu, 1
instance = comp, \reg_file[14][14]~feeder , reg_file[14][14]~feeder, xm23_cpu, 1
instance = comp, \reg_file[14][14] , reg_file[14][14], xm23_cpu, 1
instance = comp, \Mux17~1 , Mux17~1, xm23_cpu, 1
instance = comp, \reg_file[7][14] , reg_file[7][14], xm23_cpu, 1
instance = comp, \reg_file[5][14] , reg_file[5][14], xm23_cpu, 1
instance = comp, \reg_file[1][14] , reg_file[1][14], xm23_cpu, 1
instance = comp, \reg_file[3][14] , reg_file[3][14], xm23_cpu, 1
instance = comp, \Mux17~2 , Mux17~2, xm23_cpu, 1
instance = comp, \Mux17~3 , Mux17~3, xm23_cpu, 1
instance = comp, \reg_file[4][14] , reg_file[4][14], xm23_cpu, 1
instance = comp, \reg_file[6][14]~feeder , reg_file[6][14]~feeder, xm23_cpu, 1
instance = comp, \reg_file[6][14] , reg_file[6][14], xm23_cpu, 1
instance = comp, \reg_file[2][14] , reg_file[2][14], xm23_cpu, 1
instance = comp, \reg_file[0][14] , reg_file[0][14], xm23_cpu, 1
instance = comp, \Mux17~4 , Mux17~4, xm23_cpu, 1
instance = comp, \Mux17~5 , Mux17~5, xm23_cpu, 1
instance = comp, \Mux17~6 , Mux17~6, xm23_cpu, 1
instance = comp, \Mux17~9 , Mux17~9, xm23_cpu, 1
instance = comp, \s_bus[14]~143 , s_bus[14]~143, xm23_cpu, 1
instance = comp, \s_bus[14]~144 , s_bus[14]~144, xm23_cpu, 1
instance = comp, \s_bus[14]~150 , s_bus[14]~150, xm23_cpu, 1
instance = comp, \s_bus[14]~151 , s_bus[14]~151, xm23_cpu, 1
instance = comp, \s_bus[14]~147 , s_bus[14]~147, xm23_cpu, 1
instance = comp, \s_bus[14]~148 , s_bus[14]~148, xm23_cpu, 1
instance = comp, \s_bus[14]~145 , s_bus[14]~145, xm23_cpu, 1
instance = comp, \s_bus[14]~146 , s_bus[14]~146, xm23_cpu, 1
instance = comp, \s_bus[14]~149 , s_bus[14]~149, xm23_cpu, 1
instance = comp, \s_bus[14]~152 , s_bus[14]~152, xm23_cpu, 1
instance = comp, \s_bus[14]~153 , s_bus[14]~153, xm23_cpu, 1
instance = comp, \reg_file[15][12]~feeder , reg_file[15][12]~feeder, xm23_cpu, 1
instance = comp, \reg_file[15][12] , reg_file[15][12], xm23_cpu, 1
instance = comp, \reg_file[14][12] , reg_file[14][12], xm23_cpu, 1
instance = comp, \reg_file[10][12] , reg_file[10][12], xm23_cpu, 1
instance = comp, \reg_file[11][12] , reg_file[11][12], xm23_cpu, 1
instance = comp, \s_bus[12]~172 , s_bus[12]~172, xm23_cpu, 1
instance = comp, \s_bus[12]~173 , s_bus[12]~173, xm23_cpu, 1
instance = comp, \reg_file[12][12] , reg_file[12][12], xm23_cpu, 1
instance = comp, \reg_file[13][12] , reg_file[13][12], xm23_cpu, 1
instance = comp, \reg_file[8][12] , reg_file[8][12], xm23_cpu, 1
instance = comp, \reg_file[9][12] , reg_file[9][12], xm23_cpu, 1
instance = comp, \s_bus[12]~165 , s_bus[12]~165, xm23_cpu, 1
instance = comp, \s_bus[12]~166 , s_bus[12]~166, xm23_cpu, 1
instance = comp, \reg_file[5][12] , reg_file[5][12], xm23_cpu, 1
instance = comp, \reg_file[4][12] , reg_file[4][12], xm23_cpu, 1
instance = comp, \reg_file[1][12]~feeder , reg_file[1][12]~feeder, xm23_cpu, 1
instance = comp, \reg_file[1][12] , reg_file[1][12], xm23_cpu, 1
instance = comp, \reg_file[0][12] , reg_file[0][12], xm23_cpu, 1
instance = comp, \s_bus[12]~169 , s_bus[12]~169, xm23_cpu, 1
instance = comp, \s_bus[12]~170 , s_bus[12]~170, xm23_cpu, 1
instance = comp, \reg_file[6][12] , reg_file[6][12], xm23_cpu, 1
instance = comp, \reg_file[7][12] , reg_file[7][12], xm23_cpu, 1
instance = comp, \reg_file[2][12] , reg_file[2][12], xm23_cpu, 1
instance = comp, \reg_file[3][12] , reg_file[3][12], xm23_cpu, 1
instance = comp, \s_bus[12]~167 , s_bus[12]~167, xm23_cpu, 1
instance = comp, \s_bus[12]~168 , s_bus[12]~168, xm23_cpu, 1
instance = comp, \s_bus[12]~171 , s_bus[12]~171, xm23_cpu, 1
instance = comp, \s_bus[12]~174 , s_bus[12]~174, xm23_cpu, 1
instance = comp, \s_bus[12]~175 , s_bus[12]~175, xm23_cpu, 1
instance = comp, \Mux19~7 , Mux19~7, xm23_cpu, 1
instance = comp, \Mux19~8 , Mux19~8, xm23_cpu, 1
instance = comp, \Mux19~0 , Mux19~0, xm23_cpu, 1
instance = comp, \Mux19~1 , Mux19~1, xm23_cpu, 1
instance = comp, \Mux19~4 , Mux19~4, xm23_cpu, 1
instance = comp, \Mux19~5 , Mux19~5, xm23_cpu, 1
instance = comp, \Mux19~2 , Mux19~2, xm23_cpu, 1
instance = comp, \Mux19~3 , Mux19~3, xm23_cpu, 1
instance = comp, \Mux19~6 , Mux19~6, xm23_cpu, 1
instance = comp, \Mux19~9 , Mux19~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|sum1[12]~16 , arithmetic_logic_unit|sum1[12]~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|sum1[13]~18 , arithmetic_logic_unit|sum1[13]~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|sum1[14]~20 , arithmetic_logic_unit|sum1[14]~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|sum1[15]~22 , arithmetic_logic_unit|sum1[15]~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~0 , arithmetic_logic_unit|Add6~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~2 , arithmetic_logic_unit|Add6~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~4 , arithmetic_logic_unit|Add6~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~6 , arithmetic_logic_unit|Add6~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~8 , arithmetic_logic_unit|Add6~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~10 , arithmetic_logic_unit|Add6~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~12 , arithmetic_logic_unit|Add6~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~14 , arithmetic_logic_unit|Add6~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan0~0 , arithmetic_logic_unit|LessThan0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~44 , arithmetic_logic_unit|Reg3~44, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~45 , arithmetic_logic_unit|Reg3~45, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~5 , arithmetic_logic_unit|Mux3~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~11 , arithmetic_logic_unit|Mux3~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~6 , arithmetic_logic_unit|Mux3~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~8 , arithmetic_logic_unit|Mux3~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~9 , arithmetic_logic_unit|Mux3~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~10 , arithmetic_logic_unit|Mux3~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o[0] , arithmetic_logic_unit|PSW_o[0], xm23_cpu, 1
instance = comp, \psw_in[0] , psw_in[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector62~0 , ctrl_unit|Selector62~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[0]~6 , ctrl_unit|psw[0]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[0]~8 , ctrl_unit|psw[0]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[0] , ctrl_unit|psw[0], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~21 , arithmetic_logic_unit|Mux4~21, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~23 , arithmetic_logic_unit|Mux4~23, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~22 , arithmetic_logic_unit|Mux4~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~14 , arithmetic_logic_unit|Reg3[11]~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~10 , arithmetic_logic_unit|ShiftLeft0~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~20 , arithmetic_logic_unit|Mux4~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~24 , arithmetic_logic_unit|Mux4~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~34 , arithmetic_logic_unit|Reg3[11]~34, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~0 , arithmetic_logic_unit|LessThan4~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~17 , arithmetic_logic_unit|Mux4~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~18 , arithmetic_logic_unit|Mux4~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~19 , arithmetic_logic_unit|Mux4~19, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~25 , arithmetic_logic_unit|Mux4~25, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~30 , arithmetic_logic_unit|Mux4~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~0 , arithmetic_logic_unit|Add11~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~2 , arithmetic_logic_unit|Add11~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~4 , arithmetic_logic_unit|Add11~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~6 , arithmetic_logic_unit|Add11~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~8 , arithmetic_logic_unit|Add11~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~10 , arithmetic_logic_unit|Add11~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~12 , arithmetic_logic_unit|Add11~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~14 , arithmetic_logic_unit|Add11~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~16 , arithmetic_logic_unit|Add11~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~18 , arithmetic_logic_unit|Add11~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~20 , arithmetic_logic_unit|Add11~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~22 , arithmetic_logic_unit|Add11~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~24 , arithmetic_logic_unit|Add11~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~26 , arithmetic_logic_unit|Add11~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~28 , arithmetic_logic_unit|Add11~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add11~30 , arithmetic_logic_unit|Add11~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~26 , arithmetic_logic_unit|Mux4~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~27 , arithmetic_logic_unit|Mux4~27, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~0 , arithmetic_logic_unit|Add1~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~2 , arithmetic_logic_unit|Add1~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~4 , arithmetic_logic_unit|Add1~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~6 , arithmetic_logic_unit|Add1~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~8 , arithmetic_logic_unit|Add1~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~10 , arithmetic_logic_unit|Add1~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~12 , arithmetic_logic_unit|Add1~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~14 , arithmetic_logic_unit|Add1~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~16 , arithmetic_logic_unit|Add1~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~18 , arithmetic_logic_unit|Add1~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~20 , arithmetic_logic_unit|Add1~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~22 , arithmetic_logic_unit|Add1~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~24 , arithmetic_logic_unit|Add1~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~26 , arithmetic_logic_unit|Add1~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~28 , arithmetic_logic_unit|Add1~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~30 , arithmetic_logic_unit|Add1~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~29 , arithmetic_logic_unit|Mux4~29, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~0 , arithmetic_logic_unit|Add4~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~2 , arithmetic_logic_unit|Add4~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~4 , arithmetic_logic_unit|Add4~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~6 , arithmetic_logic_unit|Add4~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~8 , arithmetic_logic_unit|Add4~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~10 , arithmetic_logic_unit|Add4~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~12 , arithmetic_logic_unit|Add4~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~14 , arithmetic_logic_unit|Add4~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~16 , arithmetic_logic_unit|Add4~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~18 , arithmetic_logic_unit|Add4~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~20 , arithmetic_logic_unit|Add4~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~22 , arithmetic_logic_unit|Add4~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~24 , arithmetic_logic_unit|Add4~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~26 , arithmetic_logic_unit|Add4~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~28 , arithmetic_logic_unit|Add4~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~30 , arithmetic_logic_unit|Add4~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~28 , arithmetic_logic_unit|Mux4~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~33 , arithmetic_logic_unit|Mux4~33, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~34 , arithmetic_logic_unit|Mux4~34, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~31 , arithmetic_logic_unit|Mux4~31, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~32 , arithmetic_logic_unit|Mux4~32, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~2 , arithmetic_logic_unit|Mux11~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[15] , arithmetic_logic_unit|Reg3[15], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[15]~feeder , arithmetic_logic_unit|result[15]~feeder, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[15] , arithmetic_logic_unit|result[15], xm23_cpu, 1
instance = comp, \mdr[15]~7 , mdr[15]~7, xm23_cpu, 1
instance = comp, \SW[12]~input , SW[12]~input, xm23_cpu, 1
instance = comp, \ID|PSWb[3] , ID|PSWb[3], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~4 , ctrl_unit|psw~4, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~5 , ctrl_unit|psw~5, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~7 , ctrl_unit|psw~7, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[3] , ctrl_unit|psw[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector56~0 , ctrl_unit|Selector56~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0]~feeder , ctrl_unit|addr_rnum_src[0]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0] , ctrl_unit|addr_rnum_src[0], xm23_cpu, 1
instance = comp, \mar~21 , mar~21, xm23_cpu, 1
instance = comp, \mar~22 , mar~22, xm23_cpu, 1
instance = comp, \mar~23 , mar~23, xm23_cpu, 1
instance = comp, \mar~24 , mar~24, xm23_cpu, 1
instance = comp, \mar[12]~12 , mar[12]~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[1]~68 , arithmetic_logic_unit|Reg3[1]~68, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[14]~69 , arithmetic_logic_unit|Reg3[14]~69, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~8 , arithmetic_logic_unit|ShiftLeft0~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~67 , arithmetic_logic_unit|Reg3~67, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~57 , arithmetic_logic_unit|Reg3[11]~57, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux7~3 , arithmetic_logic_unit|Mux7~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~42 , arithmetic_logic_unit|Reg3[11]~42, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~9 , arithmetic_logic_unit|ShiftLeft0~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~56 , arithmetic_logic_unit|Reg3[11]~56, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux7~0 , arithmetic_logic_unit|Mux7~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux7~1 , arithmetic_logic_unit|Mux7~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux7~2 , arithmetic_logic_unit|Mux7~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~78 , arithmetic_logic_unit|Reg3[11]~78, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux7~4 , arithmetic_logic_unit|Mux7~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~72 , arithmetic_logic_unit|Reg3~72, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[14]~25 , arithmetic_logic_unit|Reg3[14]~25, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux7~5 , arithmetic_logic_unit|Mux7~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[14]~26 , arithmetic_logic_unit|Reg3[14]~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux7~6 , arithmetic_logic_unit|Mux7~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux7~7 , arithmetic_logic_unit|Mux7~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux7~8 , arithmetic_logic_unit|Mux7~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~61 , arithmetic_logic_unit|Reg3[11]~61, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~62 , arithmetic_logic_unit|Reg3[11]~62, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[12] , arithmetic_logic_unit|Reg3[12], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[12]~feeder , arithmetic_logic_unit|result[12]~feeder, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[12] , arithmetic_logic_unit|result[12], xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr18~0 , ctrl_unit|WideOr18~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~0 , ctrl_unit|addr_bus_ctrl~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl[0] , ctrl_unit|addr_bus_ctrl[0], xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~1 , ctrl_unit|addr_bus_ctrl~1, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl[4] , ctrl_unit|addr_bus_ctrl[4], xm23_cpu, 1
instance = comp, \Equal11~0 , Equal11~0, xm23_cpu, 1
instance = comp, \mdr[14]~16 , mdr[14]~16, xm23_cpu, 1
instance = comp, \mar[0]~20 , mar[0]~20, xm23_cpu, 1
instance = comp, \mar[12] , mar[12], xm23_cpu, 1
instance = comp, \Add0~1 , Add0~1, xm23_cpu, 1
instance = comp, \SW[11]~input , SW[11]~input, xm23_cpu, 1
instance = comp, \mar~27 , mar~27, xm23_cpu, 1
instance = comp, \mar~28 , mar~28, xm23_cpu, 1
instance = comp, \mar~25 , mar~25, xm23_cpu, 1
instance = comp, \mar~26 , mar~26, xm23_cpu, 1
instance = comp, \mar[11]~11 , mar[11]~11, xm23_cpu, 1
instance = comp, \mar[11] , mar[11], xm23_cpu, 1
instance = comp, \Add0~2 , Add0~2, xm23_cpu, 1
instance = comp, \SW[10]~input , SW[10]~input, xm23_cpu, 1
instance = comp, \mar~31 , mar~31, xm23_cpu, 1
instance = comp, \mar~32 , mar~32, xm23_cpu, 1
instance = comp, \mar~29 , mar~29, xm23_cpu, 1
instance = comp, \mar~30 , mar~30, xm23_cpu, 1
instance = comp, \mar[10]~10 , mar[10]~10, xm23_cpu, 1
instance = comp, \mar[10] , mar[10], xm23_cpu, 1
instance = comp, \Add0~3 , Add0~3, xm23_cpu, 1
instance = comp, \SW[9]~input , SW[9]~input, xm23_cpu, 1
instance = comp, \mar~33 , mar~33, xm23_cpu, 1
instance = comp, \mar~34 , mar~34, xm23_cpu, 1
instance = comp, \mar~35 , mar~35, xm23_cpu, 1
instance = comp, \mar~36 , mar~36, xm23_cpu, 1
instance = comp, \mar[9]~9 , mar[9]~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~53 , arithmetic_logic_unit|Reg3[11]~53, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~54 , arithmetic_logic_unit|Reg3[11]~54, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~77 , arithmetic_logic_unit|Reg3[11]~77, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan0~1 , arithmetic_logic_unit|LessThan0~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~52 , arithmetic_logic_unit|Reg3[11]~52, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~12 , arithmetic_logic_unit|Mux10~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~48 , arithmetic_logic_unit|Reg3[11]~48, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~0 , arithmetic_logic_unit|Mux10~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~5 , arithmetic_logic_unit|ShiftLeft0~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~1 , arithmetic_logic_unit|ShiftLeft0~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~55 , arithmetic_logic_unit|Reg3~55, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~2 , arithmetic_logic_unit|Mux10~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~3 , arithmetic_logic_unit|Mux10~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~4 , arithmetic_logic_unit|Mux10~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~5 , arithmetic_logic_unit|Mux10~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~59 , arithmetic_logic_unit|Reg3[11]~59, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~60 , arithmetic_logic_unit|Reg3[11]~60, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~8 , arithmetic_logic_unit|Mux10~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~58 , arithmetic_logic_unit|Reg3[11]~58, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~6 , arithmetic_logic_unit|Mux10~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~7 , arithmetic_logic_unit|Mux10~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~9 , arithmetic_logic_unit|Mux10~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~10 , arithmetic_logic_unit|Mux10~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~11 , arithmetic_logic_unit|Mux10~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~1 , arithmetic_logic_unit|Mux10~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~13 , arithmetic_logic_unit|Mux10~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[9] , arithmetic_logic_unit|Reg3[9], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[9] , arithmetic_logic_unit|result[9], xm23_cpu, 1
instance = comp, \mar[9] , mar[9], xm23_cpu, 1
instance = comp, \Add0~4 , Add0~4, xm23_cpu, 1
instance = comp, \SW[8]~input , SW[8]~input, xm23_cpu, 1
instance = comp, \mar~37 , mar~37, xm23_cpu, 1
instance = comp, \mar~38 , mar~38, xm23_cpu, 1
instance = comp, \mar~39 , mar~39, xm23_cpu, 1
instance = comp, \mar~40 , mar~40, xm23_cpu, 1
instance = comp, \mar[8]~8 , mar[8]~8, xm23_cpu, 1
instance = comp, \mar[8] , mar[8], xm23_cpu, 1
instance = comp, \Add0~5 , Add0~5, xm23_cpu, 1
instance = comp, \SW[7]~input , SW[7]~input, xm23_cpu, 1
instance = comp, \mar~43 , mar~43, xm23_cpu, 1
instance = comp, \mar~44 , mar~44, xm23_cpu, 1
instance = comp, \mar~41 , mar~41, xm23_cpu, 1
instance = comp, \mar~42 , mar~42, xm23_cpu, 1
instance = comp, \mar[7]~7 , mar[7]~7, xm23_cpu, 1
instance = comp, \mar[7] , mar[7], xm23_cpu, 1
instance = comp, \Add0~6 , Add0~6, xm23_cpu, 1
instance = comp, \SW[6]~input , SW[6]~input, xm23_cpu, 1
instance = comp, \mar~47 , mar~47, xm23_cpu, 1
instance = comp, \mar~48 , mar~48, xm23_cpu, 1
instance = comp, \mar~45 , mar~45, xm23_cpu, 1
instance = comp, \mar~46 , mar~46, xm23_cpu, 1
instance = comp, \mar[6]~6 , mar[6]~6, xm23_cpu, 1
instance = comp, \mar[6] , mar[6], xm23_cpu, 1
instance = comp, \Add0~7 , Add0~7, xm23_cpu, 1
instance = comp, \SW[5]~input , SW[5]~input, xm23_cpu, 1
instance = comp, \mar~49 , mar~49, xm23_cpu, 1
instance = comp, \mar~50 , mar~50, xm23_cpu, 1
instance = comp, \mar~51 , mar~51, xm23_cpu, 1
instance = comp, \mar~52 , mar~52, xm23_cpu, 1
instance = comp, \mar[5]~5 , mar[5]~5, xm23_cpu, 1
instance = comp, \mar[5] , mar[5], xm23_cpu, 1
instance = comp, \Add0~8 , Add0~8, xm23_cpu, 1
instance = comp, \SW[4]~input , SW[4]~input, xm23_cpu, 1
instance = comp, \mar~55 , mar~55, xm23_cpu, 1
instance = comp, \mar~56 , mar~56, xm23_cpu, 1
instance = comp, \mar~53 , mar~53, xm23_cpu, 1
instance = comp, \mar~54 , mar~54, xm23_cpu, 1
instance = comp, \mar[4]~4 , mar[4]~4, xm23_cpu, 1
instance = comp, \mar[4] , mar[4], xm23_cpu, 1
instance = comp, \Add0~9 , Add0~9, xm23_cpu, 1
instance = comp, \SW[3]~input , SW[3]~input, xm23_cpu, 1
instance = comp, \mar~57 , mar~57, xm23_cpu, 1
instance = comp, \mar~58 , mar~58, xm23_cpu, 1
instance = comp, \mar~59 , mar~59, xm23_cpu, 1
instance = comp, \mar~60 , mar~60, xm23_cpu, 1
instance = comp, \mar[3]~3 , mar[3]~3, xm23_cpu, 1
instance = comp, \mar[3] , mar[3], xm23_cpu, 1
instance = comp, \Add0~10 , Add0~10, xm23_cpu, 1
instance = comp, \SW[2]~input , SW[2]~input, xm23_cpu, 1
instance = comp, \mar~63 , mar~63, xm23_cpu, 1
instance = comp, \mar~64 , mar~64, xm23_cpu, 1
instance = comp, \mar~61 , mar~61, xm23_cpu, 1
instance = comp, \mar~62 , mar~62, xm23_cpu, 1
instance = comp, \mar[2]~2 , mar[2]~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add12~0 , arithmetic_logic_unit|Add12~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add12~2 , arithmetic_logic_unit|Add12~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add12~4 , arithmetic_logic_unit|Add12~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~0 , arithmetic_logic_unit|Add5~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~2 , arithmetic_logic_unit|Add5~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~4 , arithmetic_logic_unit|Add5~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[1]~17 , arithmetic_logic_unit|Reg3[1]~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[1]~22 , arithmetic_logic_unit|Reg3[1]~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[1]~21 , arithmetic_logic_unit|Reg3[1]~21, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~2 , arithmetic_logic_unit|Mux17~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[1]~18 , arithmetic_logic_unit|Reg3[1]~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~0 , arithmetic_logic_unit|Add2~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~2 , arithmetic_logic_unit|Add2~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~4 , arithmetic_logic_unit|Add2~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~0 , arithmetic_logic_unit|Add3~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~2 , arithmetic_logic_unit|Add3~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~4 , arithmetic_logic_unit|Add3~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~19 , arithmetic_logic_unit|Reg3[11]~19, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~3 , arithmetic_logic_unit|Mux17~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~4 , arithmetic_logic_unit|Mux17~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~5 , arithmetic_logic_unit|Mux17~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~12 , arithmetic_logic_unit|Mux17~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~6 , arithmetic_logic_unit|Mux17~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~7 , arithmetic_logic_unit|Mux17~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[2]~1 , arithmetic_logic_unit|Reg3[2]~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[1]~79 , arithmetic_logic_unit|Reg3[1]~79, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~2 , arithmetic_logic_unit|ShiftLeft0~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~13 , arithmetic_logic_unit|Mux17~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~30 , arithmetic_logic_unit|Reg3~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[1]~28 , arithmetic_logic_unit|Reg3[1]~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~8 , arithmetic_logic_unit|Mux17~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~9 , arithmetic_logic_unit|Mux17~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~10 , arithmetic_logic_unit|Mux17~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~11 , arithmetic_logic_unit|Mux17~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~14 , arithmetic_logic_unit|Mux17~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[1]~29 , arithmetic_logic_unit|Reg3[1]~29, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[2] , arithmetic_logic_unit|Reg3[2], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[2]~feeder , arithmetic_logic_unit|result[2]~feeder, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[2] , arithmetic_logic_unit|result[2], xm23_cpu, 1
instance = comp, \mar[2] , mar[2], xm23_cpu, 1
instance = comp, \Add0~11 , Add0~11, xm23_cpu, 1
instance = comp, \mar~65 , mar~65, xm23_cpu, 1
instance = comp, \mar~66 , mar~66, xm23_cpu, 1
instance = comp, \mar~67 , mar~67, xm23_cpu, 1
instance = comp, \mar~68 , mar~68, xm23_cpu, 1
instance = comp, \mar[1]~1 , mar[1]~1, xm23_cpu, 1
instance = comp, \mar[1] , mar[1], xm23_cpu, 1
instance = comp, \Add0~12 , Add0~12, xm23_cpu, 1
instance = comp, \SW[0]~input , SW[0]~input, xm23_cpu, 1
instance = comp, \mar~69 , mar~69, xm23_cpu, 1
instance = comp, \mar~70 , mar~70, xm23_cpu, 1
instance = comp, \mar~71 , mar~71, xm23_cpu, 1
instance = comp, \mar~72 , mar~72, xm23_cpu, 1
instance = comp, \mar[0]~0 , mar[0]~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~0 , arithmetic_logic_unit|ShiftLeft0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~2 , arithmetic_logic_unit|Mux19~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~3 , arithmetic_logic_unit|Mux19~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~0 , arithmetic_logic_unit|Mux19~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~1 , arithmetic_logic_unit|Mux19~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~4 , arithmetic_logic_unit|Mux19~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~5 , arithmetic_logic_unit|Mux19~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~8 , arithmetic_logic_unit|Mux19~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~9 , arithmetic_logic_unit|Mux19~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~6 , arithmetic_logic_unit|Mux19~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~7 , arithmetic_logic_unit|Mux19~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~10 , arithmetic_logic_unit|Mux19~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~11 , arithmetic_logic_unit|Mux19~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~12 , arithmetic_logic_unit|Mux19~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~13 , arithmetic_logic_unit|Mux19~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~14 , arithmetic_logic_unit|Mux19~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[0] , arithmetic_logic_unit|Reg3[0], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[0]~feeder , arithmetic_logic_unit|result[0]~feeder, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[0] , arithmetic_logic_unit|result[0], xm23_cpu, 1
instance = comp, \mar[0] , mar[0], xm23_cpu, 1
instance = comp, \Add0~13 , Add0~13, xm23_cpu, 1
instance = comp, \Add0~14 , Add0~14, xm23_cpu, 1
instance = comp, \Add0~16 , Add0~16, xm23_cpu, 1
instance = comp, \Add0~18 , Add0~18, xm23_cpu, 1
instance = comp, \Add0~20 , Add0~20, xm23_cpu, 1
instance = comp, \Add0~22 , Add0~22, xm23_cpu, 1
instance = comp, \Add0~24 , Add0~24, xm23_cpu, 1
instance = comp, \Add0~26 , Add0~26, xm23_cpu, 1
instance = comp, \Add0~28 , Add0~28, xm23_cpu, 1
instance = comp, \Add0~30 , Add0~30, xm23_cpu, 1
instance = comp, \Add0~32 , Add0~32, xm23_cpu, 1
instance = comp, \Add0~34 , Add0~34, xm23_cpu, 1
instance = comp, \Add0~36 , Add0~36, xm23_cpu, 1
instance = comp, \Add0~38 , Add0~38, xm23_cpu, 1
instance = comp, \Add0~40 , Add0~40, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_a[0] , ram|memory_rtl_0|auto_generated|address_reg_a[0], xm23_cpu, 1
instance = comp, \SW[14]~input , SW[14]~input, xm23_cpu, 1
instance = comp, \mar~75 , mar~75, xm23_cpu, 1
instance = comp, \mar~76 , mar~76, xm23_cpu, 1
instance = comp, \mar~73 , mar~73, xm23_cpu, 1
instance = comp, \mar~74 , mar~74, xm23_cpu, 1
instance = comp, \mar[14]~14 , mar[14]~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~75 , arithmetic_logic_unit|Reg3~75, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~11 , arithmetic_logic_unit|ShiftLeft0~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~0 , arithmetic_logic_unit|Mux5~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~1 , arithmetic_logic_unit|Mux5~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~2 , arithmetic_logic_unit|Mux5~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~3 , arithmetic_logic_unit|Mux5~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~4 , arithmetic_logic_unit|Mux5~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~76 , arithmetic_logic_unit|Reg3~76, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~5 , arithmetic_logic_unit|Mux5~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~6 , arithmetic_logic_unit|Mux5~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~7 , arithmetic_logic_unit|Mux5~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~8 , arithmetic_logic_unit|Mux5~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[14] , arithmetic_logic_unit|Reg3[14], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[14]~feeder , arithmetic_logic_unit|result[14]~feeder, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[14] , arithmetic_logic_unit|result[14], xm23_cpu, 1
instance = comp, \mar[14] , mar[14], xm23_cpu, 1
instance = comp, \Add0~42 , Add0~42, xm23_cpu, 1
instance = comp, \Add0~43 , Add0~43, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_a[1] , ram|memory_rtl_0|auto_generated|address_reg_a[1], xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~5 , ctrl_unit|ctrl_reg_bus~5, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~6 , ctrl_unit|ctrl_reg_bus~6, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~4 , ctrl_unit|ctrl_reg_bus~4, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~7 , ctrl_unit|ctrl_reg_bus~7, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~8 , ctrl_unit|ctrl_reg_bus~8, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus[1] , ctrl_unit|ctrl_reg_bus[1], xm23_cpu, 1
instance = comp, \ctrl_reg[1] , ctrl_reg[1], xm23_cpu, 1
instance = comp, \SW[15]~input , SW[15]~input, xm23_cpu, 1
instance = comp, \mar~79 , mar~79, xm23_cpu, 1
instance = comp, \mar~80 , mar~80, xm23_cpu, 1
instance = comp, \mar~77 , mar~77, xm23_cpu, 1
instance = comp, \mar~78 , mar~78, xm23_cpu, 1
instance = comp, \mar[15]~15 , mar[15]~15, xm23_cpu, 1
instance = comp, \mar[15] , mar[15], xm23_cpu, 1
instance = comp, \Add0~45 , Add0~45, xm23_cpu, 1
instance = comp, \Add0~46 , Add0~46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~2 , ctrl_unit|ctrl_reg_bus~2, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~3 , ctrl_unit|ctrl_reg_bus~3, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus[0] , ctrl_unit|ctrl_reg_bus[0], xm23_cpu, 1
instance = comp, \ctrl_reg[0] , ctrl_reg[0], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a55 , ram|memory_rtl_0|auto_generated|ram_block1a55, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a63 , ram|memory_rtl_0|auto_generated|ram_block1a63, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_a[2] , ram|memory_rtl_0|auto_generated|address_reg_a[2], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a39 , ram|memory_rtl_0|auto_generated|ram_block1a39, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a47 , ram|memory_rtl_0|auto_generated|ram_block1a47, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~45, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a23 , ram|memory_rtl_0|auto_generated|ram_block1a23, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a31 , ram|memory_rtl_0|auto_generated|ram_block1a31, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~43, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a7 , ram|memory_rtl_0|auto_generated|ram_block1a7, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a15 , ram|memory_rtl_0|auto_generated|ram_block1a15, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~42, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~44, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~47, xm23_cpu, 1
instance = comp, \mdr[14]~17 , mdr[14]~17, xm23_cpu, 1
instance = comp, \mdr[15] , mdr[15], xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~9 , ctrl_unit|ctrl_reg_bus~9, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus[2] , ctrl_unit|ctrl_reg_bus[2], xm23_cpu, 1
instance = comp, \ctrl_reg[2] , ctrl_reg[2], xm23_cpu, 1
instance = comp, \reg_file[7][8]~21 , reg_file[7][8]~21, xm23_cpu, 1
instance = comp, \reg_file[7][8]~22 , reg_file[7][8]~22, xm23_cpu, 1
instance = comp, \reg_file~40 , reg_file~40, xm23_cpu, 1
instance = comp, \reg_file[10][15] , reg_file[10][15], xm23_cpu, 1
instance = comp, \Mux16~0 , Mux16~0, xm23_cpu, 1
instance = comp, \Mux16~1 , Mux16~1, xm23_cpu, 1
instance = comp, \Mux16~4 , Mux16~4, xm23_cpu, 1
instance = comp, \Mux16~5 , Mux16~5, xm23_cpu, 1
instance = comp, \Mux16~2 , Mux16~2, xm23_cpu, 1
instance = comp, \Mux16~3 , Mux16~3, xm23_cpu, 1
instance = comp, \Mux16~6 , Mux16~6, xm23_cpu, 1
instance = comp, \Mux16~7 , Mux16~7, xm23_cpu, 1
instance = comp, \Mux16~8 , Mux16~8, xm23_cpu, 1
instance = comp, \Mux16~9 , Mux16~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~11 , arithmetic_logic_unit|Reg3[11]~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11]~16 , arithmetic_logic_unit|Reg3[11]~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[14]~50 , arithmetic_logic_unit|Reg3[14]~50, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[14]~71 , arithmetic_logic_unit|Reg3[14]~71, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~73 , arithmetic_logic_unit|Reg3~73, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux6~0 , arithmetic_logic_unit|Mux6~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux6~1 , arithmetic_logic_unit|Mux6~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux6~2 , arithmetic_logic_unit|Mux6~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux6~3 , arithmetic_logic_unit|Mux6~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux6~4 , arithmetic_logic_unit|Mux6~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~74 , arithmetic_logic_unit|Reg3~74, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux6~5 , arithmetic_logic_unit|Mux6~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux6~6 , arithmetic_logic_unit|Mux6~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux6~7 , arithmetic_logic_unit|Mux6~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux6~8 , arithmetic_logic_unit|Mux6~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[13] , arithmetic_logic_unit|Reg3[13], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[13]~feeder , arithmetic_logic_unit|result[13]~feeder, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[13] , arithmetic_logic_unit|result[13], xm23_cpu, 1
instance = comp, \mdr[13]~5 , mdr[13]~5, xm23_cpu, 1
instance = comp, \mdr[5]~13 , mdr[5]~13, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder , ram|memory_rtl_0|auto_generated|address_reg_b[2]~feeder, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[2] , ram|memory_rtl_0|auto_generated|address_reg_b[2], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder , ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[1] , ram|memory_rtl_0|auto_generated|address_reg_b[1], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a37 , ram|memory_rtl_0|auto_generated|ram_block1a37, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a45 , ram|memory_rtl_0|auto_generated|ram_block1a45, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a61 , ram|memory_rtl_0|auto_generated|ram_block1a61, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a53 , ram|memory_rtl_0|auto_generated|ram_block1a53, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a29 , ram|memory_rtl_0|auto_generated|ram_block1a29, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a21 , ram|memory_rtl_0|auto_generated|ram_block1a21, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a5 , ram|memory_rtl_0|auto_generated|ram_block1a5, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a13 , ram|memory_rtl_0|auto_generated|ram_block1a13, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35, xm23_cpu, 1
instance = comp, \mdr[5] , mdr[5], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~34, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~33, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~31, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~30, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~32, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~35, xm23_cpu, 1
instance = comp, \mdr[13] , mdr[13], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux10~0 , byte_manipulator|Mux10~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[13] , byte_manipulator|dst_out[13], xm23_cpu, 1
instance = comp, \reg_file~35 , reg_file~35, xm23_cpu, 1
instance = comp, \reg_file~36 , reg_file~36, xm23_cpu, 1
instance = comp, \reg_file[2][13]~feeder , reg_file[2][13]~feeder, xm23_cpu, 1
instance = comp, \reg_file[2][13] , reg_file[2][13], xm23_cpu, 1
instance = comp, \mar~16 , mar~16, xm23_cpu, 1
instance = comp, \mar~17 , mar~17, xm23_cpu, 1
instance = comp, \mar~18 , mar~18, xm23_cpu, 1
instance = comp, \mar~19 , mar~19, xm23_cpu, 1
instance = comp, \mar[13]~13 , mar[13]~13, xm23_cpu, 1
instance = comp, \mar[13] , mar[13], xm23_cpu, 1
instance = comp, \Add0~0 , Add0~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder , ram|memory_rtl_0|auto_generated|address_reg_b[0]~feeder, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[0] , ram|memory_rtl_0|auto_generated|address_reg_b[0], xm23_cpu, 1
instance = comp, \mdr[14]~6 , mdr[14]~6, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a46 , ram|memory_rtl_0|auto_generated|ram_block1a46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a38 , ram|memory_rtl_0|auto_generated|ram_block1a38, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~39, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a6 , ram|memory_rtl_0|auto_generated|ram_block1a6, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a14 , ram|memory_rtl_0|auto_generated|ram_block1a14, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~36, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a22 , ram|memory_rtl_0|auto_generated|ram_block1a22, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a30 , ram|memory_rtl_0|auto_generated|ram_block1a30, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~37, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~38, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a54 , ram|memory_rtl_0|auto_generated|ram_block1a54, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a62 , ram|memory_rtl_0|auto_generated|ram_block1a62, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~40, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~41, xm23_cpu, 1
instance = comp, \mdr[14] , mdr[14], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41, xm23_cpu, 1
instance = comp, \mdr[6] , mdr[6], xm23_cpu, 1
instance = comp, \instr_reg[13]~16 , instr_reg[13]~16, xm23_cpu, 1
instance = comp, \instr_reg[13]~17 , instr_reg[13]~17, xm23_cpu, 1
instance = comp, \instr_reg[6] , instr_reg[6], xm23_cpu, 1
instance = comp, \ID|Mux43~0 , ID|Mux43~0, xm23_cpu, 1
instance = comp, \ID|Mux43~1 , ID|Mux43~1, xm23_cpu, 1
instance = comp, \ID|WB~0 , ID|WB~0, xm23_cpu, 1
instance = comp, \ID|WB , ID|WB, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux20~0 , ctrl_unit|Mux20~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[1]~feeder , ctrl_unit|alu_rnum_src[1]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[1] , ctrl_unit|alu_rnum_src[1], xm23_cpu, 1
instance = comp, \s_bus[11]~117 , s_bus[11]~117, xm23_cpu, 1
instance = comp, \s_bus[11]~118 , s_bus[11]~118, xm23_cpu, 1
instance = comp, \s_bus[11]~112 , s_bus[11]~112, xm23_cpu, 1
instance = comp, \s_bus[11]~113 , s_bus[11]~113, xm23_cpu, 1
instance = comp, \s_bus[11]~114 , s_bus[11]~114, xm23_cpu, 1
instance = comp, \s_bus[11]~115 , s_bus[11]~115, xm23_cpu, 1
instance = comp, \s_bus[11]~116 , s_bus[11]~116, xm23_cpu, 1
instance = comp, \s_bus[11]~110 , s_bus[11]~110, xm23_cpu, 1
instance = comp, \s_bus[11]~111 , s_bus[11]~111, xm23_cpu, 1
instance = comp, \s_bus[11]~119 , s_bus[11]~119, xm23_cpu, 1
instance = comp, \s_bus[11]~120 , s_bus[11]~120, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~0 , arithmetic_logic_unit|Mux8~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~1 , arithmetic_logic_unit|Mux8~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~6 , arithmetic_logic_unit|ShiftLeft0~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~65 , arithmetic_logic_unit|Reg3~65, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~66 , arithmetic_logic_unit|Reg3~66, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~2 , arithmetic_logic_unit|Mux8~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~3 , arithmetic_logic_unit|Mux8~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~4 , arithmetic_logic_unit|Mux8~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~9 , arithmetic_logic_unit|Mux8~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~5 , arithmetic_logic_unit|Mux8~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~6 , arithmetic_logic_unit|Mux8~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~7 , arithmetic_logic_unit|Mux8~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~8 , arithmetic_logic_unit|Mux8~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~10 , arithmetic_logic_unit|Mux8~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~11 , arithmetic_logic_unit|Mux8~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~12 , arithmetic_logic_unit|Mux8~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~13 , arithmetic_logic_unit|Mux8~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[11] , arithmetic_logic_unit|Reg3[11], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[11] , arithmetic_logic_unit|result[11], xm23_cpu, 1
instance = comp, \mdr[11]~3 , mdr[11]~3, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a59 , ram|memory_rtl_0|auto_generated|ram_block1a59, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a51 , ram|memory_rtl_0|auto_generated|ram_block1a51, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~22, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a3 , ram|memory_rtl_0|auto_generated|ram_block1a3, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a11 , ram|memory_rtl_0|auto_generated|ram_block1a11, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~18, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a27 , ram|memory_rtl_0|auto_generated|ram_block1a27, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a19 , ram|memory_rtl_0|auto_generated|ram_block1a19, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~19, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~20, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a43 , ram|memory_rtl_0|auto_generated|ram_block1a43, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a35 , ram|memory_rtl_0|auto_generated|ram_block1a35, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~21, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~23, xm23_cpu, 1
instance = comp, \mdr[11] , mdr[11], xm23_cpu, 1
instance = comp, \ID|ImByte[3]~feeder , ID|ImByte[3]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[3] , ID|ImByte[3], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[11]~feeder , byte_manipulator|dst_val[11]~feeder, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[11] , byte_manipulator|dst_val[11], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux12~0 , byte_manipulator|Mux12~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[11] , byte_manipulator|dst_out[11], xm23_cpu, 1
instance = comp, \reg_file~31 , reg_file~31, xm23_cpu, 1
instance = comp, \reg_file~32 , reg_file~32, xm23_cpu, 1
instance = comp, \reg_file[16][11] , reg_file[16][11], xm23_cpu, 1
instance = comp, \Mux84~7 , Mux84~7, xm23_cpu, 1
instance = comp, \Mux84~8 , Mux84~8, xm23_cpu, 1
instance = comp, \Mux84~2 , Mux84~2, xm23_cpu, 1
instance = comp, \Mux84~3 , Mux84~3, xm23_cpu, 1
instance = comp, \Mux84~4 , Mux84~4, xm23_cpu, 1
instance = comp, \Mux84~5 , Mux84~5, xm23_cpu, 1
instance = comp, \Mux84~6 , Mux84~6, xm23_cpu, 1
instance = comp, \Mux84~0 , Mux84~0, xm23_cpu, 1
instance = comp, \Mux84~1 , Mux84~1, xm23_cpu, 1
instance = comp, \Mux84~9 , Mux84~9, xm23_cpu, 1
instance = comp, \instr_reg[11]~9 , instr_reg[11]~9, xm23_cpu, 1
instance = comp, \instr_reg[11] , instr_reg[11], xm23_cpu, 1
instance = comp, \ID|PRPO~0 , ID|PRPO~0, xm23_cpu, 1
instance = comp, \ID|DEC , ID|DEC, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~21 , ctrl_unit|Selector13~21, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~22 , ctrl_unit|Selector13~22, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~18 , ctrl_unit|Selector13~18, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~17 , ctrl_unit|Selector13~17, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~15 , ctrl_unit|Selector13~15, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~16 , ctrl_unit|Selector13~16, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~19 , ctrl_unit|Selector13~19, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~20 , ctrl_unit|Selector13~20, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~23 , ctrl_unit|Selector13~23, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~24 , ctrl_unit|Selector13~24, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op~24 , ctrl_unit|alu_op~24, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~7 , ctrl_unit|Selector13~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector13~25 , ctrl_unit|Selector13~25, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[2] , ctrl_unit|alu_op[2], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[1]~23 , arithmetic_logic_unit|Reg3[1]~23, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[1]~24 , arithmetic_logic_unit|Reg3[1]~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[14]~20 , arithmetic_logic_unit|Reg3[14]~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~2 , arithmetic_logic_unit|Mux18~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~0 , arithmetic_logic_unit|Mux18~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~1 , arithmetic_logic_unit|Mux18~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~3 , arithmetic_logic_unit|Mux18~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~4 , arithmetic_logic_unit|Mux18~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~5 , arithmetic_logic_unit|Mux18~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[1]~0 , arithmetic_logic_unit|Reg3[1]~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~10 , arithmetic_logic_unit|Mux18~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~27 , arithmetic_logic_unit|Reg3~27, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~6 , arithmetic_logic_unit|Mux18~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~7 , arithmetic_logic_unit|Mux18~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~8 , arithmetic_logic_unit|Mux18~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~9 , arithmetic_logic_unit|Mux18~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~11 , arithmetic_logic_unit|Mux18~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[1] , arithmetic_logic_unit|Reg3[1], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[1]~feeder , arithmetic_logic_unit|result[1]~feeder, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[1] , arithmetic_logic_unit|result[1], xm23_cpu, 1
instance = comp, \mdr[1]~9 , mdr[1]~9, xm23_cpu, 1
instance = comp, \mdr[9]~1 , mdr[9]~1, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a57 , ram|memory_rtl_0|auto_generated|ram_block1a57, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a49 , ram|memory_rtl_0|auto_generated|ram_block1a49, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~10, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a41 , ram|memory_rtl_0|auto_generated|ram_block1a41, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a33 , ram|memory_rtl_0|auto_generated|ram_block1a33, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~9, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a9 , ram|memory_rtl_0|auto_generated|ram_block1a9, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a1 , ram|memory_rtl_0|auto_generated|ram_block1a1, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~6, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a25 , ram|memory_rtl_0|auto_generated|ram_block1a25, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a17 , ram|memory_rtl_0|auto_generated|ram_block1a17, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~7, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~8, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~11, xm23_cpu, 1
instance = comp, \mdr[9] , mdr[9], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~10, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~9, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~6, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~7, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~8, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~11, xm23_cpu, 1
instance = comp, \mdr[1] , mdr[1], xm23_cpu, 1
instance = comp, \ID|ImByte[1]~feeder , ID|ImByte[1]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[1] , ID|ImByte[1], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[9]~feeder , byte_manipulator|dst_val[9]~feeder, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[9] , byte_manipulator|dst_val[9], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux6~0 , byte_manipulator|Mux6~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[1] , byte_manipulator|dst_val[1], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[1]~feeder , byte_manipulator|dst_out[1]~feeder, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[1] , byte_manipulator|dst_out[1], xm23_cpu, 1
instance = comp, \reg_file~7 , reg_file~7, xm23_cpu, 1
instance = comp, \reg_file~8 , reg_file~8, xm23_cpu, 1
instance = comp, \reg_file[16][1] , reg_file[16][1], xm23_cpu, 1
instance = comp, \Mux94~2 , Mux94~2, xm23_cpu, 1
instance = comp, \Mux94~3 , Mux94~3, xm23_cpu, 1
instance = comp, \Mux94~4 , Mux94~4, xm23_cpu, 1
instance = comp, \Mux94~5 , Mux94~5, xm23_cpu, 1
instance = comp, \Mux94~6 , Mux94~6, xm23_cpu, 1
instance = comp, \Mux94~0 , Mux94~0, xm23_cpu, 1
instance = comp, \Mux94~1 , Mux94~1, xm23_cpu, 1
instance = comp, \Mux94~7 , Mux94~7, xm23_cpu, 1
instance = comp, \Mux94~8 , Mux94~8, xm23_cpu, 1
instance = comp, \Mux94~9 , Mux94~9, xm23_cpu, 1
instance = comp, \instr_reg[1]~12 , instr_reg[1]~12, xm23_cpu, 1
instance = comp, \instr_reg[1]~feeder , instr_reg[1]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[1] , instr_reg[1], xm23_cpu, 1
instance = comp, \ID|DST[2]~0 , ID|DST[2]~0, xm23_cpu, 1
instance = comp, \ID|DST[2]~1 , ID|DST[2]~1, xm23_cpu, 1
instance = comp, \ID|DST[1] , ID|DST[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~13 , ctrl_unit|Selector42~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~14 , ctrl_unit|Selector42~14, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~15 , ctrl_unit|Selector42~15, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~16 , ctrl_unit|Selector42~16, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~17 , ctrl_unit|Selector42~17, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~19 , ctrl_unit|Selector42~19, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~18 , ctrl_unit|Selector42~18, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~20 , ctrl_unit|Selector42~20, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~21 , ctrl_unit|Selector42~21, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~11 , ctrl_unit|Selector42~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~12 , ctrl_unit|Selector42~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~22 , ctrl_unit|Selector42~22, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~9 , ctrl_unit|Selector42~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~8 , ctrl_unit|Selector42~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~10 , ctrl_unit|Selector42~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~23 , ctrl_unit|Selector42~23, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~9 , ctrl_unit|Selector39~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~26 , ctrl_unit|Selector42~26, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~6 , ctrl_unit|Selector42~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~4 , ctrl_unit|Selector42~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~3 , ctrl_unit|Selector42~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~5 , ctrl_unit|Selector42~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~7 , ctrl_unit|Selector42~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~24 , ctrl_unit|Selector42~24, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[1]~33 , ctrl_unit|dbus_rnum_dst[1]~33, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[1] , ctrl_unit|dbus_rnum_dst[1], xm23_cpu, 1
instance = comp, \Decoder0~0 , Decoder0~0, xm23_cpu, 1
instance = comp, \reg_file[15][0]~57 , reg_file[15][0]~57, xm23_cpu, 1
instance = comp, \reg_file[15][0] , reg_file[15][0], xm23_cpu, 1
instance = comp, \Mux95~7 , Mux95~7, xm23_cpu, 1
instance = comp, \Mux95~8 , Mux95~8, xm23_cpu, 1
instance = comp, \Mux95~0 , Mux95~0, xm23_cpu, 1
instance = comp, \Mux95~1 , Mux95~1, xm23_cpu, 1
instance = comp, \Mux95~4 , Mux95~4, xm23_cpu, 1
instance = comp, \Mux95~5 , Mux95~5, xm23_cpu, 1
instance = comp, \Mux95~2 , Mux95~2, xm23_cpu, 1
instance = comp, \Mux95~3 , Mux95~3, xm23_cpu, 1
instance = comp, \Mux95~6 , Mux95~6, xm23_cpu, 1
instance = comp, \Mux95~9 , Mux95~9, xm23_cpu, 1
instance = comp, \instr_reg[0]~11 , instr_reg[0]~11, xm23_cpu, 1
instance = comp, \mdr[0]~8 , mdr[0]~8, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a32 , ram|memory_rtl_0|auto_generated|ram_block1a32, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a40 , ram|memory_rtl_0|auto_generated|ram_block1a40, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a56 , ram|memory_rtl_0|auto_generated|ram_block1a56, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a48 , ram|memory_rtl_0|auto_generated|ram_block1a48, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a8 , ram|memory_rtl_0|auto_generated|ram_block1a8, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a0 , ram|memory_rtl_0|auto_generated|ram_block1a0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a24 , ram|memory_rtl_0|auto_generated|ram_block1a24, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a16 , ram|memory_rtl_0|auto_generated|ram_block1a16, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5, xm23_cpu, 1
instance = comp, \mdr[0] , mdr[0], xm23_cpu, 1
instance = comp, \instr_reg[0] , instr_reg[0], xm23_cpu, 1
instance = comp, \ID|DST[0] , ID|DST[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Mux33~2 , ctrl_unit|Mux33~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~feeder , ctrl_unit|dbus_rnum_dst[0]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0] , ctrl_unit|dbus_rnum_dst[0], xm23_cpu, 1
instance = comp, \Decoder0~7 , Decoder0~7, xm23_cpu, 1
instance = comp, \reg_file[3][0]~56 , reg_file[3][0]~56, xm23_cpu, 1
instance = comp, \reg_file[3][4] , reg_file[3][4], xm23_cpu, 1
instance = comp, \Mux27~4 , Mux27~4, xm23_cpu, 1
instance = comp, \Mux27~5 , Mux27~5, xm23_cpu, 1
instance = comp, \Mux27~2 , Mux27~2, xm23_cpu, 1
instance = comp, \Mux27~3 , Mux27~3, xm23_cpu, 1
instance = comp, \Mux27~6 , Mux27~6, xm23_cpu, 1
instance = comp, \Mux27~0 , Mux27~0, xm23_cpu, 1
instance = comp, \Mux27~1 , Mux27~1, xm23_cpu, 1
instance = comp, \Mux27~7 , Mux27~7, xm23_cpu, 1
instance = comp, \Mux27~8 , Mux27~8, xm23_cpu, 1
instance = comp, \Mux27~9 , Mux27~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~0 , arithmetic_logic_unit|Mux15~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~1 , arithmetic_logic_unit|Mux15~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~2 , arithmetic_logic_unit|Mux15~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~32 , arithmetic_logic_unit|Reg3~32, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~3 , arithmetic_logic_unit|Mux15~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~4 , arithmetic_logic_unit|Mux15~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~3 , arithmetic_logic_unit|ShiftLeft0~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~12 , arithmetic_logic_unit|Mux15~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~13 , arithmetic_logic_unit|Mux15~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~38 , arithmetic_logic_unit|Reg3~38, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[6]~33 , arithmetic_logic_unit|Reg3[6]~33, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add12~6 , arithmetic_logic_unit|Add12~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add12~8 , arithmetic_logic_unit|Add12~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~6 , arithmetic_logic_unit|Add5~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~8 , arithmetic_logic_unit|Add5~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[6]~37 , arithmetic_logic_unit|Reg3[6]~37, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[6]~36 , arithmetic_logic_unit|Reg3[6]~36, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~35 , arithmetic_logic_unit|Reg3~35, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~6 , arithmetic_logic_unit|Add2~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~8 , arithmetic_logic_unit|Add2~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~5 , arithmetic_logic_unit|Mux15~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~6 , arithmetic_logic_unit|Add3~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~8 , arithmetic_logic_unit|Add3~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~6 , arithmetic_logic_unit|Mux15~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~7 , arithmetic_logic_unit|Mux15~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~8 , arithmetic_logic_unit|Mux15~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~9 , arithmetic_logic_unit|Mux15~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~10 , arithmetic_logic_unit|Mux15~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~11 , arithmetic_logic_unit|Mux15~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[4] , arithmetic_logic_unit|Reg3[4], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[4]~feeder , arithmetic_logic_unit|result[4]~feeder, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[4] , arithmetic_logic_unit|result[4], xm23_cpu, 1
instance = comp, \reg_file~13 , reg_file~13, xm23_cpu, 1
instance = comp, \mdr[4]~12 , mdr[4]~12, xm23_cpu, 1
instance = comp, \mdr[12]~4 , mdr[12]~4, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a52 , ram|memory_rtl_0|auto_generated|ram_block1a52, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a60 , ram|memory_rtl_0|auto_generated|ram_block1a60, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~28, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a36 , ram|memory_rtl_0|auto_generated|ram_block1a36, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a44 , ram|memory_rtl_0|auto_generated|ram_block1a44, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~27, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a20 , ram|memory_rtl_0|auto_generated|ram_block1a20, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a28 , ram|memory_rtl_0|auto_generated|ram_block1a28, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~25, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a4 , ram|memory_rtl_0|auto_generated|ram_block1a4, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a12 , ram|memory_rtl_0|auto_generated|ram_block1a12, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~24, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~26, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~29, xm23_cpu, 1
instance = comp, \mdr[12] , mdr[12], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~28, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~27, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~24, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~25, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~26, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~29, xm23_cpu, 1
instance = comp, \mdr[4] , mdr[4], xm23_cpu, 1
instance = comp, \reg_file~14 , reg_file~14, xm23_cpu, 1
instance = comp, \reg_file[2][4] , reg_file[2][4], xm23_cpu, 1
instance = comp, \Mux91~0 , Mux91~0, xm23_cpu, 1
instance = comp, \Mux91~1 , Mux91~1, xm23_cpu, 1
instance = comp, \Mux91~7 , Mux91~7, xm23_cpu, 1
instance = comp, \Mux91~8 , Mux91~8, xm23_cpu, 1
instance = comp, \Mux91~4 , Mux91~4, xm23_cpu, 1
instance = comp, \Mux91~5 , Mux91~5, xm23_cpu, 1
instance = comp, \Mux91~2 , Mux91~2, xm23_cpu, 1
instance = comp, \Mux91~3 , Mux91~3, xm23_cpu, 1
instance = comp, \Mux91~6 , Mux91~6, xm23_cpu, 1
instance = comp, \Mux91~9 , Mux91~9, xm23_cpu, 1
instance = comp, \instr_reg[4]~10 , instr_reg[4]~10, xm23_cpu, 1
instance = comp, \instr_reg[4] , instr_reg[4], xm23_cpu, 1
instance = comp, \ID|SRCCON[1] , ID|SRCCON[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Mux15~0 , ctrl_unit|Mux15~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~feeder , ctrl_unit|alu_rnum_dst[1]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1] , ctrl_unit|alu_rnum_dst[1], xm23_cpu, 1
instance = comp, \Mux28~0 , Mux28~0, xm23_cpu, 1
instance = comp, \Mux28~1 , Mux28~1, xm23_cpu, 1
instance = comp, \Mux28~4 , Mux28~4, xm23_cpu, 1
instance = comp, \Mux28~5 , Mux28~5, xm23_cpu, 1
instance = comp, \Mux28~2 , Mux28~2, xm23_cpu, 1
instance = comp, \Mux28~3 , Mux28~3, xm23_cpu, 1
instance = comp, \Mux28~6 , Mux28~6, xm23_cpu, 1
instance = comp, \Mux28~7 , Mux28~7, xm23_cpu, 1
instance = comp, \Mux28~8 , Mux28~8, xm23_cpu, 1
instance = comp, \Mux28~9 , Mux28~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add10~0 , arithmetic_logic_unit|Add10~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~0 , arithmetic_logic_unit|Mux16~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~1 , arithmetic_logic_unit|Mux16~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~2 , arithmetic_logic_unit|Mux16~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~3 , arithmetic_logic_unit|Mux16~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~4 , arithmetic_logic_unit|Mux16~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~5 , arithmetic_logic_unit|Mux16~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[3]~2 , arithmetic_logic_unit|Reg3[3]~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~10 , arithmetic_logic_unit|Mux16~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~31 , arithmetic_logic_unit|Reg3~31, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~6 , arithmetic_logic_unit|Mux16~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~7 , arithmetic_logic_unit|Mux16~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~8 , arithmetic_logic_unit|Mux16~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~9 , arithmetic_logic_unit|Mux16~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~11 , arithmetic_logic_unit|Mux16~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[3] , arithmetic_logic_unit|Reg3[3], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[3]~feeder , arithmetic_logic_unit|result[3]~feeder, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[3] , arithmetic_logic_unit|result[3], xm23_cpu, 1
instance = comp, \mdr[3]~11 , mdr[3]~11, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~21, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~22, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~18, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~19, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~20, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~23, xm23_cpu, 1
instance = comp, \mdr[3] , mdr[3], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux4~0 , byte_manipulator|Mux4~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[3] , byte_manipulator|dst_val[3], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[3] , byte_manipulator|dst_out[3], xm23_cpu, 1
instance = comp, \reg_file~11 , reg_file~11, xm23_cpu, 1
instance = comp, \reg_file~12 , reg_file~12, xm23_cpu, 1
instance = comp, \reg_file[16][3] , reg_file[16][3], xm23_cpu, 1
instance = comp, \Mux92~0 , Mux92~0, xm23_cpu, 1
instance = comp, \Mux92~1 , Mux92~1, xm23_cpu, 1
instance = comp, \Mux92~4 , Mux92~4, xm23_cpu, 1
instance = comp, \Mux92~5 , Mux92~5, xm23_cpu, 1
instance = comp, \Mux92~2 , Mux92~2, xm23_cpu, 1
instance = comp, \Mux92~3 , Mux92~3, xm23_cpu, 1
instance = comp, \Mux92~6 , Mux92~6, xm23_cpu, 1
instance = comp, \Mux92~7 , Mux92~7, xm23_cpu, 1
instance = comp, \Mux92~8 , Mux92~8, xm23_cpu, 1
instance = comp, \Mux92~9 , Mux92~9, xm23_cpu, 1
instance = comp, \instr_reg[3]~8 , instr_reg[3]~8, xm23_cpu, 1
instance = comp, \instr_reg[3] , instr_reg[3], xm23_cpu, 1
instance = comp, \ID|SRCCON[0] , ID|SRCCON[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Mux4~0 , ctrl_unit|Mux4~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[0] , ctrl_unit|dbus_rnum_src[0], xm23_cpu, 1
instance = comp, \Mux93~7 , Mux93~7, xm23_cpu, 1
instance = comp, \Mux93~8 , Mux93~8, xm23_cpu, 1
instance = comp, \Mux93~0 , Mux93~0, xm23_cpu, 1
instance = comp, \Mux93~1 , Mux93~1, xm23_cpu, 1
instance = comp, \Mux93~2 , Mux93~2, xm23_cpu, 1
instance = comp, \Mux93~3 , Mux93~3, xm23_cpu, 1
instance = comp, \Mux93~4 , Mux93~4, xm23_cpu, 1
instance = comp, \Mux93~5 , Mux93~5, xm23_cpu, 1
instance = comp, \Mux93~6 , Mux93~6, xm23_cpu, 1
instance = comp, \Mux93~9 , Mux93~9, xm23_cpu, 1
instance = comp, \instr_reg[2]~13 , instr_reg[2]~13, xm23_cpu, 1
instance = comp, \instr_reg[2] , instr_reg[2], xm23_cpu, 1
instance = comp, \ID|DST[2]~feeder , ID|DST[2]~feeder, xm23_cpu, 1
instance = comp, \ID|DST[2] , ID|DST[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Mux14~0 , ctrl_unit|Mux14~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~feeder , ctrl_unit|alu_rnum_dst[2]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2] , ctrl_unit|alu_rnum_dst[2], xm23_cpu, 1
instance = comp, \Mux25~4 , Mux25~4, xm23_cpu, 1
instance = comp, \Mux25~5 , Mux25~5, xm23_cpu, 1
instance = comp, \Mux25~2 , Mux25~2, xm23_cpu, 1
instance = comp, \Mux25~3 , Mux25~3, xm23_cpu, 1
instance = comp, \Mux25~6 , Mux25~6, xm23_cpu, 1
instance = comp, \Mux25~7 , Mux25~7, xm23_cpu, 1
instance = comp, \Mux25~8 , Mux25~8, xm23_cpu, 1
instance = comp, \Mux25~0 , Mux25~0, xm23_cpu, 1
instance = comp, \Mux25~1 , Mux25~1, xm23_cpu, 1
instance = comp, \Mux25~9 , Mux25~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~4 , arithmetic_logic_unit|ShiftLeft0~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~12 , arithmetic_logic_unit|Mux13~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~39 , arithmetic_logic_unit|Reg3~39, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~0 , arithmetic_logic_unit|Mux13~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~1 , arithmetic_logic_unit|Mux13~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~2 , arithmetic_logic_unit|Mux13~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~3 , arithmetic_logic_unit|Mux13~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~4 , arithmetic_logic_unit|Mux13~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~13 , arithmetic_logic_unit|Mux13~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~41 , arithmetic_logic_unit|Reg3~41, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add12~10 , arithmetic_logic_unit|Add12~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add12~12 , arithmetic_logic_unit|Add12~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~10 , arithmetic_logic_unit|Add5~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~12 , arithmetic_logic_unit|Add5~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~40 , arithmetic_logic_unit|Reg3~40, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~10 , arithmetic_logic_unit|Add2~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~12 , arithmetic_logic_unit|Add2~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~5 , arithmetic_logic_unit|Mux13~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~10 , arithmetic_logic_unit|Add3~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~12 , arithmetic_logic_unit|Add3~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~6 , arithmetic_logic_unit|Mux13~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~7 , arithmetic_logic_unit|Mux13~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~8 , arithmetic_logic_unit|Mux13~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~9 , arithmetic_logic_unit|Mux13~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~10 , arithmetic_logic_unit|Mux13~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~11 , arithmetic_logic_unit|Mux13~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[6] , arithmetic_logic_unit|Reg3[6], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[6]~feeder , arithmetic_logic_unit|result[6]~feeder, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[6] , arithmetic_logic_unit|result[6], xm23_cpu, 1
instance = comp, \reg_file~17 , reg_file~17, xm23_cpu, 1
instance = comp, \reg_file~18 , reg_file~18, xm23_cpu, 1
instance = comp, \reg_file[16][6] , reg_file[16][6], xm23_cpu, 1
instance = comp, \s_bus[6]~73 , s_bus[6]~73, xm23_cpu, 1
instance = comp, \s_bus[6]~74 , s_bus[6]~74, xm23_cpu, 1
instance = comp, \s_bus[6]~66 , s_bus[6]~66, xm23_cpu, 1
instance = comp, \s_bus[6]~67 , s_bus[6]~67, xm23_cpu, 1
instance = comp, \s_bus[6]~68 , s_bus[6]~68, xm23_cpu, 1
instance = comp, \s_bus[6]~69 , s_bus[6]~69, xm23_cpu, 1
instance = comp, \s_bus[6]~70 , s_bus[6]~70, xm23_cpu, 1
instance = comp, \s_bus[6]~71 , s_bus[6]~71, xm23_cpu, 1
instance = comp, \s_bus[6]~72 , s_bus[6]~72, xm23_cpu, 1
instance = comp, \s_bus[6]~75 , s_bus[6]~75, xm23_cpu, 1
instance = comp, \s_bus[6]~76 , s_bus[6]~76, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~10 , arithmetic_logic_unit|Mux14~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~12 , arithmetic_logic_unit|Mux14~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~0 , arithmetic_logic_unit|Mux14~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~2 , arithmetic_logic_unit|Mux14~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~13 , arithmetic_logic_unit|Mux14~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~1 , arithmetic_logic_unit|Mux14~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~3 , arithmetic_logic_unit|Mux14~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~5 , arithmetic_logic_unit|Mux14~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~4 , arithmetic_logic_unit|Mux14~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~6 , arithmetic_logic_unit|Mux14~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~0 , arithmetic_logic_unit|Mux4~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~2 , arithmetic_logic_unit|Mux4~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~1 , arithmetic_logic_unit|Mux4~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~7 , arithmetic_logic_unit|Mux14~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~3 , arithmetic_logic_unit|Mux4~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~8 , arithmetic_logic_unit|Mux14~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~9 , arithmetic_logic_unit|Mux14~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~11 , arithmetic_logic_unit|Mux14~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[5] , arithmetic_logic_unit|Reg3[5], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[5]~feeder , arithmetic_logic_unit|result[5]~feeder, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[5] , arithmetic_logic_unit|result[5], xm23_cpu, 1
instance = comp, \reg_file~15 , reg_file~15, xm23_cpu, 1
instance = comp, \reg_file~16 , reg_file~16, xm23_cpu, 1
instance = comp, \reg_file[16][5]~feeder , reg_file[16][5]~feeder, xm23_cpu, 1
instance = comp, \reg_file[16][5] , reg_file[16][5], xm23_cpu, 1
instance = comp, \Mux90~0 , Mux90~0, xm23_cpu, 1
instance = comp, \Mux90~1 , Mux90~1, xm23_cpu, 1
instance = comp, \Mux90~7 , Mux90~7, xm23_cpu, 1
instance = comp, \Mux90~8 , Mux90~8, xm23_cpu, 1
instance = comp, \Mux90~2 , Mux90~2, xm23_cpu, 1
instance = comp, \Mux90~3 , Mux90~3, xm23_cpu, 1
instance = comp, \Mux90~4 , Mux90~4, xm23_cpu, 1
instance = comp, \Mux90~5 , Mux90~5, xm23_cpu, 1
instance = comp, \Mux90~6 , Mux90~6, xm23_cpu, 1
instance = comp, \Mux90~9 , Mux90~9, xm23_cpu, 1
instance = comp, \instr_reg[5]~2 , instr_reg[5]~2, xm23_cpu, 1
instance = comp, \instr_reg[5] , instr_reg[5], xm23_cpu, 1
instance = comp, \ID|ImByte[2]~feeder , ID|ImByte[2]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[2] , ID|ImByte[2], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[10]~feeder , byte_manipulator|dst_val[10]~feeder, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[10] , byte_manipulator|dst_val[10], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux5~0 , byte_manipulator|Mux5~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[2] , byte_manipulator|dst_val[2], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[2]~feeder , byte_manipulator|dst_out[2]~feeder, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[2] , byte_manipulator|dst_out[2], xm23_cpu, 1
instance = comp, \reg_file~9 , reg_file~9, xm23_cpu, 1
instance = comp, \reg_file~10 , reg_file~10, xm23_cpu, 1
instance = comp, \reg_file[15][2] , reg_file[15][2], xm23_cpu, 1
instance = comp, \Mux29~7 , Mux29~7, xm23_cpu, 1
instance = comp, \Mux29~8 , Mux29~8, xm23_cpu, 1
instance = comp, \Mux29~0 , Mux29~0, xm23_cpu, 1
instance = comp, \Mux29~1 , Mux29~1, xm23_cpu, 1
instance = comp, \Mux29~2 , Mux29~2, xm23_cpu, 1
instance = comp, \Mux29~3 , Mux29~3, xm23_cpu, 1
instance = comp, \Mux29~4 , Mux29~4, xm23_cpu, 1
instance = comp, \Mux29~5 , Mux29~5, xm23_cpu, 1
instance = comp, \Mux29~6 , Mux29~6, xm23_cpu, 1
instance = comp, \Mux29~9 , Mux29~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~5 , arithmetic_logic_unit|Mux12~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~6 , arithmetic_logic_unit|Mux12~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~7 , arithmetic_logic_unit|Mux12~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~8 , arithmetic_logic_unit|Mux12~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~2 , arithmetic_logic_unit|Mux12~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~13 , arithmetic_logic_unit|Mux12~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~3 , arithmetic_logic_unit|Mux12~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~4 , arithmetic_logic_unit|Mux12~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~12 , arithmetic_logic_unit|Mux12~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~14 , arithmetic_logic_unit|Mux12~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add12~14 , arithmetic_logic_unit|Add12~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~4 , arithmetic_logic_unit|Mux4~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~9 , arithmetic_logic_unit|Mux4~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~14 , arithmetic_logic_unit|Add2~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~14 , arithmetic_logic_unit|Add3~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~7 , arithmetic_logic_unit|Mux4~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~8 , arithmetic_logic_unit|Mux4~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~14 , arithmetic_logic_unit|Add5~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~5 , arithmetic_logic_unit|Mux4~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~6 , arithmetic_logic_unit|Mux4~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~9 , arithmetic_logic_unit|Mux12~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~10 , arithmetic_logic_unit|Mux12~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~11 , arithmetic_logic_unit|Mux12~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[7] , arithmetic_logic_unit|Reg3[7], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[7]~feeder , arithmetic_logic_unit|result[7]~feeder, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[7] , arithmetic_logic_unit|result[7], xm23_cpu, 1
instance = comp, \mdr[7]~15 , mdr[7]~15, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47, xm23_cpu, 1
instance = comp, \mdr[7] , mdr[7], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux0~0 , byte_manipulator|Mux0~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[7] , byte_manipulator|dst_val[7], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[7]~feeder , byte_manipulator|dst_out[7]~feeder, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[7] , byte_manipulator|dst_out[7], xm23_cpu, 1
instance = comp, \reg_file~19 , reg_file~19, xm23_cpu, 1
instance = comp, \reg_file~20 , reg_file~20, xm23_cpu, 1
instance = comp, \reg_file[16][7]~feeder , reg_file[16][7]~feeder, xm23_cpu, 1
instance = comp, \reg_file[16][7] , reg_file[16][7], xm23_cpu, 1
instance = comp, \Mux88~0 , Mux88~0, xm23_cpu, 1
instance = comp, \Mux88~1 , Mux88~1, xm23_cpu, 1
instance = comp, \Mux88~7 , Mux88~7, xm23_cpu, 1
instance = comp, \Mux88~8 , Mux88~8, xm23_cpu, 1
instance = comp, \Mux88~4 , Mux88~4, xm23_cpu, 1
instance = comp, \Mux88~5 , Mux88~5, xm23_cpu, 1
instance = comp, \Mux88~2 , Mux88~2, xm23_cpu, 1
instance = comp, \Mux88~3 , Mux88~3, xm23_cpu, 1
instance = comp, \Mux88~6 , Mux88~6, xm23_cpu, 1
instance = comp, \Mux88~9 , Mux88~9, xm23_cpu, 1
instance = comp, \instr_reg[7]~3 , instr_reg[7]~3, xm23_cpu, 1
instance = comp, \instr_reg[7] , instr_reg[7], xm23_cpu, 1
instance = comp, \ID|ImByte[4]~feeder , ID|ImByte[4]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[4] , ID|ImByte[4], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[12]~feeder , byte_manipulator|dst_val[12]~feeder, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[12] , byte_manipulator|dst_val[12], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux11~0 , byte_manipulator|Mux11~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[12] , byte_manipulator|dst_out[12], xm23_cpu, 1
instance = comp, \reg_file~33 , reg_file~33, xm23_cpu, 1
instance = comp, \reg_file~34 , reg_file~34, xm23_cpu, 1
instance = comp, \reg_file[16][12]~feeder , reg_file[16][12]~feeder, xm23_cpu, 1
instance = comp, \reg_file[16][12] , reg_file[16][12], xm23_cpu, 1
instance = comp, \Mux83~7 , Mux83~7, xm23_cpu, 1
instance = comp, \Mux83~8 , Mux83~8, xm23_cpu, 1
instance = comp, \Mux83~0 , Mux83~0, xm23_cpu, 1
instance = comp, \Mux83~1 , Mux83~1, xm23_cpu, 1
instance = comp, \Mux83~4 , Mux83~4, xm23_cpu, 1
instance = comp, \Mux83~5 , Mux83~5, xm23_cpu, 1
instance = comp, \Mux83~2 , Mux83~2, xm23_cpu, 1
instance = comp, \Mux83~3 , Mux83~3, xm23_cpu, 1
instance = comp, \Mux83~6 , Mux83~6, xm23_cpu, 1
instance = comp, \Mux83~9 , Mux83~9, xm23_cpu, 1
instance = comp, \instr_reg[12]~7 , instr_reg[12]~7, xm23_cpu, 1
instance = comp, \instr_reg[12] , instr_reg[12], xm23_cpu, 1
instance = comp, \ID|T[2]~0 , ID|T[2]~0, xm23_cpu, 1
instance = comp, \ID|C[3] , ID|C[3], xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~5 , ctrl_unit|code[3]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~4 , ctrl_unit|code[3]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~6 , ctrl_unit|code[3]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~7 , ctrl_unit|code[3]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~8 , ctrl_unit|code[0]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~9 , ctrl_unit|code[0]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~10 , ctrl_unit|code[0]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3] , ctrl_unit|code[3], xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~12 , ctrl_unit|code[0]~12, xm23_cpu, 1
instance = comp, \ID|C[0] , ID|C[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder0~1 , ctrl_unit|Decoder0~1, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~11 , ctrl_unit|code[0]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~13 , ctrl_unit|code[0]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~14 , ctrl_unit|code[0]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~feeder , ctrl_unit|code[0]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0] , ctrl_unit|code[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Add2~0 , ctrl_unit|Add2~0, xm23_cpu, 1
instance = comp, \ID|C[2]~feeder , ID|C[2]~feeder, xm23_cpu, 1
instance = comp, \ID|C[2] , ID|C[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector58~0 , ctrl_unit|Selector58~0, xm23_cpu, 1
instance = comp, \ctrl_unit|code[2]~1 , ctrl_unit|code[2]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector58~1 , ctrl_unit|Selector58~1, xm23_cpu, 1
instance = comp, \ctrl_unit|code[2]~15 , ctrl_unit|code[2]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|code[2]~16 , ctrl_unit|code[2]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|code[2] , ctrl_unit|code[2], xm23_cpu, 1
instance = comp, \ID|PSWb[1]~feeder , ID|PSWb[1]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[1] , ID|PSWb[1], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[1]~1 , ctrl_unit|psw[1]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[1]~feeder , ctrl_unit|psw[1]~feeder, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~0 , arithmetic_logic_unit|Mux2~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~0 , arithmetic_logic_unit|Mux9~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~63 , arithmetic_logic_unit|Reg3~63, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~2 , arithmetic_logic_unit|Mux9~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~3 , arithmetic_logic_unit|Mux9~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~7 , arithmetic_logic_unit|ShiftLeft0~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~4 , arithmetic_logic_unit|Mux9~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~64 , arithmetic_logic_unit|Reg3~64, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add8~0 , arithmetic_logic_unit|Add8~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~5 , arithmetic_logic_unit|Mux9~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~6 , arithmetic_logic_unit|Mux9~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~7 , arithmetic_logic_unit|Mux9~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~8 , arithmetic_logic_unit|Mux9~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~9 , arithmetic_logic_unit|Mux9~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~10 , arithmetic_logic_unit|Mux9~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~11 , arithmetic_logic_unit|Mux9~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~1 , arithmetic_logic_unit|Mux9~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~12 , arithmetic_logic_unit|Mux9~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[10] , arithmetic_logic_unit|Reg3[10], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~3 , arithmetic_logic_unit|Mux2~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~2 , arithmetic_logic_unit|Mux2~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~1 , arithmetic_logic_unit|Mux2~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~4 , arithmetic_logic_unit|Mux2~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~5 , arithmetic_logic_unit|Mux2~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o[2]~3 , arithmetic_logic_unit|PSW_o[2]~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o[2]~4 , arithmetic_logic_unit|PSW_o[2]~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o[1] , arithmetic_logic_unit|PSW_o[1], xm23_cpu, 1
instance = comp, \psw_in[1]~feeder , psw_in[1]~feeder, xm23_cpu, 1
instance = comp, \psw_in[1] , psw_in[1], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[1] , ctrl_unit|psw[1], xm23_cpu, 1
instance = comp, \ID|C[1]~feeder , ID|C[1]~feeder, xm23_cpu, 1
instance = comp, \ID|C[1] , ID|C[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector59~0 , ctrl_unit|Selector59~0, xm23_cpu, 1
instance = comp, \ctrl_unit|code[1]~0 , ctrl_unit|code[1]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector59~1 , ctrl_unit|Selector59~1, xm23_cpu, 1
instance = comp, \ctrl_unit|code[1] , ctrl_unit|code[1], xm23_cpu, 1
instance = comp, \ID|PSWb[2]~feeder , ID|PSWb[2]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[2] , ID|PSWb[2], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[2]~2 , ctrl_unit|psw[2]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[2]~feeder , ctrl_unit|psw[2]~feeder, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~0 , arithmetic_logic_unit|Mux1~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o[2] , arithmetic_logic_unit|PSW_o[2], xm23_cpu, 1
instance = comp, \psw_in[2]~feeder , psw_in[2]~feeder, xm23_cpu, 1
instance = comp, \psw_in[2] , psw_in[2], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[2] , ctrl_unit|psw[2], xm23_cpu, 1
instance = comp, \ID|PSWb[4]~feeder , ID|PSWb[4]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[4] , ID|PSWb[4], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[4]~3 , ctrl_unit|psw[4]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[4]~feeder , ctrl_unit|psw[4]~feeder, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~5 , arithmetic_logic_unit|PSW_o~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux0~0 , arithmetic_logic_unit|Mux0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~6 , arithmetic_logic_unit|PSW_o~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux0~5 , arithmetic_logic_unit|Mux0~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux0~1 , arithmetic_logic_unit|Mux0~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux0~2 , arithmetic_logic_unit|Mux0~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux0~3 , arithmetic_logic_unit|Mux0~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux0~4 , arithmetic_logic_unit|Mux0~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux0~6 , arithmetic_logic_unit|Mux0~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o[4]~7 , arithmetic_logic_unit|PSW_o[4]~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o[4] , arithmetic_logic_unit|PSW_o[4], xm23_cpu, 1
instance = comp, \psw_in[4]~feeder , psw_in[4]~feeder, xm23_cpu, 1
instance = comp, \psw_in[4] , psw_in[4], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[4] , ctrl_unit|psw[4], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code_ctrl|Mux1~2 , ctrl_unit|cex_code_ctrl|Mux1~2, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code_ctrl|Mux1~3 , ctrl_unit|cex_code_ctrl|Mux1~3, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code_ctrl|Mux1~7 , ctrl_unit|cex_code_ctrl|Mux1~7, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code_ctrl|Mux1~4 , ctrl_unit|cex_code_ctrl|Mux1~4, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code_ctrl|Mux1~5 , ctrl_unit|cex_code_ctrl|Mux1~5, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code_ctrl|Mux1~6 , ctrl_unit|cex_code_ctrl|Mux1~6, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code_ctrl|Mux0~0 , ctrl_unit|cex_code_ctrl|Mux0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code_ctrl|result , ctrl_unit|cex_code_ctrl|result, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector28~3 , ctrl_unit|Selector28~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~11 , ctrl_unit|Selector39~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~12 , ctrl_unit|Selector39~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~7 , ctrl_unit|Selector39~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~6 , ctrl_unit|Selector39~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~21 , ctrl_unit|Selector39~21, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~14 , ctrl_unit|Selector39~14, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~13 , ctrl_unit|Selector39~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~15 , ctrl_unit|Selector39~15, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~22 , ctrl_unit|Selector39~22, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~16 , ctrl_unit|Selector39~16, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~10 , ctrl_unit|Selector39~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~20 , ctrl_unit|Selector39~20, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~17 , ctrl_unit|Selector39~17, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4] , ctrl_unit|dbus_rnum_dst[4], xm23_cpu, 1
instance = comp, \Decoder0~8 , Decoder0~8, xm23_cpu, 1
instance = comp, \reg_file[16][0]~63 , reg_file[16][0]~63, xm23_cpu, 1
instance = comp, \reg_file[16][9] , reg_file[16][9], xm23_cpu, 1
instance = comp, \Mux86~0 , Mux86~0, xm23_cpu, 1
instance = comp, \Mux86~1 , Mux86~1, xm23_cpu, 1
instance = comp, \Mux86~7 , Mux86~7, xm23_cpu, 1
instance = comp, \Mux86~8 , Mux86~8, xm23_cpu, 1
instance = comp, \Mux86~2 , Mux86~2, xm23_cpu, 1
instance = comp, \Mux86~3 , Mux86~3, xm23_cpu, 1
instance = comp, \Mux86~4 , Mux86~4, xm23_cpu, 1
instance = comp, \Mux86~5 , Mux86~5, xm23_cpu, 1
instance = comp, \Mux86~6 , Mux86~6, xm23_cpu, 1
instance = comp, \Mux86~9 , Mux86~9, xm23_cpu, 1
instance = comp, \instr_reg[9]~5 , instr_reg[9]~5, xm23_cpu, 1
instance = comp, \instr_reg[9] , instr_reg[9], xm23_cpu, 1
instance = comp, \ID|PRPO , ID|PRPO, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~10 , ctrl_unit|alu_op[3]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~14 , ctrl_unit|alu_op[5]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~15 , ctrl_unit|alu_op[5]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~16 , ctrl_unit|alu_op[5]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~18 , ctrl_unit|alu_op[5]~18, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~17 , ctrl_unit|alu_op[5]~17, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~19 , ctrl_unit|alu_op[5]~19, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~26 , ctrl_unit|alu_op[5]~26, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~20 , ctrl_unit|alu_op[5]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~11 , ctrl_unit|alu_op[3]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~12 , ctrl_unit|alu_op[3]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~13 , ctrl_unit|alu_op[3]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~21 , ctrl_unit|alu_op[3]~21, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~22 , ctrl_unit|alu_op[3]~22, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5] , ctrl_unit|alu_op[5], xm23_cpu, 1
instance = comp, \s_bus[8]~176 , s_bus[8]~176, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~3 , arithmetic_logic_unit|Mux11~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~4 , arithmetic_logic_unit|Mux11~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~10 , arithmetic_logic_unit|Mux4~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~46 , arithmetic_logic_unit|Reg3~46, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~11 , arithmetic_logic_unit|Mux4~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~5 , arithmetic_logic_unit|Mux11~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~12 , arithmetic_logic_unit|Mux4~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~13 , arithmetic_logic_unit|Mux4~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~12 , arithmetic_logic_unit|Mux11~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~16 , arithmetic_logic_unit|Mux4~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~6 , arithmetic_logic_unit|Mux11~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~7 , arithmetic_logic_unit|Mux11~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~8 , arithmetic_logic_unit|Mux11~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~9 , arithmetic_logic_unit|Mux11~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3~47 , arithmetic_logic_unit|Reg3~47, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~14 , arithmetic_logic_unit|Mux4~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~15 , arithmetic_logic_unit|Mux4~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~10 , arithmetic_logic_unit|Mux11~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~11 , arithmetic_logic_unit|Mux11~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Reg3[8] , arithmetic_logic_unit|Reg3[8], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[8] , arithmetic_logic_unit|result[8], xm23_cpu, 1
instance = comp, \mdr[8]~0 , mdr[8]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~3, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~4, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~1, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~2, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~5, xm23_cpu, 1
instance = comp, \mdr[8] , mdr[8], xm23_cpu, 1
instance = comp, \ID|ImByte[0]~feeder , ID|ImByte[0]~feeder, xm23_cpu, 1
instance = comp, \ID|ImByte[0] , ID|ImByte[0], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[8]~feeder , byte_manipulator|dst_val[8]~feeder, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[8] , byte_manipulator|dst_val[8], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux15~0 , byte_manipulator|Mux15~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[8] , byte_manipulator|dst_out[8], xm23_cpu, 1
instance = comp, \reg_file~25 , reg_file~25, xm23_cpu, 1
instance = comp, \reg_file~26 , reg_file~26, xm23_cpu, 1
instance = comp, \reg_file[16][8] , reg_file[16][8], xm23_cpu, 1
instance = comp, \Mux87~0 , Mux87~0, xm23_cpu, 1
instance = comp, \Mux87~1 , Mux87~1, xm23_cpu, 1
instance = comp, \Mux87~7 , Mux87~7, xm23_cpu, 1
instance = comp, \Mux87~8 , Mux87~8, xm23_cpu, 1
instance = comp, \Mux87~2 , Mux87~2, xm23_cpu, 1
instance = comp, \Mux87~3 , Mux87~3, xm23_cpu, 1
instance = comp, \Mux87~4 , Mux87~4, xm23_cpu, 1
instance = comp, \Mux87~5 , Mux87~5, xm23_cpu, 1
instance = comp, \Mux87~6 , Mux87~6, xm23_cpu, 1
instance = comp, \Mux87~9 , Mux87~9, xm23_cpu, 1
instance = comp, \instr_reg[8]~4 , instr_reg[8]~4, xm23_cpu, 1
instance = comp, \instr_reg[8] , instr_reg[8], xm23_cpu, 1
instance = comp, \ID|Add0~5 , ID|Add0~5, xm23_cpu, 1
instance = comp, \ID|Add0~6 , ID|Add0~6, xm23_cpu, 1
instance = comp, \ID|Add0~3 , ID|Add0~3, xm23_cpu, 1
instance = comp, \ID|Add0~2 , ID|Add0~2, xm23_cpu, 1
instance = comp, \ID|Add0~1 , ID|Add0~1, xm23_cpu, 1
instance = comp, \ID|Add0~7 , ID|Add0~7, xm23_cpu, 1
instance = comp, \ID|Mux26~7 , ID|Mux26~7, xm23_cpu, 1
instance = comp, \ID|Mux26~0 , ID|Mux26~0, xm23_cpu, 1
instance = comp, \ID|Equal2~1 , ID|Equal2~1, xm23_cpu, 1
instance = comp, \ID|Equal2~0 , ID|Equal2~0, xm23_cpu, 1
instance = comp, \ID|Equal2~2 , ID|Equal2~2, xm23_cpu, 1
instance = comp, \ID|Mux26~1 , ID|Mux26~1, xm23_cpu, 1
instance = comp, \ID|Mux26~4 , ID|Mux26~4, xm23_cpu, 1
instance = comp, \ID|Mux26~2 , ID|Mux26~2, xm23_cpu, 1
instance = comp, \ID|Mux26~3 , ID|Mux26~3, xm23_cpu, 1
instance = comp, \ID|Mux26~5 , ID|Mux26~5, xm23_cpu, 1
instance = comp, \ID|Mux26~6 , ID|Mux26~6, xm23_cpu, 1
instance = comp, \ID|Mux26~8 , ID|Mux26~8, xm23_cpu, 1
instance = comp, \ID|OP[3] , ID|OP[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector37~9 , ctrl_unit|Selector37~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector37~14 , ctrl_unit|Selector37~14, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector37~11 , ctrl_unit|Selector37~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector37~10 , ctrl_unit|Selector37~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector37~12 , ctrl_unit|Selector37~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector37~8 , ctrl_unit|Selector37~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector37~13 , ctrl_unit|Selector37~13, xm23_cpu, 1
instance = comp, \ctrl_unit|enables~6 , ctrl_unit|enables~6, xm23_cpu, 1
instance = comp, \ctrl_unit|enables~9 , ctrl_unit|enables~9, xm23_cpu, 1
instance = comp, \ctrl_unit|enables[15] , ctrl_unit|enables[15], xm23_cpu, 1
instance = comp, \ctrl_unit|enables[15]~clkctrl , ctrl_unit|enables[15]~clkctrl, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[10] , arithmetic_logic_unit|result[10], xm23_cpu, 1
instance = comp, \mdr[10]~2 , mdr[10]~2, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a58 , ram|memory_rtl_0|auto_generated|ram_block1a58, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a50 , ram|memory_rtl_0|auto_generated|ram_block1a50, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~16, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a10 , ram|memory_rtl_0|auto_generated|ram_block1a10, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a2 , ram|memory_rtl_0|auto_generated|ram_block1a2, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~12, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a18 , ram|memory_rtl_0|auto_generated|ram_block1a18, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a26 , ram|memory_rtl_0|auto_generated|ram_block1a26, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~13, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~14, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a42 , ram|memory_rtl_0|auto_generated|ram_block1a42, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a34 , ram|memory_rtl_0|auto_generated|ram_block1a34, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~15, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~17, xm23_cpu, 1
instance = comp, \mdr[10] , mdr[10], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux13~0 , byte_manipulator|Mux13~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[10] , byte_manipulator|dst_out[10], xm23_cpu, 1
instance = comp, \reg_file~29 , reg_file~29, xm23_cpu, 1
instance = comp, \reg_file~30 , reg_file~30, xm23_cpu, 1
instance = comp, \reg_file[16][10] , reg_file[16][10], xm23_cpu, 1
instance = comp, \Mux85~7 , Mux85~7, xm23_cpu, 1
instance = comp, \Mux85~8 , Mux85~8, xm23_cpu, 1
instance = comp, \Mux85~4 , Mux85~4, xm23_cpu, 1
instance = comp, \Mux85~5 , Mux85~5, xm23_cpu, 1
instance = comp, \Mux85~2 , Mux85~2, xm23_cpu, 1
instance = comp, \Mux85~3 , Mux85~3, xm23_cpu, 1
instance = comp, \Mux85~6 , Mux85~6, xm23_cpu, 1
instance = comp, \Mux85~0 , Mux85~0, xm23_cpu, 1
instance = comp, \Mux85~1 , Mux85~1, xm23_cpu, 1
instance = comp, \Mux85~9 , Mux85~9, xm23_cpu, 1
instance = comp, \instr_reg[10]~6 , instr_reg[10]~6, xm23_cpu, 1
instance = comp, \instr_reg[10]~feeder , instr_reg[10]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[10] , instr_reg[10], xm23_cpu, 1
instance = comp, \ID|Add0~0 , ID|Add0~0, xm23_cpu, 1
instance = comp, \ID|Add0~8 , ID|Add0~8, xm23_cpu, 1
instance = comp, \ID|Mux27~3 , ID|Mux27~3, xm23_cpu, 1
instance = comp, \ID|Mux27~4 , ID|Mux27~4, xm23_cpu, 1
instance = comp, \ID|Mux27~5 , ID|Mux27~5, xm23_cpu, 1
instance = comp, \ID|Mux27~6 , ID|Mux27~6, xm23_cpu, 1
instance = comp, \ID|Mux27~2 , ID|Mux27~2, xm23_cpu, 1
instance = comp, \ID|Mux27~7 , ID|Mux27~7, xm23_cpu, 1
instance = comp, \ID|Mux27~8 , ID|Mux27~8, xm23_cpu, 1
instance = comp, \ID|Mux27~9 , ID|Mux27~9, xm23_cpu, 1
instance = comp, \ID|OP[2] , ID|OP[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector23~13 , ctrl_unit|Selector23~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector23~8 , ctrl_unit|Selector23~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector23~10 , ctrl_unit|Selector23~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector23~11 , ctrl_unit|Selector23~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector23~12 , ctrl_unit|Selector23~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector23~14 , ctrl_unit|Selector23~14, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector23~16 , ctrl_unit|Selector23~16, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector23~17 , ctrl_unit|Selector23~17, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector23~18 , ctrl_unit|Selector23~18, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector23~15 , ctrl_unit|Selector23~15, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3] , ctrl_unit|dbus_rnum_src[3], xm23_cpu, 1
instance = comp, \Mux80~0 , Mux80~0, xm23_cpu, 1
instance = comp, \Mux80~1 , Mux80~1, xm23_cpu, 1
instance = comp, \Mux80~7 , Mux80~7, xm23_cpu, 1
instance = comp, \Mux80~8 , Mux80~8, xm23_cpu, 1
instance = comp, \Mux80~2 , Mux80~2, xm23_cpu, 1
instance = comp, \Mux80~3 , Mux80~3, xm23_cpu, 1
instance = comp, \Mux80~4 , Mux80~4, xm23_cpu, 1
instance = comp, \Mux80~5 , Mux80~5, xm23_cpu, 1
instance = comp, \Mux80~6 , Mux80~6, xm23_cpu, 1
instance = comp, \Mux80~9 , Mux80~9, xm23_cpu, 1
instance = comp, \instr_reg[15]~15 , instr_reg[15]~15, xm23_cpu, 1
instance = comp, \instr_reg[15]~feeder , instr_reg[15]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[15] , instr_reg[15], xm23_cpu, 1
instance = comp, \ID|Mux29~2 , ID|Mux29~2, xm23_cpu, 1
instance = comp, \ID|Mux17~4 , ID|Mux17~4, xm23_cpu, 1
instance = comp, \ID|Mux17~5 , ID|Mux17~5, xm23_cpu, 1
instance = comp, \ID|Mux17~2 , ID|Mux17~2, xm23_cpu, 1
instance = comp, \ID|Mux17~0 , ID|Mux17~0, xm23_cpu, 1
instance = comp, \ID|Mux17~1 , ID|Mux17~1, xm23_cpu, 1
instance = comp, \ID|Mux17~3 , ID|Mux17~3, xm23_cpu, 1
instance = comp, \ID|Mux29~3 , ID|Mux29~3, xm23_cpu, 1
instance = comp, \ID|Mux29~4 , ID|Mux29~4, xm23_cpu, 1
instance = comp, \ID|OP[0] , ID|OP[0], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0]~34 , ctrl_unit|dbus_rnum_dst[0]~34, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[0] , ctrl_unit|bm_op[0], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux9~0 , byte_manipulator|Mux9~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[14] , byte_manipulator|dst_out[14], xm23_cpu, 1
instance = comp, \reg_file~37 , reg_file~37, xm23_cpu, 1
instance = comp, \reg_file~38 , reg_file~38, xm23_cpu, 1
instance = comp, \reg_file[16][14]~feeder , reg_file[16][14]~feeder, xm23_cpu, 1
instance = comp, \reg_file[16][14] , reg_file[16][14], xm23_cpu, 1
instance = comp, \Mux81~7 , Mux81~7, xm23_cpu, 1
instance = comp, \Mux81~8 , Mux81~8, xm23_cpu, 1
instance = comp, \Mux81~0 , Mux81~0, xm23_cpu, 1
instance = comp, \Mux81~1 , Mux81~1, xm23_cpu, 1
instance = comp, \Mux81~4 , Mux81~4, xm23_cpu, 1
instance = comp, \Mux81~5 , Mux81~5, xm23_cpu, 1
instance = comp, \Mux81~2 , Mux81~2, xm23_cpu, 1
instance = comp, \Mux81~3 , Mux81~3, xm23_cpu, 1
instance = comp, \Mux81~6 , Mux81~6, xm23_cpu, 1
instance = comp, \Mux81~9 , Mux81~9, xm23_cpu, 1
instance = comp, \instr_reg[14]~1 , instr_reg[14]~1, xm23_cpu, 1
instance = comp, \instr_reg[14]~feeder , instr_reg[14]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[14] , instr_reg[14], xm23_cpu, 1
instance = comp, \ID|Add0~4 , ID|Add0~4, xm23_cpu, 1
instance = comp, \ID|Mux28~2 , ID|Mux28~2, xm23_cpu, 1
instance = comp, \ID|Mux28~5 , ID|Mux28~5, xm23_cpu, 1
instance = comp, \ID|Mux28~6 , ID|Mux28~6, xm23_cpu, 1
instance = comp, \ID|Mux28~3 , ID|Mux28~3, xm23_cpu, 1
instance = comp, \ID|Mux28~4 , ID|Mux28~4, xm23_cpu, 1
instance = comp, \ID|Mux28~7 , ID|Mux28~7, xm23_cpu, 1
instance = comp, \ID|Mux28~8 , ID|Mux28~8, xm23_cpu, 1
instance = comp, \ID|Mux28~9 , ID|Mux28~9, xm23_cpu, 1
instance = comp, \ID|OP[1] , ID|OP[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector39~8 , ctrl_unit|Selector39~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector28~1 , ctrl_unit|Selector28~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector28~2 , ctrl_unit|Selector28~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector28~0 , ctrl_unit|Selector28~0, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~11 , ctrl_unit|data_bus_ctrl~11, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~13 , ctrl_unit|data_bus_ctrl~13, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[5] , ctrl_unit|data_bus_ctrl[5], xm23_cpu, 1
instance = comp, \reg_file~1 , reg_file~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux7~0 , byte_manipulator|Mux7~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_val[0] , byte_manipulator|dst_val[0], xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[0]~feeder , byte_manipulator|dst_out[0]~feeder, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[0] , byte_manipulator|dst_out[0], xm23_cpu, 1
instance = comp, \reg_file~2 , reg_file~2, xm23_cpu, 1
instance = comp, \reg_file~3 , reg_file~3, xm23_cpu, 1
instance = comp, \reg_file[7][0] , reg_file[7][0], xm23_cpu, 1
instance = comp, \bkpnt[0] , bkpnt[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~0 , ctrl_unit|Equal0~0, xm23_cpu, 1
instance = comp, \bkpnt[7] , bkpnt[7], xm23_cpu, 1
instance = comp, \bkpnt[6] , bkpnt[6], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~3 , ctrl_unit|Equal0~3, xm23_cpu, 1
instance = comp, \bkpnt[2] , bkpnt[2], xm23_cpu, 1
instance = comp, \bkpnt[3] , bkpnt[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~1 , ctrl_unit|Equal0~1, xm23_cpu, 1
instance = comp, \bkpnt[4] , bkpnt[4], xm23_cpu, 1
instance = comp, \bkpnt[5] , bkpnt[5], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~2 , ctrl_unit|Equal0~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~4 , ctrl_unit|Equal0~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~10 , ctrl_unit|Equal0~10, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle[0] , ctrl_unit|cpucycle[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~9 , ctrl_unit|Selector22~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~6 , ctrl_unit|Selector22~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~12 , ctrl_unit|Selector22~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~5 , ctrl_unit|Selector22~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~7 , ctrl_unit|Selector22~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~4 , ctrl_unit|Selector22~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~8 , ctrl_unit|Selector22~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector9~4 , ctrl_unit|Selector9~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~13 , ctrl_unit|Selector22~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~10 , ctrl_unit|Selector22~10, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4] , ctrl_unit|dbus_rnum_src[4], xm23_cpu, 1
instance = comp, \Mux82~0 , Mux82~0, xm23_cpu, 1
instance = comp, \Mux82~1 , Mux82~1, xm23_cpu, 1
instance = comp, \Mux82~7 , Mux82~7, xm23_cpu, 1
instance = comp, \Mux82~8 , Mux82~8, xm23_cpu, 1
instance = comp, \Mux82~4 , Mux82~4, xm23_cpu, 1
instance = comp, \Mux82~5 , Mux82~5, xm23_cpu, 1
instance = comp, \Mux82~2 , Mux82~2, xm23_cpu, 1
instance = comp, \Mux82~3 , Mux82~3, xm23_cpu, 1
instance = comp, \Mux82~6 , Mux82~6, xm23_cpu, 1
instance = comp, \Mux82~9 , Mux82~9, xm23_cpu, 1
instance = comp, \instr_reg[13]~0 , instr_reg[13]~0, xm23_cpu, 1
instance = comp, \instr_reg[13]~feeder , instr_reg[13]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[13] , instr_reg[13], xm23_cpu, 1
instance = comp, \ID|Decoder4~0 , ID|Decoder4~0, xm23_cpu, 1
instance = comp, \ID|OP[4]~2 , ID|OP[4]~2, xm23_cpu, 1
instance = comp, \ID|OP[4]~0 , ID|OP[4]~0, xm23_cpu, 1
instance = comp, \ID|OP[4]~1 , ID|OP[4]~1, xm23_cpu, 1
instance = comp, \ID|OP[4]~3 , ID|OP[4]~3, xm23_cpu, 1
instance = comp, \ID|OP[4] , ID|OP[4], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector42~25 , ctrl_unit|Selector42~25, xm23_cpu, 1
instance = comp, \ctrl_unit|enables~7 , ctrl_unit|enables~7, xm23_cpu, 1
instance = comp, \ctrl_unit|enables~8 , ctrl_unit|enables~8, xm23_cpu, 1
instance = comp, \ctrl_unit|enables[12] , ctrl_unit|enables[12], xm23_cpu, 1
instance = comp, \ctrl_unit|enables[12]~clkctrl , ctrl_unit|enables[12]~clkctrl, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux14~0 , byte_manipulator|Mux14~0, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[9] , byte_manipulator|dst_out[9], xm23_cpu, 1
instance = comp, \reg_file~27 , reg_file~27, xm23_cpu, 1
instance = comp, \reg_file~28 , reg_file~28, xm23_cpu, 1
instance = comp, \reg_file[7][9] , reg_file[7][9], xm23_cpu, 1
instance = comp, \bkpnt[8] , bkpnt[8], xm23_cpu, 1
instance = comp, \bkpnt[9] , bkpnt[9], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~5 , ctrl_unit|Equal0~5, xm23_cpu, 1
instance = comp, \bkpnt[14] , bkpnt[14], xm23_cpu, 1
instance = comp, \bkpnt[15] , bkpnt[15], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~8 , ctrl_unit|Equal0~8, xm23_cpu, 1
instance = comp, \bkpnt[12] , bkpnt[12], xm23_cpu, 1
instance = comp, \bkpnt[13] , bkpnt[13], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~7 , ctrl_unit|Equal0~7, xm23_cpu, 1
instance = comp, \bkpnt[10] , bkpnt[10], xm23_cpu, 1
instance = comp, \bkpnt[11] , bkpnt[11], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~6 , ctrl_unit|Equal0~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~9 , ctrl_unit|Equal0~9, xm23_cpu, 1
instance = comp, \ctrl_unit|enables~2 , ctrl_unit|enables~2, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[6]~10 , ctrl_unit|cex_state[6]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[6]~6 , ctrl_unit|cex_state[6]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[6] , ctrl_unit|cex_state[6], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[3]~7 , ctrl_unit|cex_state[3]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[3]~8 , ctrl_unit|cex_state[3]~8, xm23_cpu, 1
instance = comp, \ID|T[0]~feeder , ID|T[0]~feeder, xm23_cpu, 1
instance = comp, \ID|T[0] , ID|T[0], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[3]~9 , ctrl_unit|cex_state[3]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[3] , ctrl_unit|cex_state[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Add0~0 , ctrl_unit|Add0~0, xm23_cpu, 1
instance = comp, \ID|T[1]~feeder , ID|T[1]~feeder, xm23_cpu, 1
instance = comp, \ID|T[1] , ID|T[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[4] , ctrl_unit|cex_state[4], xm23_cpu, 1
instance = comp, \ctrl_unit|Add0~1 , ctrl_unit|Add0~1, xm23_cpu, 1
instance = comp, \ID|T[2]~feeder , ID|T[2]~feeder, xm23_cpu, 1
instance = comp, \ID|T[2] , ID|T[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[5] , ctrl_unit|cex_state[5], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[3]~2 , ctrl_unit|cex_state[3]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[0]~3 , ctrl_unit|cex_state[0]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[0]~4 , ctrl_unit|cex_state[0]~4, xm23_cpu, 1
instance = comp, \ID|F[0]~feeder , ID|F[0]~feeder, xm23_cpu, 1
instance = comp, \ID|F[0] , ID|F[0], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[0]~5 , ctrl_unit|cex_state[0]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[0] , ctrl_unit|cex_state[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Add1~0 , ctrl_unit|Add1~0, xm23_cpu, 1
instance = comp, \ID|F[1]~feeder , ID|F[1]~feeder, xm23_cpu, 1
instance = comp, \ID|F[1] , ID|F[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[1] , ctrl_unit|cex_state[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Add1~1 , ctrl_unit|Add1~1, xm23_cpu, 1
instance = comp, \ID|F[2]~feeder , ID|F[2]~feeder, xm23_cpu, 1
instance = comp, \ID|F[2] , ID|F[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[2] , ctrl_unit|cex_state[2], xm23_cpu, 1
instance = comp, \ctrl_unit|always0~0 , ctrl_unit|always0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|always0~1 , ctrl_unit|always0~1, xm23_cpu, 1
instance = comp, \ctrl_unit|enables~3 , ctrl_unit|enables~3, xm23_cpu, 1
instance = comp, \ctrl_unit|enables[14] , ctrl_unit|enables[14], xm23_cpu, 1
instance = comp, \ctrl_unit|enables[14]~clkctrl , ctrl_unit|enables[14]~clkctrl, xm23_cpu, 1
instance = comp, \ID|Mux25~0 , ID|Mux25~0, xm23_cpu, 1
instance = comp, \ID|Mux25~1 , ID|Mux25~1, xm23_cpu, 1
instance = comp, \ID|Mux25~2 , ID|Mux25~2, xm23_cpu, 1
instance = comp, \ID|OP[5] , ID|OP[5], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector33~5 , ctrl_unit|Selector33~5, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~14 , ctrl_unit|data_bus_ctrl~14, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~15 , ctrl_unit|data_bus_ctrl~15, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~16 , ctrl_unit|data_bus_ctrl~16, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~17 , ctrl_unit|data_bus_ctrl~17, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~18 , ctrl_unit|data_bus_ctrl~18, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[3] , ctrl_unit|data_bus_ctrl[3], xm23_cpu, 1
instance = comp, \reg_file~24 , reg_file~24, xm23_cpu, 1
instance = comp, \mdr[2]~10 , mdr[2]~10, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~13, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~12, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~14, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~16, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~15, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~17, xm23_cpu, 1
instance = comp, \mdr[2] , mdr[2], xm23_cpu, 1
instance = comp, \data_viewer|Equal2~0 , data_viewer|Equal2~0, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~28 , data_viewer|data[2]~28, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~29 , data_viewer|data[2]~29, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~26 , data_viewer|data[2]~26, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~27 , data_viewer|data[2]~27, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~30 , data_viewer|data[2]~30, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~31 , data_viewer|data[2]~31, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~32 , data_viewer|data[2]~32, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~33 , data_viewer|data[2]~33, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~34 , data_viewer|data[2]~34, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~35 , data_viewer|data[2]~35, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~36 , data_viewer|data[2]~36, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~37 , data_viewer|data[2]~37, xm23_cpu, 1
instance = comp, \data_viewer|data[2] , data_viewer|data[2], xm23_cpu, 1
instance = comp, \data_viewer|data[0]~0 , data_viewer|data[0]~0, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~1 , data_viewer|data[0]~1, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~7 , data_viewer|data[0]~7, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~8 , data_viewer|data[0]~8, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~4 , data_viewer|data[0]~4, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~5 , data_viewer|data[0]~5, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~2 , data_viewer|data[0]~2, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~3 , data_viewer|data[0]~3, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~6 , data_viewer|data[0]~6, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~9 , data_viewer|data[0]~9, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~10 , data_viewer|data[0]~10, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~11 , data_viewer|data[0]~11, xm23_cpu, 1
instance = comp, \data_viewer|data[0] , data_viewer|data[0], xm23_cpu, 1
instance = comp, \data_viewer|data[3]~45 , data_viewer|data[3]~45, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~46 , data_viewer|data[3]~46, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~38 , data_viewer|data[3]~38, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~39 , data_viewer|data[3]~39, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~40 , data_viewer|data[3]~40, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~41 , data_viewer|data[3]~41, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~42 , data_viewer|data[3]~42, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~43 , data_viewer|data[3]~43, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~44 , data_viewer|data[3]~44, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~47 , data_viewer|data[3]~47, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~48 , data_viewer|data[3]~48, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~49 , data_viewer|data[3]~49, xm23_cpu, 1
instance = comp, \data_viewer|data[3] , data_viewer|data[3], xm23_cpu, 1
instance = comp, \data_viewer|data[1]~21 , data_viewer|data[1]~21, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~22 , data_viewer|data[1]~22, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~16 , data_viewer|data[1]~16, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~17 , data_viewer|data[1]~17, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~18 , data_viewer|data[1]~18, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~19 , data_viewer|data[1]~19, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~20 , data_viewer|data[1]~20, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~14 , data_viewer|data[1]~14, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~15 , data_viewer|data[1]~15, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~23 , data_viewer|data[1]~23, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~24 , data_viewer|data[1]~24, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~25 , data_viewer|data[1]~25, xm23_cpu, 1
instance = comp, \data_viewer|data[1] , data_viewer|data[1], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr6~0 , data_viewer|decode1|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[0] , data_viewer|decode1|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr5~0 , data_viewer|decode1|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[1] , data_viewer|decode1|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr4~0 , data_viewer|decode1|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[2] , data_viewer|decode1|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr3~0 , data_viewer|decode1|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[3] , data_viewer|decode1|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr2~0 , data_viewer|decode1|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[4] , data_viewer|decode1|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr1~0 , data_viewer|decode1|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[5] , data_viewer|decode1|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr0~0 , data_viewer|decode1|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[6] , data_viewer|decode1|HEX0[6], xm23_cpu, 1
instance = comp, \data_viewer|data[4]~52 , data_viewer|data[4]~52, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~53 , data_viewer|data[4]~53, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~50 , data_viewer|data[4]~50, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~51 , data_viewer|data[4]~51, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~56 , data_viewer|data[4]~56, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~57 , data_viewer|data[4]~57, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~54 , data_viewer|data[4]~54, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~55 , data_viewer|data[4]~55, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~58 , data_viewer|data[4]~58, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~59 , data_viewer|data[4]~59, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~60 , data_viewer|data[4]~60, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~61 , data_viewer|data[4]~61, xm23_cpu, 1
instance = comp, \data_viewer|data[4] , data_viewer|data[4], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[5]~feeder , ctrl_unit|psw[5]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[5] , ctrl_unit|psw[5], xm23_cpu, 1
instance = comp, \data_viewer|data[5]~62 , data_viewer|data[5]~62, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~63 , data_viewer|data[5]~63, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~69 , data_viewer|data[5]~69, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~70 , data_viewer|data[5]~70, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~66 , data_viewer|data[5]~66, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~67 , data_viewer|data[5]~67, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~64 , data_viewer|data[5]~64, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~65 , data_viewer|data[5]~65, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~68 , data_viewer|data[5]~68, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~71 , data_viewer|data[5]~71, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~72 , data_viewer|data[5]~72, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~73 , data_viewer|data[5]~73, xm23_cpu, 1
instance = comp, \data_viewer|data[5] , data_viewer|data[5], xm23_cpu, 1
instance = comp, \data_viewer|data[7]~85 , data_viewer|data[7]~85, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~86 , data_viewer|data[7]~86, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~89 , data_viewer|data[7]~89, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~90 , data_viewer|data[7]~90, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~87 , data_viewer|data[7]~87, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~88 , data_viewer|data[7]~88, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~91 , data_viewer|data[7]~91, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~92 , data_viewer|data[7]~92, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~93 , data_viewer|data[7]~93, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~94 , data_viewer|data[7]~94, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~95 , data_viewer|data[7]~95, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~96 , data_viewer|data[7]~96, xm23_cpu, 1
instance = comp, \data_viewer|data[7] , data_viewer|data[7], xm23_cpu, 1
instance = comp, \data_viewer|data[6]~74 , data_viewer|data[6]~74, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~75 , data_viewer|data[6]~75, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~76 , data_viewer|data[6]~76, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~77 , data_viewer|data[6]~77, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~78 , data_viewer|data[6]~78, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~81 , data_viewer|data[6]~81, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~82 , data_viewer|data[6]~82, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~79 , data_viewer|data[6]~79, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~80 , data_viewer|data[6]~80, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~188 , data_viewer|data[6]~188, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~189 , data_viewer|data[6]~189, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~83 , data_viewer|data[6]~83, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~84 , data_viewer|data[6]~84, xm23_cpu, 1
instance = comp, \data_viewer|data[6] , data_viewer|data[6], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr6~0 , data_viewer|decode2|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[0] , data_viewer|decode2|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr5~0 , data_viewer|decode2|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[1] , data_viewer|decode2|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr4~0 , data_viewer|decode2|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[2] , data_viewer|decode2|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr3~0 , data_viewer|decode2|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[3] , data_viewer|decode2|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr2~0 , data_viewer|decode2|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[4] , data_viewer|decode2|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr1~0 , data_viewer|decode2|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[5] , data_viewer|decode2|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr0~0 , data_viewer|decode2|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[6] , data_viewer|decode2|HEX0[6], xm23_cpu, 1
instance = comp, \data_viewer|data[8]~97 , data_viewer|data[8]~97, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~133 , data_viewer|data[11]~133, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~134 , data_viewer|data[11]~134, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~131 , data_viewer|data[11]~131, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~132 , data_viewer|data[11]~132, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~135 , data_viewer|data[11]~135, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~136 , data_viewer|data[11]~136, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~137 , data_viewer|data[11]~137, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~138 , data_viewer|data[11]~138, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~139 , data_viewer|data[11]~139, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~140 , data_viewer|data[11]~140, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~141 , data_viewer|data[11]~141, xm23_cpu, 1
instance = comp, \data_viewer|data[11] , data_viewer|data[11], xm23_cpu, 1
instance = comp, \data_viewer|data[8]~98 , data_viewer|data[8]~98, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~99 , data_viewer|data[8]~99, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~100 , data_viewer|data[8]~100, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~101 , data_viewer|data[8]~101, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~102 , data_viewer|data[8]~102, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~103 , data_viewer|data[8]~103, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~104 , data_viewer|data[8]~104, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~105 , data_viewer|data[8]~105, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~106 , data_viewer|data[8]~106, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~107 , data_viewer|data[8]~107, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~108 , data_viewer|data[8]~108, xm23_cpu, 1
instance = comp, \data_viewer|data[8] , data_viewer|data[8], xm23_cpu, 1
instance = comp, \data_viewer|data[9]~109 , data_viewer|data[9]~109, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~110 , data_viewer|data[9]~110, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~111 , data_viewer|data[9]~111, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~112 , data_viewer|data[9]~112, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~113 , data_viewer|data[9]~113, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~116 , data_viewer|data[9]~116, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~117 , data_viewer|data[9]~117, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~114 , data_viewer|data[9]~114, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~115 , data_viewer|data[9]~115, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~118 , data_viewer|data[9]~118, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~119 , data_viewer|data[9]~119, xm23_cpu, 1
instance = comp, \data_viewer|data[9] , data_viewer|data[9], xm23_cpu, 1
instance = comp, \data_viewer|data[10]~120 , data_viewer|data[10]~120, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~121 , data_viewer|data[10]~121, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~122 , data_viewer|data[10]~122, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~123 , data_viewer|data[10]~123, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~124 , data_viewer|data[10]~124, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~127 , data_viewer|data[10]~127, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~128 , data_viewer|data[10]~128, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~125 , data_viewer|data[10]~125, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~126 , data_viewer|data[10]~126, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~129 , data_viewer|data[10]~129, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~130 , data_viewer|data[10]~130, xm23_cpu, 1
instance = comp, \data_viewer|data[10] , data_viewer|data[10], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr6~0 , data_viewer|decode3|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[0] , data_viewer|decode3|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr5~0 , data_viewer|decode3|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[1] , data_viewer|decode3|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr4~0 , data_viewer|decode3|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[2] , data_viewer|decode3|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr3~0 , data_viewer|decode3|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[3] , data_viewer|decode3|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr2~0 , data_viewer|decode3|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[4] , data_viewer|decode3|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr1~0 , data_viewer|decode3|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[5] , data_viewer|decode3|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr0~0 , data_viewer|decode3|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[6] , data_viewer|decode3|HEX0[6], xm23_cpu, 1
instance = comp, \data_viewer|data[15]~179 , data_viewer|data[15]~179, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~180 , data_viewer|data[15]~180, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~177 , data_viewer|data[15]~177, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~178 , data_viewer|data[15]~178, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~181 , data_viewer|data[15]~181, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~182 , data_viewer|data[15]~182, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~183 , data_viewer|data[15]~183, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~184 , data_viewer|data[15]~184, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~185 , data_viewer|data[15]~185, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~186 , data_viewer|data[15]~186, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~187 , data_viewer|data[15]~187, xm23_cpu, 1
instance = comp, \data_viewer|data[15] , data_viewer|data[15], xm23_cpu, 1
instance = comp, \data_viewer|data[14]~172 , data_viewer|data[14]~172, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~173 , data_viewer|data[14]~173, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~169 , data_viewer|data[14]~169, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~170 , data_viewer|data[14]~170, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~167 , data_viewer|data[14]~167, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~168 , data_viewer|data[14]~168, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~171 , data_viewer|data[14]~171, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~165 , data_viewer|data[14]~165, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~166 , data_viewer|data[14]~166, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~174 , data_viewer|data[14]~174, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~175 , data_viewer|data[14]~175, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~176 , data_viewer|data[14]~176, xm23_cpu, 1
instance = comp, \data_viewer|data[14] , data_viewer|data[14], xm23_cpu, 1
instance = comp, \data_viewer|data[12]~142 , data_viewer|data[12]~142, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~143 , data_viewer|data[12]~143, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~144 , data_viewer|data[12]~144, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~145 , data_viewer|data[12]~145, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~146 , data_viewer|data[12]~146, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~149 , data_viewer|data[12]~149, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~150 , data_viewer|data[12]~150, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~147 , data_viewer|data[12]~147, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~148 , data_viewer|data[12]~148, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~151 , data_viewer|data[12]~151, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~152 , data_viewer|data[12]~152, xm23_cpu, 1
instance = comp, \data_viewer|data[12] , data_viewer|data[12], xm23_cpu, 1
instance = comp, \data_viewer|data[13]~153 , data_viewer|data[13]~153, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~154 , data_viewer|data[13]~154, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~160 , data_viewer|data[13]~160, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~161 , data_viewer|data[13]~161, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~157 , data_viewer|data[13]~157, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~158 , data_viewer|data[13]~158, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~155 , data_viewer|data[13]~155, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~156 , data_viewer|data[13]~156, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~159 , data_viewer|data[13]~159, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~162 , data_viewer|data[13]~162, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~163 , data_viewer|data[13]~163, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~164 , data_viewer|data[13]~164, xm23_cpu, 1
instance = comp, \data_viewer|data[13] , data_viewer|data[13], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr6~0 , data_viewer|decode4|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[0] , data_viewer|decode4|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr5~0 , data_viewer|decode4|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[1] , data_viewer|decode4|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr4~0 , data_viewer|decode4|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[2] , data_viewer|decode4|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr3~0 , data_viewer|decode4|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[3] , data_viewer|decode4|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr2~0 , data_viewer|decode4|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[4] , data_viewer|decode4|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr1~0 , data_viewer|decode4|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[5] , data_viewer|decode4|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr0~0 , data_viewer|decode4|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[6] , data_viewer|decode4|HEX0[6], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5]~1 , data_viewer|LEDG[5]~1, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5]~0 , data_viewer|LEDG[5]~0, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5]~0clkctrl , data_viewer|LEDG[5]~0clkctrl, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[2] , data_viewer|LEDG[2], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[3] , data_viewer|LEDG[3], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[4] , data_viewer|LEDG[4], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5] , data_viewer|LEDG[5], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[0]~0 , data_viewer|LEDR[0]~0, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15]~1 , data_viewer|LEDR[15]~1, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15]~1clkctrl , data_viewer|LEDR[15]~1clkctrl, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[0] , data_viewer|LEDR[0], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[1]~2 , data_viewer|LEDR[1]~2, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[1] , data_viewer|LEDR[1], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[2]~3 , data_viewer|LEDR[2]~3, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[2] , data_viewer|LEDR[2], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[3]~4 , data_viewer|LEDR[3]~4, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[3] , data_viewer|LEDR[3], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[4]~5 , data_viewer|LEDR[4]~5, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[4] , data_viewer|LEDR[4], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[5]~6 , data_viewer|LEDR[5]~6, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[5] , data_viewer|LEDR[5], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[6]~7 , data_viewer|LEDR[6]~7, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[6] , data_viewer|LEDR[6], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[7]~8 , data_viewer|LEDR[7]~8, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[7] , data_viewer|LEDR[7], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[8]~9 , data_viewer|LEDR[8]~9, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[8] , data_viewer|LEDR[8], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[9]~10 , data_viewer|LEDR[9]~10, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[9] , data_viewer|LEDR[9], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[10]~11 , data_viewer|LEDR[10]~11, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[10] , data_viewer|LEDR[10], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[11]~12 , data_viewer|LEDR[11]~12, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[11] , data_viewer|LEDR[11], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[12]~13 , data_viewer|LEDR[12]~13, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[12] , data_viewer|LEDR[12], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[13]~14 , data_viewer|LEDR[13]~14, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[13] , data_viewer|LEDR[13], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[14]~15 , data_viewer|LEDR[14]~15, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[14] , data_viewer|LEDR[14], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15]~16 , data_viewer|LEDR[15]~16, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15] , data_viewer|LEDR[15], xm23_cpu, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
