

================================================================
== Vivado HLS Report for 'operator_float_div3'
================================================================
* Date:           Fri Aug 24 15:17:03 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        test_fixed_latency
* Solution:       div3_v1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.178|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   28|   28|   28|   28|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_94  |lut_div3_chunk  |    1|    1|    1|    1|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     280|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     380|     301|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     165|
|Register         |        -|      -|     218|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     598|     746|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |grp_lut_div3_chunk_fu_94  |lut_div3_chunk        |        0|      0|   14|   39|
    |operator_float_dibkb_U9   |operator_float_dibkb  |        0|      0|  183|  131|
    |operator_float_dicud_U10  |operator_float_dicud  |        0|      0|  183|  131|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0|  380|  301|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_198_p2          |     +    |      0|  0|  15|           2|           8|
    |xf_V_4_fu_325_p2             |     +    |      0|  0|  33|           1|          26|
    |new_exp_V_1_fu_208_p2        |     -    |      0|  0|  15|           8|           8|
    |shift_V_fu_192_p2            |     -    |      0|  0|  15|           1|           8|
    |sel_tmp3_fu_230_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp7_fu_253_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_186_p2               |   icmp   |      0|  0|  11|           7|           1|
    |tmp_1_fu_204_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_fu_164_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_4_fu_170_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_5_fu_265_p2              |   icmp   |      0|  0|  11|           8|           2|
    |sel_tmp2_demorgan_fu_220_p2  |    or    |      0|  0|   6|           1|           1|
    |new_exp_V_2_fu_212_p3        |  select  |      0|  0|   8|           1|           1|
    |p_Repl2_1_fu_270_p3          |  select  |      0|  0|   8|           1|           8|
    |p_Repl2_s_fu_438_p3          |  select  |      0|  0|  23|           1|          23|
    |shift_V_2_fu_235_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_3_fu_241_p3          |  select  |      0|  0|   8|           1|           1|
    |shift_V_4_fu_258_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_cast_cast_fu_156_p3  |  select  |      0|  0|   2|           1|           1|
    |xf_V_1_fu_319_p3             |  select  |      0|  0|  26|           1|          26|
    |xf_V_fu_304_p3               |  select  |      0|  0|  26|           1|          26|
    |sel_tmp2_fu_224_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp6_fu_248_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 280|          65|         179|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  109|         23|    1|         23|
    |grp_lut_div3_chunk_fu_94_d_V     |   41|          8|    4|         32|
    |grp_lut_div3_chunk_fu_94_r_in_V  |   15|          3|    2|          6|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  165|         34|    7|         61|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  22|   0|   22|          0|
    |call_ret2_i_i_reg_600_0                |   4|   0|    4|          0|
    |call_ret3_i_i_reg_605_0                |   4|   0|    4|          0|
    |call_ret4_i_i_reg_610_0                |   4|   0|    4|          0|
    |call_ret5_i_i_reg_615_0                |   4|   0|    4|          0|
    |call_ret6_i_i_reg_620_0                |   4|   0|    4|          0|
    |d_chunk_V_reg_595                      |   2|   0|    4|          2|
    |grp_lut_div3_chunk_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |icmp_reg_497                           |   1|   0|    1|          0|
    |new_exp_V_reg_461                      |   8|   0|    8|          0|
    |new_mant_V_1_reg_469                   |  23|   0|   23|          0|
    |p_Repl2_1_reg_524                      |   8|   0|    8|          0|
    |p_Repl2_2_reg_456                      |   1|   0|    1|          0|
    |p_Result_25_1_i_i_reg_570              |   4|   0|    4|          0|
    |p_Result_25_2_i_i_reg_575              |   4|   0|    4|          0|
    |p_Result_25_3_i_i_reg_580              |   4|   0|    4|          0|
    |p_Result_25_4_i_i_reg_585              |   4|   0|    4|          0|
    |p_Result_25_i_i_reg_565                |   4|   0|    4|          0|
    |p_Result_i_i_reg_560                   |   2|   0|    2|          0|
    |reg_117                                |   2|   0|    2|          0|
    |shift_V_1_reg_508                      |   8|   0|    8|          0|
    |shift_V_4_reg_513                      |   8|   0|    8|          0|
    |shift_V_cast_cast_reg_476              |   2|   0|    8|          6|
    |shift_V_reg_503                        |   8|   0|    8|          0|
    |tmp_11_reg_549                         |  26|   0|   26|          0|
    |tmp_13_reg_590                         |   4|   0|    4|          0|
    |tmp_2_reg_544                          |  23|   0|   23|          0|
    |tmp_3_reg_483                          |   1|   0|    1|          0|
    |tmp_4_reg_491                          |   1|   0|    1|          0|
    |tmp_5_reg_519                          |   1|   0|    1|          0|
    |xf_V_reg_554                           |  26|   0|   26|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 218|   0|  226|          8|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div3 | return value |
|in_r       |  in |   32|   ap_none  |         in_r        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 23 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [test.cpp:23->test.cpp:98]   --->   Operation 24 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [test.cpp:24->test.cpp:98]   --->   Operation 25 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [test.cpp:25->test.cpp:98]   --->   Operation 26 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i32 %p_Val2_s to i23" [test.cpp:26->test.cpp:98]   --->   Operation 27 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 22)" [test.cpp:104]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.65ns)   --->   "%shift_V_cast_cast = select i1 %tmp, i8 1, i8 2" [test.cpp:104]   --->   Operation 29 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.22ns)   --->   "%tmp_3 = icmp eq i8 %new_exp_V, 0" [test.cpp:110]   --->   Operation 30 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.22ns)   --->   "%tmp_4 = icmp ult i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:113]   --->   Operation 31 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_s, i32 24, i32 30)" [test.cpp:114]   --->   Operation 32 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.18ns)   --->   "%icmp = icmp eq i7 %tmp_8, 0" [test.cpp:114]   --->   Operation 33 'icmp' 'icmp' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.39ns)   --->   "%shift_V = sub i8 1, %new_exp_V" [test.cpp:115]   --->   Operation 34 'sub' 'shift_V' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -1, %new_exp_V" [test.cpp:117]   --->   Operation 35 'add' 'shift_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 36 [1/1] (1.22ns)   --->   "%tmp_1 = icmp ugt i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:106]   --->   Operation 36 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %shift_V_cast_cast" [test.cpp:109]   --->   Operation 37 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%new_exp_V_2 = select i1 %tmp_1, i8 0, i8 %new_exp_V_1" [test.cpp:106]   --->   Operation 38 'select' 'new_exp_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2_demorgan = or i1 %tmp_3, %tmp_4" [test.cpp:110]   --->   Operation 39 'or' 'sel_tmp2_demorgan' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2 = xor i1 %sel_tmp2_demorgan, true" [test.cpp:110]   --->   Operation 40 'xor' 'sel_tmp2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = and i1 %icmp, %sel_tmp2" [test.cpp:114]   --->   Operation 41 'and' 'sel_tmp3' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp3, i8 %shift_V, i8 %shift_V_1" [test.cpp:114]   --->   Operation 42 'select' 'shift_V_2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_3, i8 0, i8 %shift_V_2" [test.cpp:110]   --->   Operation 43 'select' 'shift_V_3' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %tmp_3, true" [test.cpp:110]   --->   Operation 44 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_4, %sel_tmp6" [test.cpp:113]   --->   Operation 45 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp7, i8 %shift_V_cast_cast, i8 %shift_V_3" [test.cpp:113]   --->   Operation 46 'select' 'shift_V_4' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.22ns)   --->   "%tmp_5 = icmp eq i8 %new_exp_V, -1" [test.cpp:128]   --->   Operation 47 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_5, i8 %new_exp_V_2, i8 %new_exp_V" [test.cpp:128]   --->   Operation 48 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = zext i23 %new_mant_V_1 to i32" [test.cpp:121]   --->   Operation 49 'zext' 'tmp_9' <Predicate = (!icmp)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %shift_V_4 to i32" [test.cpp:121]   --->   Operation 50 'zext' 'tmp_s' <Predicate = (!icmp)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %shift_V_4 to i23" [test.cpp:121]   --->   Operation 51 'zext' 'tmp_cast' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 52 [4/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:121]   --->   Operation 52 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [4/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:123]   --->   Operation 53 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 54 [3/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:121]   --->   Operation 54 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [3/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:123]   --->   Operation 55 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 56 [2/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:121]   --->   Operation 56 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [2/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:123]   --->   Operation 57 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 58 [1/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:121]   --->   Operation 58 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:123]   --->   Operation 59 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %tmp_7 to i26" [test.cpp:123]   --->   Operation 60 'trunc' 'tmp_11' <Predicate = (!icmp)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.61>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = zext i23 %tmp_2 to i26" [test.cpp:121]   --->   Operation 61 'zext' 'tmp_6' <Predicate = (icmp)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.61ns)   --->   "%xf_V = select i1 %icmp, i26 %tmp_6, i26 %tmp_11" [test.cpp:114]   --->   Operation 62 'select' 'xf_V' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.67>
ST_8 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%p_Result_s = call i26 @_ssdm_op_BitSet.i26.i26.i32.i1(i26 %xf_V, i32 23, i1 true)" [test.cpp:125]   --->   Operation 63 'bitset' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%xf_V_1 = select i1 %tmp_3, i26 %xf_V, i26 %p_Result_s" [test.cpp:110]   --->   Operation 64 'select' 'xf_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (1.67ns) (out node of the LUT)   --->   "%xf_V_4 = add i26 1, %xf_V_1" [test.cpp:126]   --->   Operation 65 'add' 'xf_V_4' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i2 @_ssdm_op_PartSelect.i2.i26.i32.i32(i26 %xf_V_4, i32 24, i32 25) nounwind" [test.cpp:57->test.cpp:72->test.cpp:127]   --->   Operation 66 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_25_i_i = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V_4, i32 20, i32 23) nounwind" [test.cpp:63->test.cpp:72->test.cpp:127]   --->   Operation 67 'partselect' 'p_Result_25_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_25_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V_4, i32 16, i32 19) nounwind" [test.cpp:63->test.cpp:72->test.cpp:127]   --->   Operation 68 'partselect' 'p_Result_25_1_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_25_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V_4, i32 12, i32 15) nounwind" [test.cpp:63->test.cpp:72->test.cpp:127]   --->   Operation 69 'partselect' 'p_Result_25_2_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_25_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V_4, i32 8, i32 11) nounwind" [test.cpp:63->test.cpp:72->test.cpp:127]   --->   Operation 70 'partselect' 'p_Result_25_3_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_25_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V_4, i32 4, i32 7) nounwind" [test.cpp:63->test.cpp:72->test.cpp:127]   --->   Operation 71 'partselect' 'p_Result_25_4_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i26 %xf_V_4 to i4" [test.cpp:63->test.cpp:72->test.cpp:127]   --->   Operation 72 'trunc' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.17>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i2 %p_Result_i_i to i4" [test.cpp:57->test.cpp:72->test.cpp:127]   --->   Operation 73 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [2/2] (2.17ns)   --->   "%call_ret1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:58->test.cpp:72->test.cpp:127]   --->   Operation 74 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.33>
ST_10 : Operation 75 [1/2] (1.33ns)   --->   "%call_ret1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:58->test.cpp:72->test.cpp:127]   --->   Operation 75 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i4, i2 } %call_ret1_i_i, 1" [test.cpp:58->test.cpp:72->test.cpp:127]   --->   Operation 76 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.17>
ST_11 : Operation 77 [2/2] (2.17ns)   --->   "%call_ret2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_i_i, i2 %r_V) nounwind" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 77 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.33>
ST_12 : Operation 78 [1/2] (1.33ns)   --->   "%call_ret2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_i_i, i2 %r_V) nounwind" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 78 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i4, i2 } %call_ret2_i_i, 1" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 79 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.17>
ST_13 : Operation 80 [2/2] (2.17ns)   --->   "%call_ret3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_1_i_i, i2 %r_V_1) nounwind" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 80 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.33>
ST_14 : Operation 81 [1/2] (1.33ns)   --->   "%call_ret3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_1_i_i, i2 %r_V_1) nounwind" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 81 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i4, i2 } %call_ret3_i_i, 1" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 82 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.17>
ST_15 : Operation 83 [2/2] (2.17ns)   --->   "%call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_2_i_i, i2 %r_V_2) nounwind" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 83 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.33>
ST_16 : Operation 84 [1/2] (1.33ns)   --->   "%call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_2_i_i, i2 %r_V_2) nounwind" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 84 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i4, i2 } %call_ret4_i_i, 1" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 85 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.17>
ST_17 : Operation 86 [2/2] (2.17ns)   --->   "%call_ret5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_3_i_i, i2 %r_V_3) nounwind" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 86 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.33>
ST_18 : Operation 87 [1/2] (1.33ns)   --->   "%call_ret5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_3_i_i, i2 %r_V_3) nounwind" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 87 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i4, i2 } %call_ret5_i_i, 1" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 88 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.17>
ST_19 : Operation 89 [2/2] (2.17ns)   --->   "%call_ret6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_4_i_i, i2 %r_V_4) nounwind" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 89 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.33>
ST_20 : Operation 90 [1/2] (1.33ns)   --->   "%call_ret6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_25_4_i_i, i2 %r_V_4) nounwind" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 90 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 91 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i4, i2 } %call_ret6_i_i, 1" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 91 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.17>
ST_21 : Operation 92 [2/2] (2.17ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %tmp_13, i2 %r_V_5) nounwind" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 92 'call' 'call_ret_i_i' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.06>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !161"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !167"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @operator_float_div3_s) nounwind"   --->   Operation 95 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V = extractvalue { i4, i2 } %call_ret2_i_i, 0" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 96 'extractvalue' 'q_chunk_V' <Predicate = (tmp_5)> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_1 = extractvalue { i4, i2 } %call_ret3_i_i, 0" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 97 'extractvalue' 'q_chunk_V_1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_2 = extractvalue { i4, i2 } %call_ret4_i_i, 0" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 98 'extractvalue' 'q_chunk_V_2' <Predicate = (tmp_5)> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_3 = extractvalue { i4, i2 } %call_ret5_i_i, 0" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 99 'extractvalue' 'q_chunk_V_3' <Predicate = (tmp_5)> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_4 = extractvalue { i4, i2 } %call_ret6_i_i, 0" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 100 'extractvalue' 'q_chunk_V_4' <Predicate = (tmp_5)> <Delay = 0.00>
ST_22 : Operation 101 [1/2] (1.33ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %tmp_13, i2 %r_V_5) nounwind" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 101 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_5 = extractvalue { i4, i2 } %call_ret_i_i, 0" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 102 'extractvalue' 'q_chunk_V_5' <Predicate = (tmp_5)> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%tmp_14 = trunc i4 %q_chunk_V to i3" [test.cpp:64->test.cpp:72->test.cpp:127]   --->   Operation 103 'trunc' 'tmp_14' <Predicate = (tmp_5)> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%new_mant_V = call i23 @_ssdm_op_BitConcatenate.i23.i3.i4.i4.i4.i4.i4(i3 %tmp_14, i4 %q_chunk_V_1, i4 %q_chunk_V_2, i4 %q_chunk_V_3, i4 %q_chunk_V_4, i4 %q_chunk_V_5)" [test.cpp:127]   --->   Operation 104 'bitconcatenate' 'new_mant_V' <Predicate = (tmp_5)> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.73ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_5, i23 %new_mant_V, i23 %new_mant_V_1" [test.cpp:128]   --->   Operation 105 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [test.cpp:81->test.cpp:132]   --->   Operation 106 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_1 to float" [test.cpp:82->test.cpp:132]   --->   Operation 107 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "ret float %out" [test.cpp:133]   --->   Operation 108 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 00000000000000000000000]
p_Val2_s          (bitcast       ) [ 00000000000000000000000]
p_Repl2_2         (bitselect     ) [ 00111111111111111111111]
new_exp_V         (partselect    ) [ 00100000000000000000000]
new_mant_V_1      (trunc         ) [ 00111111111111111111111]
tmp               (bitselect     ) [ 00000000000000000000000]
shift_V_cast_cast (select        ) [ 00100000000000000000000]
tmp_3             (icmp          ) [ 00111111100000000000000]
tmp_4             (icmp          ) [ 00100000000000000000000]
tmp_8             (partselect    ) [ 00000000000000000000000]
icmp              (icmp          ) [ 00111111000000000000000]
shift_V           (sub           ) [ 00100000000000000000000]
shift_V_1         (add           ) [ 00100000000000000000000]
tmp_1             (icmp          ) [ 00000000000000000000000]
new_exp_V_1       (sub           ) [ 00000000000000000000000]
new_exp_V_2       (select        ) [ 00000000000000000000000]
sel_tmp2_demorgan (or            ) [ 00000000000000000000000]
sel_tmp2          (xor           ) [ 00000000000000000000000]
sel_tmp3          (and           ) [ 00000000000000000000000]
shift_V_2         (select        ) [ 00000000000000000000000]
shift_V_3         (select        ) [ 00000000000000000000000]
sel_tmp6          (xor           ) [ 00000000000000000000000]
sel_tmp7          (and           ) [ 00000000000000000000000]
shift_V_4         (select        ) [ 00010000000000000000000]
tmp_5             (icmp          ) [ 00011111111111111111111]
p_Repl2_1         (select        ) [ 00011111111111111111111]
tmp_9             (zext          ) [ 00001110000000000000000]
tmp_s             (zext          ) [ 00001110000000000000000]
tmp_cast          (zext          ) [ 00001110000000000000000]
tmp_2             (lshr          ) [ 00000001000000000000000]
tmp_7             (shl           ) [ 00000000000000000000000]
tmp_11            (trunc         ) [ 00000001000000000000000]
tmp_6             (zext          ) [ 00000000000000000000000]
xf_V              (select        ) [ 00000000100000000000000]
p_Result_s        (bitset        ) [ 00000000000000000000000]
xf_V_1            (select        ) [ 00000000000000000000000]
xf_V_4            (add           ) [ 00000000000000000000000]
p_Result_i_i      (partselect    ) [ 00000000010000000000000]
p_Result_25_i_i   (partselect    ) [ 00000000011110000000000]
p_Result_25_1_i_i (partselect    ) [ 00000000011111100000000]
p_Result_25_2_i_i (partselect    ) [ 00000000011111111000000]
p_Result_25_3_i_i (partselect    ) [ 00000000011111111110000]
p_Result_25_4_i_i (partselect    ) [ 00000000011111111111100]
tmp_13            (trunc         ) [ 00000000011111111111111]
d_chunk_V         (zext          ) [ 00000000001000000000000]
call_ret1_i_i     (call          ) [ 00000000000000000000000]
r_V               (extractvalue  ) [ 00000000000110000000000]
call_ret2_i_i     (call          ) [ 00000000000001111111111]
r_V_1             (extractvalue  ) [ 00000000000001100000000]
call_ret3_i_i     (call          ) [ 00000000000000011111111]
r_V_2             (extractvalue  ) [ 00000000000000011000000]
call_ret4_i_i     (call          ) [ 00000000000000000111111]
r_V_3             (extractvalue  ) [ 00000000000000000110000]
call_ret5_i_i     (call          ) [ 00000000000000000001111]
r_V_4             (extractvalue  ) [ 00000000000000000001100]
call_ret6_i_i     (call          ) [ 00000000000000000000011]
r_V_5             (extractvalue  ) [ 00000000000000000000011]
StgValue_93       (specbitsmap   ) [ 00000000000000000000000]
StgValue_94       (specbitsmap   ) [ 00000000000000000000000]
StgValue_95       (spectopmodule ) [ 00000000000000000000000]
q_chunk_V         (extractvalue  ) [ 00000000000000000000000]
q_chunk_V_1       (extractvalue  ) [ 00000000000000000000000]
q_chunk_V_2       (extractvalue  ) [ 00000000000000000000000]
q_chunk_V_3       (extractvalue  ) [ 00000000000000000000000]
q_chunk_V_4       (extractvalue  ) [ 00000000000000000000000]
call_ret_i_i      (call          ) [ 00000000000000000000000]
q_chunk_V_5       (extractvalue  ) [ 00000000000000000000000]
tmp_14            (trunc         ) [ 00000000000000000000000]
new_mant_V        (bitconcatenate) [ 00000000000000000000000]
p_Repl2_s         (select        ) [ 00000000000000000000000]
p_Result_1        (bitconcatenate) [ 00000000000000000000000]
out               (bitcast       ) [ 00000000000000000000000]
StgValue_108      (ret           ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i26.i26.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div3_chunk"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_float_div3_s"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i3.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="in_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_lut_div3_chunk_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="0" index="2" bw="2" slack="0"/>
<pin id="98" dir="0" index="3" bw="1" slack="0"/>
<pin id="99" dir="0" index="4" bw="1" slack="0"/>
<pin id="100" dir="0" index="5" bw="1" slack="0"/>
<pin id="101" dir="0" index="6" bw="1" slack="0"/>
<pin id="102" dir="0" index="7" bw="1" slack="0"/>
<pin id="103" dir="0" index="8" bw="1" slack="0"/>
<pin id="104" dir="1" index="9" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i_i/9 call_ret2_i_i/11 call_ret3_i_i/13 call_ret4_i_i/15 call_ret5_i_i/17 call_ret6_i_i/19 call_ret_i_i/21 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/10 r_V_1/12 r_V_2/14 r_V_3/16 r_V_4/18 r_V_5/20 "/>
</bind>
</comp>

<comp id="117" class="1005" name="reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="1"/>
<pin id="119" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_1 r_V_2 r_V_3 r_V_4 r_V_5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_Val2_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_Repl2_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="new_exp_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="6" slack="0"/>
<pin id="138" dir="0" index="3" bw="6" slack="0"/>
<pin id="139" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="new_mant_V_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="shift_V_cast_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_8_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="0" index="3" bw="6" slack="0"/>
<pin id="181" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="shift_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="shift_V_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="1"/>
<pin id="206" dir="0" index="1" bw="8" slack="1"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="new_exp_V_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="0" index="1" bw="3" slack="1"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="new_exp_V_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="new_exp_V_2/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sel_tmp2_demorgan_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="1" slack="1"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sel_tmp2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sel_tmp3_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="shift_V_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="1"/>
<pin id="238" dir="0" index="2" bw="8" slack="1"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shift_V_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sel_tmp6_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sel_tmp7_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="shift_V_4_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="1"/>
<pin id="261" dir="0" index="2" bw="8" slack="0"/>
<pin id="262" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_5_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="1"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Repl2_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="1"/>
<pin id="274" dir="1" index="3" bw="8" slack="20"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_9_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="23" slack="2"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_cast_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="23" slack="2"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="23" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_11_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_6_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="23" slack="1"/>
<pin id="303" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xf_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="6"/>
<pin id="306" dir="0" index="1" bw="26" slack="0"/>
<pin id="307" dir="0" index="2" bw="26" slack="1"/>
<pin id="308" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Result_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="26" slack="0"/>
<pin id="312" dir="0" index="1" bw="26" slack="1"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="0" index="3" bw="1" slack="0"/>
<pin id="315" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="319" class="1004" name="xf_V_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="7"/>
<pin id="321" dir="0" index="1" bw="26" slack="1"/>
<pin id="322" dir="0" index="2" bw="26" slack="0"/>
<pin id="323" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/8 "/>
</bind>
</comp>

<comp id="325" class="1004" name="xf_V_4_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="26" slack="0"/>
<pin id="328" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_4/8 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_Result_i_i_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="0" index="1" bw="26" slack="0"/>
<pin id="334" dir="0" index="2" bw="6" slack="0"/>
<pin id="335" dir="0" index="3" bw="6" slack="0"/>
<pin id="336" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_Result_25_i_i_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="26" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="0" index="3" bw="6" slack="0"/>
<pin id="346" dir="1" index="4" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25_i_i/8 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Result_25_1_i_i_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="26" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="0" index="3" bw="6" slack="0"/>
<pin id="356" dir="1" index="4" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25_1_i_i/8 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_Result_25_2_i_i_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="26" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="0" index="3" bw="5" slack="0"/>
<pin id="366" dir="1" index="4" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25_2_i_i/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_Result_25_3_i_i_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="26" slack="0"/>
<pin id="374" dir="0" index="2" bw="5" slack="0"/>
<pin id="375" dir="0" index="3" bw="5" slack="0"/>
<pin id="376" dir="1" index="4" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25_3_i_i/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_Result_25_4_i_i_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="26" slack="0"/>
<pin id="384" dir="0" index="2" bw="4" slack="0"/>
<pin id="385" dir="0" index="3" bw="4" slack="0"/>
<pin id="386" dir="1" index="4" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25_4_i_i/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_13_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="26" slack="0"/>
<pin id="393" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="395" class="1004" name="d_chunk_V_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="1"/>
<pin id="397" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/9 "/>
</bind>
</comp>

<comp id="399" class="1004" name="q_chunk_V_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="10"/>
<pin id="401" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/22 "/>
</bind>
</comp>

<comp id="402" class="1004" name="q_chunk_V_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="8"/>
<pin id="404" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_1/22 "/>
</bind>
</comp>

<comp id="405" class="1004" name="q_chunk_V_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="6"/>
<pin id="407" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_2/22 "/>
</bind>
</comp>

<comp id="408" class="1004" name="q_chunk_V_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="4"/>
<pin id="410" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_3/22 "/>
</bind>
</comp>

<comp id="411" class="1004" name="q_chunk_V_4_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="2"/>
<pin id="413" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_4/22 "/>
</bind>
</comp>

<comp id="414" class="1004" name="q_chunk_V_5_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_5/22 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_14_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/22 "/>
</bind>
</comp>

<comp id="422" class="1004" name="new_mant_V_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="23" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="0"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="0" index="3" bw="4" slack="0"/>
<pin id="427" dir="0" index="4" bw="4" slack="0"/>
<pin id="428" dir="0" index="5" bw="4" slack="0"/>
<pin id="429" dir="0" index="6" bw="4" slack="0"/>
<pin id="430" dir="1" index="7" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V/22 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_Repl2_s_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="20"/>
<pin id="440" dir="0" index="1" bw="23" slack="0"/>
<pin id="441" dir="0" index="2" bw="23" slack="21"/>
<pin id="442" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/22 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_Result_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="21"/>
<pin id="447" dir="0" index="2" bw="8" slack="20"/>
<pin id="448" dir="0" index="3" bw="23" slack="0"/>
<pin id="449" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/22 "/>
</bind>
</comp>

<comp id="452" class="1004" name="out_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/22 "/>
</bind>
</comp>

<comp id="456" class="1005" name="p_Repl2_2_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="21"/>
<pin id="458" dir="1" index="1" bw="1" slack="21"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="461" class="1005" name="new_exp_V_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V "/>
</bind>
</comp>

<comp id="469" class="1005" name="new_mant_V_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="23" slack="2"/>
<pin id="471" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="476" class="1005" name="shift_V_cast_cast_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="1"/>
<pin id="478" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_cast_cast "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp_3_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_4_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="497" class="1005" name="icmp_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="503" class="1005" name="shift_V_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="1"/>
<pin id="505" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V "/>
</bind>
</comp>

<comp id="508" class="1005" name="shift_V_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="1"/>
<pin id="510" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="shift_V_4_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="1"/>
<pin id="515" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_4 "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_5_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="20"/>
<pin id="521" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="524" class="1005" name="p_Repl2_1_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="20"/>
<pin id="526" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_9_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="534" class="1005" name="tmp_s_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="539" class="1005" name="tmp_cast_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="23" slack="1"/>
<pin id="541" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_2_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="23" slack="1"/>
<pin id="546" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_11_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="26" slack="1"/>
<pin id="551" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="554" class="1005" name="xf_V_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="26" slack="1"/>
<pin id="556" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="560" class="1005" name="p_Result_i_i_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="1"/>
<pin id="562" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i_i "/>
</bind>
</comp>

<comp id="565" class="1005" name="p_Result_25_i_i_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="3"/>
<pin id="567" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_25_i_i "/>
</bind>
</comp>

<comp id="570" class="1005" name="p_Result_25_1_i_i_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="5"/>
<pin id="572" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="p_Result_25_1_i_i "/>
</bind>
</comp>

<comp id="575" class="1005" name="p_Result_25_2_i_i_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="7"/>
<pin id="577" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="p_Result_25_2_i_i "/>
</bind>
</comp>

<comp id="580" class="1005" name="p_Result_25_3_i_i_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="9"/>
<pin id="582" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="p_Result_25_3_i_i "/>
</bind>
</comp>

<comp id="585" class="1005" name="p_Result_25_4_i_i_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="11"/>
<pin id="587" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="p_Result_25_4_i_i "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_13_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="13"/>
<pin id="592" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="595" class="1005" name="d_chunk_V_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="1"/>
<pin id="597" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="600" class="1005" name="call_ret2_i_i_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="10"/>
<pin id="602" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="call_ret2_i_i "/>
</bind>
</comp>

<comp id="605" class="1005" name="call_ret3_i_i_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="6" slack="8"/>
<pin id="607" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="call_ret3_i_i "/>
</bind>
</comp>

<comp id="610" class="1005" name="call_ret4_i_i_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="6"/>
<pin id="612" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="call_ret4_i_i "/>
</bind>
</comp>

<comp id="615" class="1005" name="call_ret5_i_i_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="4"/>
<pin id="617" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="call_ret5_i_i "/>
</bind>
</comp>

<comp id="620" class="1005" name="call_ret6_i_i_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="6" slack="2"/>
<pin id="622" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="call_ret6_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="105"><net_src comp="72" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="74" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="94" pin=8"/></net>

<net id="116"><net_src comp="94" pin="9"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="125"><net_src comp="88" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="122" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="147"><net_src comp="122" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="122" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="134" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="156" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="134" pin="4"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="122" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="134" pin="4"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="134" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="217"><net_src comp="204" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="228"><net_src comp="220" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="241" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="212" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="277" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="280" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="324"><net_src comp="310" pin="4"/><net_sink comp="319" pin=2"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="50" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="347"><net_src comp="52" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="325" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="22" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="325" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="56" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="58" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="325" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="60" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="62" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="377"><net_src comp="52" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="325" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="64" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="66" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="387"><net_src comp="52" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="325" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="68" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="70" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="394"><net_src comp="325" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="395" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="417"><net_src comp="94" pin="9"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="399" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="431"><net_src comp="84" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="402" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="405" pin="1"/><net_sink comp="422" pin=3"/></net>

<net id="435"><net_src comp="408" pin="1"/><net_sink comp="422" pin=4"/></net>

<net id="436"><net_src comp="411" pin="1"/><net_sink comp="422" pin=5"/></net>

<net id="437"><net_src comp="414" pin="1"/><net_sink comp="422" pin=6"/></net>

<net id="443"><net_src comp="422" pin="7"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="86" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="438" pin="3"/><net_sink comp="444" pin=3"/></net>

<net id="455"><net_src comp="444" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="126" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="464"><net_src comp="134" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="468"><net_src comp="461" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="472"><net_src comp="144" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="475"><net_src comp="469" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="479"><net_src comp="156" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="486"><net_src comp="164" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="489"><net_src comp="483" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="490"><net_src comp="483" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="494"><net_src comp="170" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="500"><net_src comp="186" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="506"><net_src comp="192" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="511"><net_src comp="198" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="516"><net_src comp="258" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="522"><net_src comp="265" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="527"><net_src comp="270" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="532"><net_src comp="277" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="537"><net_src comp="280" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="542"><net_src comp="283" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="547"><net_src comp="286" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="552"><net_src comp="297" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="557"><net_src comp="304" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="563"><net_src comp="331" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="568"><net_src comp="341" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="573"><net_src comp="351" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="578"><net_src comp="361" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="583"><net_src comp="371" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="588"><net_src comp="381" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="593"><net_src comp="391" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="598"><net_src comp="395" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="603"><net_src comp="94" pin="9"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="608"><net_src comp="94" pin="9"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="613"><net_src comp="94" pin="9"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="618"><net_src comp="94" pin="9"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="623"><net_src comp="94" pin="9"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="411" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_float_div3 : in_r | {1 }
	Port: operator_float_div3 : r0 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_float_div3 : r1 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_float_div3 : q0 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_float_div3 : q1 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_float_div3 : q2 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_float_div3 : q3 | {9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V_1 : 1
		tmp : 1
		shift_V_cast_cast : 2
		tmp_3 : 2
		tmp_4 : 3
		tmp_8 : 1
		icmp : 2
		shift_V : 2
		shift_V_1 : 2
	State 2
		new_exp_V_2 : 1
		shift_V_3 : 1
		shift_V_4 : 2
		p_Repl2_1 : 2
	State 3
		tmp_2 : 1
		tmp_7 : 1
	State 4
	State 5
	State 6
		tmp_11 : 1
	State 7
		xf_V : 1
	State 8
		xf_V_1 : 1
		xf_V_4 : 2
		p_Result_i_i : 3
		p_Result_25_i_i : 3
		p_Result_25_1_i_i : 3
		p_Result_25_2_i_i : 3
		p_Result_25_3_i_i : 3
		p_Result_25_4_i_i : 3
		tmp_13 : 3
	State 9
		call_ret1_i_i : 1
	State 10
		r_V : 1
	State 11
	State 12
		r_V_1 : 1
	State 13
	State 14
		r_V_2 : 1
	State 15
	State 16
		r_V_3 : 1
	State 17
	State 18
		r_V_4 : 1
	State 19
	State 20
		r_V_5 : 1
	State 21
	State 22
		q_chunk_V_5 : 1
		tmp_14 : 1
		new_mant_V : 2
		p_Repl2_s : 3
		p_Result_1 : 4
		out : 5
		StgValue_108 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   lshr   |        grp_fu_286        |    0    |   183   |   131   |
|----------|--------------------------|---------|---------|---------|
|    shl   |        grp_fu_291        |    0    |   183   |   131   |
|----------|--------------------------|---------|---------|---------|
|          | shift_V_cast_cast_fu_156 |    0    |    0    |    8    |
|          |    new_exp_V_2_fu_212    |    0    |    0    |    8    |
|          |     shift_V_2_fu_235     |    0    |    0    |    8    |
|          |     shift_V_3_fu_241     |    0    |    0    |    8    |
|  select  |     shift_V_4_fu_258     |    0    |    0    |    8    |
|          |     p_Repl2_1_fu_270     |    0    |    0    |    8    |
|          |        xf_V_fu_304       |    0    |    0    |    26   |
|          |       xf_V_1_fu_319      |    0    |    0    |    26   |
|          |     p_Repl2_s_fu_438     |    0    |    0    |    23   |
|----------|--------------------------|---------|---------|---------|
|   call   | grp_lut_div3_chunk_fu_94 |  6.366  |    36   |    54   |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_3_fu_164       |    0    |    0    |    11   |
|          |       tmp_4_fu_170       |    0    |    0    |    11   |
|   icmp   |        icmp_fu_186       |    0    |    0    |    11   |
|          |       tmp_1_fu_204       |    0    |    0    |    11   |
|          |       tmp_5_fu_265       |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|    add   |     shift_V_1_fu_198     |    0    |    0    |    15   |
|          |       xf_V_4_fu_325      |    0    |    0    |    33   |
|----------|--------------------------|---------|---------|---------|
|    sub   |      shift_V_fu_192      |    0    |    0    |    15   |
|          |    new_exp_V_1_fu_208    |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|    xor   |      sel_tmp2_fu_224     |    0    |    0    |    6    |
|          |      sel_tmp6_fu_248     |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|    and   |      sel_tmp3_fu_230     |    0    |    0    |    6    |
|          |      sel_tmp7_fu_253     |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|    or    | sel_tmp2_demorgan_fu_220 |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|   read   |    in_read_read_fu_88    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_113        |    0    |    0    |    0    |
|          |     q_chunk_V_fu_399     |    0    |    0    |    0    |
|          |    q_chunk_V_1_fu_402    |    0    |    0    |    0    |
|extractvalue|    q_chunk_V_2_fu_405    |    0    |    0    |    0    |
|          |    q_chunk_V_3_fu_408    |    0    |    0    |    0    |
|          |    q_chunk_V_4_fu_411    |    0    |    0    |    0    |
|          |    q_chunk_V_5_fu_414    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|     p_Repl2_2_fu_126     |    0    |    0    |    0    |
|          |        tmp_fu_148        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     new_exp_V_fu_134     |    0    |    0    |    0    |
|          |       tmp_8_fu_176       |    0    |    0    |    0    |
|          |    p_Result_i_i_fu_331   |    0    |    0    |    0    |
|partselect|  p_Result_25_i_i_fu_341  |    0    |    0    |    0    |
|          | p_Result_25_1_i_i_fu_351 |    0    |    0    |    0    |
|          | p_Result_25_2_i_i_fu_361 |    0    |    0    |    0    |
|          | p_Result_25_3_i_i_fu_371 |    0    |    0    |    0    |
|          | p_Result_25_4_i_i_fu_381 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    new_mant_V_1_fu_144   |    0    |    0    |    0    |
|   trunc  |       tmp_11_fu_297      |    0    |    0    |    0    |
|          |       tmp_13_fu_391      |    0    |    0    |    0    |
|          |       tmp_14_fu_418      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_9_fu_277       |    0    |    0    |    0    |
|          |       tmp_s_fu_280       |    0    |    0    |    0    |
|   zext   |      tmp_cast_fu_283     |    0    |    0    |    0    |
|          |       tmp_6_fu_301       |    0    |    0    |    0    |
|          |     d_chunk_V_fu_395     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  bitset  |     p_Result_s_fu_310    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|     new_mant_V_fu_422    |    0    |    0    |    0    |
|          |     p_Result_1_fu_444    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  6.366  |   402   |   602   |
|----------|--------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| q3 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  call_ret2_i_i_reg_600  |    6   |
|  call_ret3_i_i_reg_605  |    6   |
|  call_ret4_i_i_reg_610  |    6   |
|  call_ret5_i_i_reg_615  |    6   |
|  call_ret6_i_i_reg_620  |    6   |
|    d_chunk_V_reg_595    |    4   |
|       icmp_reg_497      |    1   |
|    new_exp_V_reg_461    |    8   |
|   new_mant_V_1_reg_469  |   23   |
|    p_Repl2_1_reg_524    |    8   |
|    p_Repl2_2_reg_456    |    1   |
|p_Result_25_1_i_i_reg_570|    4   |
|p_Result_25_2_i_i_reg_575|    4   |
|p_Result_25_3_i_i_reg_580|    4   |
|p_Result_25_4_i_i_reg_585|    4   |
| p_Result_25_i_i_reg_565 |    4   |
|   p_Result_i_i_reg_560  |    2   |
|         reg_117         |    2   |
|    shift_V_1_reg_508    |    8   |
|    shift_V_4_reg_513    |    8   |
|shift_V_cast_cast_reg_476|    8   |
|     shift_V_reg_503     |    8   |
|      tmp_11_reg_549     |   26   |
|      tmp_13_reg_590     |    4   |
|      tmp_2_reg_544      |   23   |
|      tmp_3_reg_483      |    1   |
|      tmp_4_reg_491      |    1   |
|      tmp_5_reg_519      |    1   |
|      tmp_9_reg_529      |   32   |
|     tmp_cast_reg_539    |   23   |
|      tmp_s_reg_534      |   32   |
|       xf_V_reg_554      |   26   |
+-------------------------+--------+
|          Total          |   300  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_lut_div3_chunk_fu_94 |  p1  |   8  |   4  |   32   ||    41   |
| grp_lut_div3_chunk_fu_94 |  p2  |   2  |   2  |    4   ||    9    |
|        grp_fu_286        |  p1  |   2  |   8  |   16   ||    9    |
|        grp_fu_291        |  p0  |   2  |  23  |   46   ||    9    |
|        grp_fu_291        |  p1  |   2  |   8  |   16   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   114  ||  5.631  ||    77   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |   402  |   602  |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    5   |    -   |   77   |
|  Register |    -   |    -   |   300  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   11   |   708  |   685  |
+-----------+--------+--------+--------+--------+
