

*** CYCLE 0
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000000
ifid:
	instr	NOP
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 1
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000004
ifid:
	instr	L.S F0 (88)R0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 2
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	MULT.S F0 F0 F0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (88)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 3
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	MULT.S F0 F0 F0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (88)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 4
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	MULT.S F0 F0 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F0 (88)R0


*** CYCLE 5
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	LW R1 (84)R0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F0 F0 F0
DIV fu:
wb:



*** CYCLE 6
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F2 (100)R0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, LW R1 (84)R0
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F0 F0 F0
DIV fu:
wb:



*** CYCLE 7
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F4 (92)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, LW R1 (84)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F2 (100)R0
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F0 F0 F0
DIV fu:
wb:



*** CYCLE 8
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F6 (100)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F2 (100)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F4 (92)R0
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F0 F0 F0
DIV fu:
wb:
		LW R1 (84)R0


*** CYCLE 9
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	L.S F8 (96)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F4 (92)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F6 (100)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F2 (100)R0		MULT.S F0 F0 F0


*** CYCLE 10
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	L.S F10 (100)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F6 (100)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F8 (96)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F4 (92)R0


*** CYCLE 11
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F8 (96)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F10 (100)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F6 (100)R0


*** CYCLE 12
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=0         	F5=0         	F6=1         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F10 (100)R0
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F8 (96)R0


*** CYCLE 13
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=0         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F10 (100)R0


*** CYCLE 14
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=0         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 15
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=0         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 16
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=0         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 17
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=0         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F4 F4 F10


*** CYCLE 18
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=1         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 19
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=1         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 20
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=1         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 21
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=1         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 22
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=1         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:
		ADD.S F4 F4 F10


*** CYCLE 23
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 24
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 25
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 26
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 27
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 28
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 29
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 30
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 31
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 32
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 33
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 34
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 35
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1         	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 36
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 37
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 38
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 39
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 40
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F0


*** CYCLE 41
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 42
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 43
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 44
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 45
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.5       	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F8


*** CYCLE 46
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	SUBI R1 R1 #1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 47
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 48
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 49
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=1         	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1		ADD.S F6 F6 F2


*** CYCLE 50
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 51
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 52
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 53
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 54
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=2         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F4 F4 F10


*** CYCLE 55
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=3         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 56
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=3         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 57
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=3         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 58
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=3         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 59
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=3         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:
		ADD.S F4 F4 F10


*** CYCLE 60
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 61
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 62
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 63
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.5      	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 64
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 65
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 66
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 67
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 68
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 69
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 70
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 71
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 72
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.166667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 73
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 74
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 75
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 76
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 77
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F0


*** CYCLE 78
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 79
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 80
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 81
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 82
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.0416667	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F8


*** CYCLE 83
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	SUBI R1 R1 #1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 84
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 85
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 86
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.5       	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1		ADD.S F6 F6 F2


*** CYCLE 87
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 88
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 89
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 90
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 91
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=4         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F4 F4 F10


*** CYCLE 92
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=5         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 93
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=5         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 94
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=5         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 95
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=5         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 96
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=5         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:
		ADD.S F4 F4 F10


*** CYCLE 97
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 98
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 99
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 100
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.0416667 	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 101
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 102
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 103
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 104
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 105
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 106
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 107
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 108
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 109
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00833333	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 110
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 111
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 112
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 113
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 114
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F0


*** CYCLE 115
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 116
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 117
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 118
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 119
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F8


*** CYCLE 120
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	SUBI R1 R1 #1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 121
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 122
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 123
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.541667  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1		ADD.S F6 F6 F2


*** CYCLE 124
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 125
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 126
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 127
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 128
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=6         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F4 F4 F10


*** CYCLE 129
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=7         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 130
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=7         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 131
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=7         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 132
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=7         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 133
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=7         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:
		ADD.S F4 F4 F10


*** CYCLE 134
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 135
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 136
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 137
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.00138889	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 138
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 139
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 140
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 141
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 142
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 143
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 144
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 145
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 146
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-0.000198413	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 147
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 148
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 149
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 150
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 151
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F0


*** CYCLE 152
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 153
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 154
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 155
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 156
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F8


*** CYCLE 157
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	SUBI R1 R1 #1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 158
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 159
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 160
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540278  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1		ADD.S F6 F6 F2


*** CYCLE 161
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 162
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 163
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 164
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 165
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=8         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F4 F4 F10


*** CYCLE 166
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=9         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 167
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=9         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 168
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=9         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 169
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=9         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 170
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=9         	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:
		ADD.S F4 F4 F10


*** CYCLE 171
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 172
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 173
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 174
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.48016e-05	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 175
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 176
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 177
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 178
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 179
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 180
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 181
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 182
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 183
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-06	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 184
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 185
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 186
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 187
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 188
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F0


*** CYCLE 189
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 190
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 191
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 192
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 193
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F8


*** CYCLE 194
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	SUBI R1 R1 #1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 195
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 196
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 197
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540303  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1		ADD.S F6 F6 F2


*** CYCLE 198
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 199
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 200
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 201
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 202
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=10        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F4 F4 F10


*** CYCLE 203
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=11        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 204
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=11        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 205
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=11        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 206
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=11        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 207
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=11        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:
		ADD.S F4 F4 F10


*** CYCLE 208
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 209
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 210
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 211
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.75573e-07	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 212
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 213
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 214
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 215
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 216
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 217
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 218
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 219
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 220
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.50521e-08	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 221
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 222
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 223
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 224
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 225
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F0


*** CYCLE 226
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 227
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 228
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 229
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 230
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F8


*** CYCLE 231
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	SUBI R1 R1 #1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 232
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 233
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 234
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1		ADD.S F6 F6 F2


*** CYCLE 235
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 236
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 237
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 238
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 239
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=12        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F4 F4 F10


*** CYCLE 240
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=13        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 241
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=13        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 242
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=13        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 243
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=13        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 244
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=13        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:
		ADD.S F4 F4 F10


*** CYCLE 245
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 246
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 247
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 248
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.08768e-09	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 249
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 250
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 251
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 252
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 253
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 254
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 255
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 256
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 257
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.6059e-10	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 258
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 259
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 260
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 261
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 262
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F0


*** CYCLE 263
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 264
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 265
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 266
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 267
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F8


*** CYCLE 268
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	SUBI R1 R1 #1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 269
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 270
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 271
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1		ADD.S F6 F6 F2


*** CYCLE 272
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 273
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 274
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 275
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 276
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=14        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F4 F4 F10


*** CYCLE 277
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=15        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 278
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=15        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 279
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=15        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 280
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=15        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 281
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=15        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:
		ADD.S F4 F4 F10


*** CYCLE 282
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 283
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 284
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 285
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.14707e-11	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 286
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 287
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 288
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 289
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 290
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 291
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 292
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 293
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 294
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-7.64716e-13	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 295
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 296
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 297
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 298
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 299
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F0


*** CYCLE 300
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 301
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 302
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 303
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 304
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F8


*** CYCLE 305
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	SUBI R1 R1 #1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 306
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 307
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 308
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1		ADD.S F6 F6 F2


*** CYCLE 309
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 310
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 311
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 312
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 313
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=16        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F4 F4 F10


*** CYCLE 314
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=17        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 315
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=17        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 316
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=17        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 317
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=17        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 318
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=17        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:
		ADD.S F4 F4 F10


*** CYCLE 319
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 320
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 321
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 322
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.77948e-14	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 323
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 324
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 325
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 326
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 327
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 328
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 329
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 330
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 331
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2.81146e-15	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 332
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 333
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 334
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 335
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 336
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F0


*** CYCLE 337
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 338
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 339
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 340
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 341
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F8


*** CYCLE 342
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	SUBI R1 R1 #1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 343
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 344
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 345
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1		ADD.S F6 F6 F2


*** CYCLE 346
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 347
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 348
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 349
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
wb:



*** CYCLE 350
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=18        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F4 F4 F10


*** CYCLE 351
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=19        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	ADD.S F4 F4 F10
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 352
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=19        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 353
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=19        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 354
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=19        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F4 F4 F10
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 355
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=19        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:
		ADD.S F4 F4 F10


*** CYCLE 356
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 357
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 358
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 359
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-1.56192e-16	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	DIV.S F2 F2 F4
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 360
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 361
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 362
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 363
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 364
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 365
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 366
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 367
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F2 F2 F4
wb:



*** CYCLE 368
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-8.22064e-18	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F2 F2 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F2 F2 F4


*** CYCLE 369
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 370
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 371
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 372
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F0
DIV fu:
wb:



*** CYCLE 373
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	MULT.S F2 F2 F8
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F0


*** CYCLE 374
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 375
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 376
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 377
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F2 F2 F8
DIV fu:
wb:



*** CYCLE 378
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=-4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F6 F6 F2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F2 F2 F8


*** CYCLE 379
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	SUBI R1 R1 #1
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 380
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	J #-40
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 381
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
		name 'INT', stage 1 (from end), cycle 0/1, J #-40
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F6 F6 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 382
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-40
ADD fu:
MULT fu:
DIV fu:
wb:
		SUBI R1 R1 #1		ADD.S F6 F6 F2


*** CYCLE 383
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	S.S F6 (80)R0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-40


*** CYCLE 384
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	HALT
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
		name 'INT', stage 1 (from end), cycle 0/1, S.S F6 (80)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 385
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	HALT
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F6 (80)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 386
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	HALT
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F6 (80)R0


*** CYCLE 387
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	40 51 0A 3F 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=4.11032e-19	F3=0         
	F4=20        	F5=0         	F6=0.540302  	F7=0         
	F8=-1        	F9=0         	F10=1         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	HALT
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:

