

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Wed Oct 14 17:26:13 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.55|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+-----+-----+-----+-----+---------+
        |                                                         |                                              |  Latency  |  Interval | Pipeline|
        |                         Instance                        |                    Module                    | min | max | min | max |   Type  |
        +---------------------------------------------------------+----------------------------------------------+-----+-----+-----+-----+---------+
        |grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342  |xillybus_wrapper_big_mult_v3small_71_24_17_s  |   55|   55|   55|   55|   none  |
        |grp_xillybus_wrapper_my_to_float_31_1_s_fu_348           |xillybus_wrapper_my_to_float_31_1_s           |    ?|    ?|    ?|    ?|   none  |
        |grp_xillybus_wrapper_xilly_decprint_fu_354               |xillybus_wrapper_xilly_decprint               |    ?|    ?|    ?|    ?|   none  |
        +---------------------------------------------------------+----------------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    13|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     3|    no    |
        | + Loop 2.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + Loop 3.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      3|       0|   1120|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      7|    1210|   3714|
|Memory           |        0|      -|     186|    494|
|Multiplexer      |        -|      -|       -|     71|
|Register         |        -|      -|     715|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    2111|   5399|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       1|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+-------+-----+------+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------------------------------------+----------------------------------------------+---------+-------+-----+------+
    |grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342  |xillybus_wrapper_big_mult_v3small_71_24_17_s  |        0|      3|  506|  2598|
    |xillybus_wrapper_mul_32s_31ns_62_6_U15                   |xillybus_wrapper_mul_32s_31ns_62_6            |        0|      4|    0|     0|
    |xillybus_wrapper_mux_16to1_sel4_1_1_U13                  |xillybus_wrapper_mux_16to1_sel4_1_1           |        0|      0|    1|     5|
    |xillybus_wrapper_mux_16to1_sel4_1_1_U14                  |xillybus_wrapper_mux_16to1_sel4_1_1           |        0|      0|    1|     5|
    |xillybus_wrapper_mux_8to1_sel3_1_1_U12                   |xillybus_wrapper_mux_8to1_sel3_1_1            |        0|      0|    1|     5|
    |grp_xillybus_wrapper_my_to_float_31_1_s_fu_348           |xillybus_wrapper_my_to_float_31_1_s           |        0|      0|  391|   756|
    |grp_xillybus_wrapper_xilly_decprint_fu_354               |xillybus_wrapper_xilly_decprint               |        0|      0|  310|   345|
    +---------------------------------------------------------+----------------------------------------------+---------+-------+-----+------+
    |Total                                                    |                                              |        0|      7| 1210|  3714|
    +---------------------------------------------------------+----------------------------------------------+---------+-------+-----+------+

    * Memory: 
    +----------------------------+-------------------------------------------+---------+-----+-----+------+-----+------+-------------+
    |           Memory           |                   Module                  | BRAM_18K|  FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+-------------------------------------------+---------+-----+-----+------+-----+------+-------------+
    |hls_ref_4oPi_table_100_V_U  |xillybus_wrapper_hls_ref_4oPi_table_100_V  |        0|  100|  150|    13|  100|     1|         1300|
    |hls_sin_cos_K0_V_U          |xillybus_wrapper_hls_sin_cos_K0_V          |        0|   30|  150|   256|   30|     1|         7680|
    |hls_sin_cos_K1_V_U          |xillybus_wrapper_hls_sin_cos_K1_V          |        0|   23|  115|   256|   23|     1|         5888|
    |hls_sin_cos_K2_V_U          |xillybus_wrapper_hls_sin_cos_K2_V          |        0|   15|   75|   256|   15|     1|         3840|
    |p_str3_U                    |xillybus_wrapper_p_str3                    |        0|    7|    2|    14|    7|     1|           98|
    |p_str4_U                    |xillybus_wrapper_p_str4                    |        0|    7|    1|     4|    7|     1|           28|
    |p_str5_U                    |xillybus_wrapper_p_str5                    |        0|    4|    1|     2|    4|     1|            8|
    +----------------------------+-------------------------------------------+---------+-----+-----+------+-----+------+-------------+
    |Total                       |                                           |        0|  186|  494|   801|  186|     7|        18842|
    +----------------------------+-------------------------------------------+---------+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |p_Val2_17_fu_967_p2             |     *    |      1|  0|    0|           9|           9|
    |p_Val2_1_fu_989_p2              |     *    |      1|  0|    1|          23|          17|
    |p_Val2_6_fu_1011_p2             |     *    |      1|  0|    0|          17|          15|
    |p_Val2_20_fu_1041_p2            |     +    |      0|  0|   16|          32|          32|
    |p_Val2_29_fu_850_p2             |     +    |      0|  0|   31|          31|          31|
    |p_i_i_fu_549_p2                 |     +    |      0|  0|    8|           8|           8|
    |p_op_i_i_fu_463_p2              |     +    |      0|  0|    8|           7|           8|
    |p_rec_i8_fu_410_p2              |     +    |      0|  0|    2|           2|           1|
    |p_rec_i_fu_380_p2               |     +    |      0|  0|    4|           4|           1|
    |r_V_fu_1050_p2                  |     +    |      0|  0|   16|          32|          32|
    |y1_fu_496_p2                    |     +    |      0|  0|   32|           1|          32|
    |Ex_V_fu_834_p2                  |     -    |      0|  0|    8|           8|           8|
    |p_Val2_i_i_fu_592_p2            |     -    |      0|  0|   49|           1|          49|
    |r_V_1_fu_1082_p2                |     -    |      0|  0|    9|           1|           9|
    |tmp_8_i_i_fu_858_p2             |     -    |      0|  0|    9|           1|           9|
    |Ex_V_1_fu_945_p3                |  Select  |      0|  0|    8|           1|           1|
    |Mx_V_1_fu_951_p3                |  Select  |      0|  0|   31|           1|           2|
    |addr_V_fu_469_p3                |  Select  |      0|  0|    8|           1|           6|
    |p_Val2_0_i234_in_i_i_fu_895_p3  |  Select  |      0|  0|   32|           1|          32|
    |p_Val2_28_fu_581_p3             |  Select  |      0|  0|    3|           1|           1|
    |p_Val2_7_fu_598_p3              |  Select  |      0|  0|   49|           1|          49|
    |sel_tmp5_i_fu_1131_p3           |  Select  |      0|  0|   32|           1|          32|
    |sh_assign_fu_864_p3             |  Select  |      0|  0|    9|           1|           9|
    |storemerge_i_i_fu_554_p3        |  Select  |      0|  0|    8|           1|           8|
    |tmp_46_i_fu_721_p3              |  Select  |      0|  0|    1|           1|           1|
    |x2_fu_1138_p3                   |  Select  |      0|  0|   32|           1|          32|
    |ap_sig_bdd_124                  |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_185                  |    and   |      0|  0|    1|           1|           1|
    |or_cond_i_fu_734_p2             |    and   |      0|  0|    1|           1|           1|
    |sel_tmp4_i_fu_760_p2            |    and   |      0|  0|    1|           1|           1|
    |val_assign_fu_791_p3            |   cttz   |      0|  0|   48|          32|           0|
    |closepath_fu_457_p2             |   icmp   |      0|  0|    3|           8|           7|
    |notlhs_i_fu_739_p2              |   icmp   |      0|  0|    3|           8|           2|
    |notrhs_i_fu_544_p2              |   icmp   |      0|  0|    8|          23|           1|
    |tmp_47_i_fu_729_p2              |   icmp   |      0|  0|    3|           8|           1|
    |tmp_48_i_fu_539_p2              |   icmp   |      0|  0|    8|          23|           1|
    |tmp_i3_fu_404_p2                |   icmp   |      0|  0|    1|           2|           2|
    |tmp_i_fu_374_p2                 |   icmp   |      0|  0|    2|           4|           3|
    |tmp_10_i_i_fu_880_p2            |   lshr   |      0|  0|   85|          31|          31|
    |p_Result_17_fu_1101_p2          |    or    |      0|  0|    1|           1|           1|
    |sel_tmp1_i_fu_744_p2            |    or    |      0|  0|    1|           1|           1|
    |sel_tmp3_i_fu_749_p2            |    or    |      0|  0|    1|           1|           1|
    |p_Val2_9_fu_807_p2              |    shl   |      0|  0|  144|          49|          49|
    |r_V_3_fu_522_p2                 |    shl   |      0|  0|  311|         100|         100|
    |tmp_12_i_i_fu_889_p2            |    shl   |      0|  0|   88|          32|          32|
    |sin_basis_fu_932_p2             |    xor   |      0|  0|    2|           1|           2|
    |tmp3_fu_754_p2                  |    xor   |      0|  0|    1|           1|           1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |Total                           |          |      3|  0| 1120|         517|         673|
    +--------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  24|         29|    1|         29|
    |debug_out           |   8|          5|    8|         40|
    |debug_out_ap_vld    |   1|          3|    1|          3|
    |out_r_din           |  32|          3|   32|         96|
    |p_0_rec_i2_reg_316  |   2|          2|    2|          4|
    |p_0_rec_i_reg_305   |   4|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  71|         44|   48|        180|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Ex_V_1_reg_1359                                                                |   8|   0|    8|          0|
    |Ex_V_reg_1324                                                                  |   8|   0|    8|          0|
    |Med_V_reg_1261                                                                 |  71|   0|   71|          0|
    |Mx_V_1_reg_1364                                                                |  31|   0|   31|          0|
    |ap_CS_fsm                                                                      |  28|   0|   28|          0|
    |closepath_reg_1237                                                             |   1|   0|    1|          0|
    |cos_basis_reg_1292                                                             |   1|   0|    1|          0|
    |grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_start_ap_start_reg           |   1|   0|    1|          0|
    |grp_xillybus_wrapper_xilly_decprint_fu_354_ap_start_ap_start_reg               |   1|   0|    1|          0|
    |hls_sin_cos_K1_V_load_reg_1394                                                 |  23|   0|   23|          0|
    |hls_sin_cos_K2_V_load_reg_1399                                                 |  15|   0|   15|          0|
    |isNeg_reg_1330                                                                 |   1|   0|    1|          0|
    |loc_V_1_reg_1230                                                               |  23|   0|   23|          0|
    |loc_V_reg_1223                                                                 |   8|   0|    8|          0|
    |notrhs_i_reg_1272                                                              |   1|   0|    1|          0|
    |or_cond_i_reg_1304                                                             |   1|   0|    1|          0|
    |p_0_i_reg_1429                                                                 |  31|   0|   31|          0|
    |p_0_rec_i2_reg_316                                                             |   2|   0|    2|          0|
    |p_0_rec_i9_reg_327                                                             |   1|   0|    1|          0|
    |p_0_rec_i_reg_305                                                              |   4|   0|    4|          0|
    |p_Result_17_reg_1439                                                           |   1|   0|    1|          0|
    |p_Result_19_reg_1256                                                           |  23|   0|   24|          1|
    |p_Result_i3_i_i_reg_1287                                                       |  18|   0|   18|          0|
    |p_Result_s_reg_1217                                                            |   1|   0|    1|          0|
    |p_Val2_15_reg_1314                                                             |  31|   0|   31|          0|
    |p_Val2_18_reg_1389                                                             |  30|   0|   30|          0|
    |p_Val2_29_reg_1336                                                             |  31|   0|   31|          0|
    |p_Val2_7_reg_1282                                                              |  49|   0|   49|          0|
    |p_Val2_s_reg_1349                                                              |  17|   0|   17|          0|
    |p_rec_i8_reg_1194                                                              |   2|   0|    2|          0|
    |p_rec_i_reg_1159                                                               |   4|   0|    4|          0|
    |p_str3_load_cast_reg_1164                                                      |   7|   0|    8|          1|
    |p_str4_load_cast_reg_1199                                                      |   7|   0|    8|          1|
    |p_str5_load_cast_reg_1212                                                      |   4|   0|    8|          4|
    |r_V_1_reg_1434                                                                 |   9|   0|    9|          0|
    |r_V_reg_1414                                                                   |  32|   0|   32|          0|
    |sel_tmp4_i_reg_1309                                                            |   1|   0|    1|          0|
    |sh_assign_reg_1343                                                             |   9|   0|    9|          0|
    |storemerge_i_i_reg_1277                                                        |   8|   0|    8|          0|
    |tmp_12_reg_1319                                                                |   1|   0|    1|          0|
    |tmp_15_reg_1444                                                                |  31|   0|   31|          0|
    |tmp_18_reg_1178                                                                |  32|   0|   32|          0|
    |tmp_35_i_reg_1354                                                              |   9|   0|    9|          0|
    |tmp_37_i_reg_1384                                                              |  17|   0|   17|          0|
    |tmp_46_i_reg_1299                                                              |   1|   0|    1|          0|
    |tmp_48_i_reg_1266                                                              |   1|   0|    1|          0|
    |tmp_5_i_reg_1404                                                               |  24|   0|   24|          0|
    |tmp_7_i_reg_1409                                                               |  16|   0|   16|          0|
    |tmp_9_reg_1248                                                                 |   4|   0|    4|          0|
    |tmp_i3_reg_1190                                                                |   1|   0|    1|          0|
    |tmp_i_reg_1155                                                                 |   1|   0|    1|          0|
    |x1_reg_1169                                                                    |  32|   0|   32|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 715|   0|  722|          7|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+------------------+-----+-----+--------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|ap_rst            |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|in_r_dout         |  in |   32|    ap_fifo   |       in_r       |    pointer   |
|in_r_empty_n      |  in |    1|    ap_fifo   |       in_r       |    pointer   |
|in_r_read         | out |    1|    ap_fifo   |       in_r       |    pointer   |
|out_r_din         | out |   32|    ap_fifo   |       out_r      |    pointer   |
|out_r_full_n      |  in |    1|    ap_fifo   |       out_r      |    pointer   |
|out_r_write       | out |    1|    ap_fifo   |       out_r      |    pointer   |
|debug_ready       |  in |    8|    ap_none   |    debug_ready   |    pointer   |
|debug_out         | out |    8|    ap_vld    |     debug_out    |    pointer   |
|debug_out_ap_vld  | out |    1|    ap_vld    |     debug_out    |    pointer   |
+------------------+-----+-----+--------------+------------------+--------------+

