/*
 *
 * This software is governed by the Broadcom Switch APIs license.
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenMDK/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */

#include <bmd_config.h>
#if CDK_CONFIG_INCLUDE_BCM56670_A0 == 1

#include <bmd/bmd.h>
#include <bmd/bmd_dma.h>

#include <bmdi/arch/xgsd_dma.h>

#include <cdk/chip/bcm56670_a0_defs.h>
#include <cdk/cdk_higig_defs.h>
#include <cdk/cdk_debug.h>
#include "bcm56670_a0_bmd.h"
#include "bcm56670_a0_internal.h"

#if BMD_CONFIG_INCLUDE_DMA == 1

static void
_dcb_init(int unit, TX_DCB_t *dcb, const bmd_pkt_t *pkt)
{
    uint32_t *sob;
    uint32_t txq;

    TX_DCB_CLR(*dcb);

    if (pkt->port >= 0) {
        /* Enable stream-of-bytes module header */
        TX_DCB_HGf_SET(*dcb, 1);

        /* Fill out stream-of-bytes module header */
        sob = TX_DCB_MODULE_HEADERf_PTR(*dcb);
        sob[0] = 0x81000000;
        sob[1] = LSHIFT32(P2L(unit, pkt->port) & 0x7f, 4);
        txq = bcm56670_a0_mmu_port_uc_queue_index(unit, pkt->port);
        sob[2] = LSHIFT32(txq & 0x3fff, 8) | 0x00400000;
    }
}

#endif

int
bcm56670_a0_bmd_tx(int unit, const bmd_pkt_t *pkt)
{
#if BMD_CONFIG_INCLUDE_DMA == 1
    TX_DCB_t *dcb;
    dma_addr_t bdcb;
    int hdr_size, hdr_offset;
    int rv = CDK_E_NONE;

    BMD_CHECK_UNIT(unit);

    if (BMD_PORT_VALID(unit, pkt->port)) {
        /* Silently drop packet if link is down */
        if (!(BMD_PORT_STATUS(unit, pkt->port) & BMD_PST_LINK_UP)) {
            return CDK_E_NONE;
        }
    } else if (pkt->port >= 0) {
        /* Port not valid and not negative */
        return CDK_E_PORT;
    }

    /* Check for valid physical bus address */
    CDK_ASSERT(pkt->baddr);

    /* Allocate DMA descriptors from DMA memory pool */
    dcb = bmd_dma_alloc_coherent(unit, 2 * sizeof(*dcb), &bdcb);
    if (dcb == NULL) {
        return CDK_E_MEMORY;
    }

    /* Optionally strip VLAN tag */
    hdr_offset = 16;
    hdr_size = 16;
    if (BMD_PORT_PROPERTIES(unit, pkt->port) & BMD_PORT_HG) {
#if BMD_CONFIG_INCLUDE_HIGIG == 1
        /* Always strip VLAN tag if HiGig packet */
        if (pkt->data[0] == CDK_HIGIG_SOF) {
            hdr_offset += CDK_HIGIG_SIZE;
            hdr_size += (CDK_HIGIG_SIZE - 4);
        } else if (pkt->data[0] == CDK_HIGIG2_SOF) {
            hdr_offset += CDK_HIGIG2_SIZE;
            hdr_size += (CDK_HIGIG2_SIZE - 4);
        }
#endif
    } else if (pkt->flags & BMD_PKT_F_UNTAGGED) {
        hdr_size = 12;
    }
    /* Set up first DMA descriptor */
    _dcb_init(unit, &dcb[0], pkt);
    TX_DCB_ADDRf_SET(dcb[0], pkt->baddr);
    TX_DCB_BYTE_COUNTf_SET(dcb[0], hdr_size);
    TX_DCB_SGf_SET(dcb[0], 1);
    TX_DCB_CHAINf_SET(dcb[0], 1);

    /* Set up second DMA descriptor */
    _dcb_init(unit, &dcb[1], pkt);
    TX_DCB_ADDRf_SET(dcb[1], pkt->baddr + hdr_offset);
    TX_DCB_BYTE_COUNTf_SET(dcb[1], pkt->size - hdr_offset);

    /* Start DMA */
    BMD_DMA_CACHE_FLUSH(dcb, 2 * sizeof(*dcb));
    bmd_xgsd_dma_tx_start(unit, bdcb);

    /* Poll for DMA completion */
    if (bmd_xgsd_dma_tx_poll(unit, BMD_CONFIG_DMA_MAX_POLLS) < 0) {
        rv = CDK_E_TIMEOUT;
    }
    BMD_DMA_CACHE_INVAL(dcb, 2 * sizeof(*dcb));
    bmd_xgsd_dump_tx_dcbs(unit, (uint32_t *)dcb, 2,
                         CDK_BYTES2WORDS(TX_DCB_SIZE), CDK_HIGIG2_WSIZE);

    /* Free DMA descriptor */
    bmd_dma_free_coherent(unit, 2 * sizeof(*dcb), dcb, bdcb);

    return rv;
#else
    return CDK_E_UNAVAIL;
#endif
}
#endif /* CDK_CONFIG_INCLUDE_BCM56670_A0 */

