// Seed: 1660762253
module module_0 #(
    parameter id_1 = 32'd87
);
  wire _id_1;
  wire id_2;
  logic [id_1 : -1] id_3;
  ;
  wire id_4;
  assign id_3 = id_4;
  assign id_3 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  output wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  wire id_4;
  assign id_3[1] = 1;
  parameter id_5 = 1 + -1;
  wire id_6;
endmodule
module module_2 (
    input wor id_0,
    output wand id_1,
    input tri0 id_2,
    output wire id_3,
    input supply0 id_4,
    input tri id_5,
    input tri1 id_6,
    input uwire id_7,
    output tri0 id_8
);
  assign id_1 = 1'b0;
  logic id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  generate
    assign id_1 = -1;
  endgenerate
endmodule
