// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _pattern_generator_cross_HH_
#define _pattern_generator_cross_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct pattern_generator_cross : public sc_module {
    // Port declarations 5
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<8> > outputStream_V_TDATA;
    sc_out< sc_logic > outputStream_V_TVALID;
    sc_in< sc_logic > outputStream_V_TREADY;


    // Module declarations
    pattern_generator_cross(sc_module_name name);
    SC_HAS_PROCESS(pattern_generator_cross);

    ~pattern_generator_cross();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > lineX;
    sc_signal< sc_lv<32> > lineY;
    sc_signal< sc_lv<1> > dirX;
    sc_signal< sc_lv<1> > dirY;
    sc_signal< sc_lv<32> > lineX_load_reg_285;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_29;
    sc_signal< sc_lv<32> > lineY_load_reg_293;
    sc_signal< sc_lv<9> > y_1_fu_139_p2;
    sc_signal< sc_lv<9> > y_1_reg_304;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_41;
    sc_signal< sc_lv<1> > tmp_3_fu_145_p2;
    sc_signal< sc_lv<1> > tmp_3_reg_309;
    sc_signal< sc_lv<1> > exitcond5_fu_133_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_151_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_314;
    sc_signal< sc_lv<10> > x_1_fu_210_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_bdd_57;
    sc_signal< sc_lv<1> > exitcond_fu_204_p2;
    sc_signal< sc_lv<1> > or_cond_fu_222_p2;
    sc_signal< sc_lv<1> > or_cond7_fu_232_p2;
    sc_signal< sc_logic > ap_sig_ioackin_outputStream_V_TREADY;
    sc_signal< sc_lv<9> > y_reg_77;
    sc_signal< sc_lv<32> > tmp_7_reg_88;
    sc_signal< sc_lv<1> > tmp_2_fu_156_p2;
    sc_signal< sc_lv<10> > x_reg_99;
    sc_signal< sc_lv<32> > tmp_5_reg_110;
    sc_signal< sc_lv<1> > tmp_8_fu_178_p2;
    sc_signal< sc_lv<32> > storemerge_fu_249_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_bdd_111;
    sc_signal< sc_lv<32> > storemerge4_fu_273_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_161_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_183_p2;
    sc_signal< sc_logic > ap_reg_ioackin_outputStream_V_TREADY;
    sc_signal< sc_lv<32> > y_cast2_fu_129_p1;
    sc_signal< sc_lv<1> > tmp_6_fu_216_p2;
    sc_signal< sc_lv<32> > x_cast1_fu_200_p1;
    sc_signal< sc_lv<1> > tmp_9_fu_227_p2;
    sc_signal< sc_lv<32> > storemerge_v_cast_cast_fu_241_p3;
    sc_signal< sc_lv<32> > storemerge4_v_cast_cast_fu_265_p3;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< bool > ap_sig_bdd_239;
    sc_signal< bool > ap_sig_bdd_209;
    sc_signal< bool > ap_sig_bdd_242;
    sc_signal< bool > ap_sig_bdd_245;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_st1_fsm_0;
    static const sc_lv<4> ap_ST_st2_fsm_1;
    static const sc_lv<4> ap_ST_st3_fsm_2;
    static const sc_lv<4> ap_ST_st4_fsm_3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<8> ap_const_lv8_3E;
    static const sc_lv<8> ap_const_lv8_C1;
    static const sc_lv<9> ap_const_lv9_1FE;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_1E0;
    static const sc_lv<32> ap_const_lv32_27F;
    static const sc_lv<32> ap_const_lv32_1DF;
    static const sc_lv<10> ap_const_lv10_2D0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_280;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_bdd_111();
    void thread_ap_sig_bdd_209();
    void thread_ap_sig_bdd_239();
    void thread_ap_sig_bdd_242();
    void thread_ap_sig_bdd_245();
    void thread_ap_sig_bdd_29();
    void thread_ap_sig_bdd_41();
    void thread_ap_sig_bdd_57();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_ioackin_outputStream_V_TREADY();
    void thread_exitcond5_fu_133_p2();
    void thread_exitcond_fu_204_p2();
    void thread_or_cond7_fu_232_p2();
    void thread_or_cond_fu_222_p2();
    void thread_outputStream_V_TDATA();
    void thread_outputStream_V_TVALID();
    void thread_storemerge4_fu_273_p2();
    void thread_storemerge4_v_cast_cast_fu_265_p3();
    void thread_storemerge_fu_249_p2();
    void thread_storemerge_v_cast_cast_fu_241_p3();
    void thread_tmp_1_fu_183_p2();
    void thread_tmp_2_fu_156_p2();
    void thread_tmp_3_fu_145_p2();
    void thread_tmp_4_fu_161_p2();
    void thread_tmp_6_fu_216_p2();
    void thread_tmp_8_fu_178_p2();
    void thread_tmp_9_fu_227_p2();
    void thread_tmp_s_fu_151_p2();
    void thread_x_1_fu_210_p2();
    void thread_x_cast1_fu_200_p1();
    void thread_y_1_fu_139_p2();
    void thread_y_cast2_fu_129_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
