// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_gradient_weight_y_HH_
#define _a0_gradient_weight_y_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a0_optical_flow_faddhbi.h"
#include "a0_optical_flow_fmulibs.h"
#include "a0_gradient_weight_yjbC.h"

namespace ap_rtl {

struct a0_gradient_weight_y : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > gradient_x_dout;
    sc_in< sc_logic > gradient_x_empty_n;
    sc_out< sc_logic > gradient_x_read;
    sc_in< sc_lv<32> > gradient_y_dout;
    sc_in< sc_logic > gradient_y_empty_n;
    sc_out< sc_logic > gradient_y_read;
    sc_in< sc_lv<32> > gradient_z_dout;
    sc_in< sc_logic > gradient_z_empty_n;
    sc_out< sc_logic > gradient_z_read;
    sc_out< sc_lv<32> > y_filtered_x_din;
    sc_in< sc_logic > y_filtered_x_full_n;
    sc_out< sc_logic > y_filtered_x_write;
    sc_out< sc_lv<32> > y_filtered_y_din;
    sc_in< sc_logic > y_filtered_y_full_n;
    sc_out< sc_logic > y_filtered_y_write;
    sc_out< sc_lv<32> > y_filtered_z_din;
    sc_in< sc_logic > y_filtered_z_full_n;
    sc_out< sc_logic > y_filtered_z_write;
    sc_signal< sc_lv<32> > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<32> > ap_var_for_const4;


    // Module declarations
    a0_gradient_weight_y(sc_module_name name);
    SC_HAS_PROCESS(a0_gradient_weight_y);

    ~a0_gradient_weight_y();

    sc_trace_file* mVcdFile;

    a0_gradient_weight_yjbC* buf_val_1_x_U;
    a0_gradient_weight_yjbC* buf_val_2_x_U;
    a0_gradient_weight_yjbC* buf_val_3_x_U;
    a0_gradient_weight_yjbC* buf_val_4_x_U;
    a0_gradient_weight_yjbC* buf_val_5_x_U;
    a0_gradient_weight_yjbC* buf_val_6_x_U;
    a0_gradient_weight_yjbC* buf_val_1_y_U;
    a0_gradient_weight_yjbC* buf_val_2_y_U;
    a0_gradient_weight_yjbC* buf_val_3_y_U;
    a0_gradient_weight_yjbC* buf_val_4_y_U;
    a0_gradient_weight_yjbC* buf_val_5_y_U;
    a0_gradient_weight_yjbC* buf_val_6_y_U;
    a0_gradient_weight_yjbC* buf_val_1_z_U;
    a0_gradient_weight_yjbC* buf_val_2_z_U;
    a0_gradient_weight_yjbC* buf_val_3_z_U;
    a0_gradient_weight_yjbC* buf_val_4_z_U;
    a0_gradient_weight_yjbC* buf_val_5_z_U;
    a0_gradient_weight_yjbC* buf_val_6_z_U;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U57;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U58;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U59;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U60;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U61;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U62;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U63;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U64;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U65;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U66;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U67;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U68;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U69;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U70;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U71;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U72;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U73;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U74;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U75;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U76;
    a0_optical_flow_faddhbi<1,4,32,32,32>* optical_flow_faddhbi_U77;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U78;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U79;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U80;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U81;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U82;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U83;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U84;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U85;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U86;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U87;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U88;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U89;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U90;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U91;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U92;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U93;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U94;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U95;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U96;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U97;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U98;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > gradient_x_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915;
    sc_signal< sc_logic > gradient_y_blk_n;
    sc_signal< sc_logic > gradient_z_blk_n;
    sc_signal< sc_logic > y_filtered_x_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter33;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter32_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter32_reg;
    sc_signal< sc_logic > y_filtered_y_blk_n;
    sc_signal< sc_logic > y_filtered_z_blk_n;
    sc_signal< sc_lv<19> > indvar_flatten_reg_494;
    sc_signal< sc_lv<9> > r_reg_505;
    sc_signal< sc_lv<11> > col_assign_reg_516;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op116_read_state3;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter30;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter31;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter32;
    sc_signal< bool > ap_predicate_op318_write_state32;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter33;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_776_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter13_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter15_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter16_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter17_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter18_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter19_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter20_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter21_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter22_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter23_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter24_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter25_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter26_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_906_pp0_iter27_reg;
    sc_signal< sc_lv<19> > indvar_flatten_next_fu_782_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_mid2_fu_814_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter19_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter20_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter21_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter22_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter23_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter24_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter25_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter26_reg;
    sc_signal< sc_lv<1> > tmp_mid2_reg_915_pp0_iter27_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_fu_834_p3;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter8_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter9_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter10_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter11_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter12_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter13_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter14_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter15_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter16_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter17_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter18_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter19_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter20_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter21_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter22_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter23_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter24_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter25_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter26_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter27_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter28_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter29_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter30_reg;
    sc_signal< sc_lv<1> > or_cond_mid2_reg_919_pp0_iter31_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_fu_874_p3;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter19_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter20_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter21_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter22_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter23_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter24_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter25_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter26_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter27_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter28_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter29_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter30_reg;
    sc_signal< sc_lv<1> > tmp_37_mid2_reg_923_pp0_iter31_reg;
    sc_signal< sc_lv<9> > r_mid2_fu_882_p3;
    sc_signal< sc_lv<64> > tmp_40_fu_890_p1;
    sc_signal< sc_lv<64> > tmp_40_reg_932;
    sc_signal< sc_lv<64> > tmp_40_reg_932_pp0_iter1_reg;
    sc_signal< sc_lv<64> > tmp_40_reg_932_pp0_iter2_reg;
    sc_signal< sc_lv<64> > tmp_40_reg_932_pp0_iter3_reg;
    sc_signal< sc_lv<64> > tmp_40_reg_932_pp0_iter4_reg;
    sc_signal< sc_lv<64> > tmp_40_reg_932_pp0_iter5_reg;
    sc_signal< sc_lv<64> > tmp_40_reg_932_pp0_iter6_reg;
    sc_signal< sc_lv<64> > tmp_40_reg_932_pp0_iter7_reg;
    sc_signal< sc_lv<10> > buf_val_1_x_addr_reg_948;
    sc_signal< sc_lv<10> > buf_val_1_x_addr_reg_948_pp0_iter1_reg;
    sc_signal< sc_lv<10> > buf_val_1_x_addr_reg_948_pp0_iter2_reg;
    sc_signal< sc_lv<10> > buf_val_1_x_addr_reg_948_pp0_iter3_reg;
    sc_signal< sc_lv<10> > buf_val_1_x_addr_reg_948_pp0_iter4_reg;
    sc_signal< sc_lv<10> > buf_val_1_y_addr_reg_954;
    sc_signal< sc_lv<10> > buf_val_1_y_addr_reg_954_pp0_iter1_reg;
    sc_signal< sc_lv<10> > buf_val_1_y_addr_reg_954_pp0_iter2_reg;
    sc_signal< sc_lv<10> > buf_val_1_y_addr_reg_954_pp0_iter3_reg;
    sc_signal< sc_lv<10> > buf_val_1_y_addr_reg_954_pp0_iter4_reg;
    sc_signal< sc_lv<10> > buf_val_1_z_addr_reg_960;
    sc_signal< sc_lv<10> > buf_val_1_z_addr_reg_960_pp0_iter1_reg;
    sc_signal< sc_lv<10> > buf_val_1_z_addr_reg_960_pp0_iter2_reg;
    sc_signal< sc_lv<10> > buf_val_1_z_addr_reg_960_pp0_iter3_reg;
    sc_signal< sc_lv<10> > buf_val_1_z_addr_reg_960_pp0_iter4_reg;
    sc_signal< sc_lv<10> > buf_val_6_x_addr_reg_966;
    sc_signal< sc_lv<10> > buf_val_6_y_addr_reg_972;
    sc_signal< sc_lv<10> > buf_val_6_z_addr_reg_978;
    sc_signal< sc_lv<11> > c_fu_900_p2;
    sc_signal< sc_lv<32> > buf_val_1_x_q0;
    sc_signal< sc_lv<32> > buf_val_1_x_load_reg_989;
    sc_signal< sc_lv<32> > buf_val_1_y_q0;
    sc_signal< sc_lv<32> > buf_val_1_y_load_reg_994;
    sc_signal< sc_lv<32> > buf_val_1_z_q0;
    sc_signal< sc_lv<32> > buf_val_1_z_load_reg_999;
    sc_signal< sc_lv<32> > buf_val_6_x_q0;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter5_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter6_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter7_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter8_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter9_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter10_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter11_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter12_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter13_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter14_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter15_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter16_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter17_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter18_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter19_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter20_reg;
    sc_signal< sc_lv<32> > buf_val_6_x_load_reg_1004_pp0_iter21_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_q0;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter5_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter6_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter7_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter8_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter9_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter10_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter11_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter12_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter13_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter14_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter15_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter16_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter17_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter18_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter19_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter20_reg;
    sc_signal< sc_lv<32> > buf_val_6_y_load_reg_1010_pp0_iter21_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_q0;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter2_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter3_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter4_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter5_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter6_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter7_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter8_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter9_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter10_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter11_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter12_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter13_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter14_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter15_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter16_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter17_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter18_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter19_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter20_reg;
    sc_signal< sc_lv<32> > buf_val_6_z_load_reg_1016_pp0_iter21_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter14_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter15_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter16_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter17_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter18_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter19_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter20_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter21_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter22_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter23_reg;
    sc_signal< sc_lv<32> > tmp_x_reg_1022_pp0_iter24_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter14_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter15_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter16_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter17_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter18_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter19_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter20_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter21_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter22_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter23_reg;
    sc_signal< sc_lv<32> > tmp_y_reg_1027_pp0_iter24_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter14_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter15_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter16_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter17_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter18_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter19_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter20_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter21_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter22_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter23_reg;
    sc_signal< sc_lv<32> > tmp_z_reg_1032_pp0_iter24_reg;
    sc_signal< sc_lv<10> > buf_val_2_x_addr_reg_1037;
    sc_signal< sc_lv<10> > buf_val_2_x_addr_reg_1037_pp0_iter5_reg;
    sc_signal< sc_lv<10> > buf_val_2_x_addr_reg_1037_pp0_iter6_reg;
    sc_signal< sc_lv<10> > buf_val_2_x_addr_reg_1037_pp0_iter7_reg;
    sc_signal< sc_lv<10> > buf_val_2_x_addr_reg_1037_pp0_iter8_reg;
    sc_signal< sc_lv<10> > buf_val_2_y_addr_reg_1043;
    sc_signal< sc_lv<10> > buf_val_2_y_addr_reg_1043_pp0_iter5_reg;
    sc_signal< sc_lv<10> > buf_val_2_y_addr_reg_1043_pp0_iter6_reg;
    sc_signal< sc_lv<10> > buf_val_2_y_addr_reg_1043_pp0_iter7_reg;
    sc_signal< sc_lv<10> > buf_val_2_y_addr_reg_1043_pp0_iter8_reg;
    sc_signal< sc_lv<10> > buf_val_2_z_addr_reg_1049;
    sc_signal< sc_lv<10> > buf_val_2_z_addr_reg_1049_pp0_iter5_reg;
    sc_signal< sc_lv<10> > buf_val_2_z_addr_reg_1049_pp0_iter6_reg;
    sc_signal< sc_lv<10> > buf_val_2_z_addr_reg_1049_pp0_iter7_reg;
    sc_signal< sc_lv<10> > buf_val_2_z_addr_reg_1049_pp0_iter8_reg;
    sc_signal< sc_lv<32> > grp_fu_653_p2;
    sc_signal< sc_lv<32> > tmp_75_reg_1055;
    sc_signal< sc_lv<32> > grp_fu_658_p2;
    sc_signal< sc_lv<32> > tmp_76_reg_1060;
    sc_signal< sc_lv<32> > grp_fu_663_p2;
    sc_signal< sc_lv<32> > tmp_77_reg_1065;
    sc_signal< sc_lv<32> > buf_val_2_x_q0;
    sc_signal< sc_lv<32> > buf_val_2_x_load_reg_1070;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > buf_val_2_y_q0;
    sc_signal< sc_lv<32> > buf_val_2_y_load_reg_1075;
    sc_signal< sc_lv<32> > buf_val_2_z_q0;
    sc_signal< sc_lv<32> > buf_val_2_z_load_reg_1080;
    sc_signal< sc_lv<10> > buf_val_3_x_addr_reg_1085;
    sc_signal< sc_lv<10> > buf_val_3_x_addr_reg_1085_pp0_iter9_reg;
    sc_signal< sc_lv<10> > buf_val_3_x_addr_reg_1085_pp0_iter10_reg;
    sc_signal< sc_lv<10> > buf_val_3_x_addr_reg_1085_pp0_iter11_reg;
    sc_signal< sc_lv<10> > buf_val_3_x_addr_reg_1085_pp0_iter12_reg;
    sc_signal< sc_lv<10> > buf_val_3_y_addr_reg_1091;
    sc_signal< sc_lv<10> > buf_val_3_y_addr_reg_1091_pp0_iter9_reg;
    sc_signal< sc_lv<10> > buf_val_3_y_addr_reg_1091_pp0_iter10_reg;
    sc_signal< sc_lv<10> > buf_val_3_y_addr_reg_1091_pp0_iter11_reg;
    sc_signal< sc_lv<10> > buf_val_3_y_addr_reg_1091_pp0_iter12_reg;
    sc_signal< sc_lv<10> > buf_val_3_z_addr_reg_1097;
    sc_signal< sc_lv<10> > buf_val_3_z_addr_reg_1097_pp0_iter9_reg;
    sc_signal< sc_lv<10> > buf_val_3_z_addr_reg_1097_pp0_iter10_reg;
    sc_signal< sc_lv<10> > buf_val_3_z_addr_reg_1097_pp0_iter11_reg;
    sc_signal< sc_lv<10> > buf_val_3_z_addr_reg_1097_pp0_iter12_reg;
    sc_signal< sc_lv<10> > buf_val_4_x_addr_reg_1103;
    sc_signal< sc_lv<10> > buf_val_4_x_addr_reg_1103_pp0_iter9_reg;
    sc_signal< sc_lv<10> > buf_val_4_x_addr_reg_1103_pp0_iter10_reg;
    sc_signal< sc_lv<10> > buf_val_4_x_addr_reg_1103_pp0_iter11_reg;
    sc_signal< sc_lv<10> > buf_val_4_x_addr_reg_1103_pp0_iter12_reg;
    sc_signal< sc_lv<10> > buf_val_4_x_addr_reg_1103_pp0_iter13_reg;
    sc_signal< sc_lv<10> > buf_val_4_x_addr_reg_1103_pp0_iter14_reg;
    sc_signal< sc_lv<10> > buf_val_4_x_addr_reg_1103_pp0_iter15_reg;
    sc_signal< sc_lv<10> > buf_val_4_x_addr_reg_1103_pp0_iter16_reg;
    sc_signal< sc_lv<10> > buf_val_4_y_addr_reg_1109;
    sc_signal< sc_lv<10> > buf_val_4_y_addr_reg_1109_pp0_iter9_reg;
    sc_signal< sc_lv<10> > buf_val_4_y_addr_reg_1109_pp0_iter10_reg;
    sc_signal< sc_lv<10> > buf_val_4_y_addr_reg_1109_pp0_iter11_reg;
    sc_signal< sc_lv<10> > buf_val_4_y_addr_reg_1109_pp0_iter12_reg;
    sc_signal< sc_lv<10> > buf_val_4_y_addr_reg_1109_pp0_iter13_reg;
    sc_signal< sc_lv<10> > buf_val_4_y_addr_reg_1109_pp0_iter14_reg;
    sc_signal< sc_lv<10> > buf_val_4_y_addr_reg_1109_pp0_iter15_reg;
    sc_signal< sc_lv<10> > buf_val_4_y_addr_reg_1109_pp0_iter16_reg;
    sc_signal< sc_lv<10> > buf_val_4_z_addr_reg_1115;
    sc_signal< sc_lv<10> > buf_val_4_z_addr_reg_1115_pp0_iter9_reg;
    sc_signal< sc_lv<10> > buf_val_4_z_addr_reg_1115_pp0_iter10_reg;
    sc_signal< sc_lv<10> > buf_val_4_z_addr_reg_1115_pp0_iter11_reg;
    sc_signal< sc_lv<10> > buf_val_4_z_addr_reg_1115_pp0_iter12_reg;
    sc_signal< sc_lv<10> > buf_val_4_z_addr_reg_1115_pp0_iter13_reg;
    sc_signal< sc_lv<10> > buf_val_4_z_addr_reg_1115_pp0_iter14_reg;
    sc_signal< sc_lv<10> > buf_val_4_z_addr_reg_1115_pp0_iter15_reg;
    sc_signal< sc_lv<10> > buf_val_4_z_addr_reg_1115_pp0_iter16_reg;
    sc_signal< sc_lv<10> > buf_val_5_x_addr_reg_1121;
    sc_signal< sc_lv<10> > buf_val_5_x_addr_reg_1121_pp0_iter9_reg;
    sc_signal< sc_lv<10> > buf_val_5_x_addr_reg_1121_pp0_iter10_reg;
    sc_signal< sc_lv<10> > buf_val_5_x_addr_reg_1121_pp0_iter11_reg;
    sc_signal< sc_lv<10> > buf_val_5_x_addr_reg_1121_pp0_iter12_reg;
    sc_signal< sc_lv<10> > buf_val_5_x_addr_reg_1121_pp0_iter13_reg;
    sc_signal< sc_lv<10> > buf_val_5_x_addr_reg_1121_pp0_iter14_reg;
    sc_signal< sc_lv<10> > buf_val_5_x_addr_reg_1121_pp0_iter15_reg;
    sc_signal< sc_lv<10> > buf_val_5_x_addr_reg_1121_pp0_iter16_reg;
    sc_signal< sc_lv<10> > buf_val_5_y_addr_reg_1127;
    sc_signal< sc_lv<10> > buf_val_5_y_addr_reg_1127_pp0_iter9_reg;
    sc_signal< sc_lv<10> > buf_val_5_y_addr_reg_1127_pp0_iter10_reg;
    sc_signal< sc_lv<10> > buf_val_5_y_addr_reg_1127_pp0_iter11_reg;
    sc_signal< sc_lv<10> > buf_val_5_y_addr_reg_1127_pp0_iter12_reg;
    sc_signal< sc_lv<10> > buf_val_5_y_addr_reg_1127_pp0_iter13_reg;
    sc_signal< sc_lv<10> > buf_val_5_y_addr_reg_1127_pp0_iter14_reg;
    sc_signal< sc_lv<10> > buf_val_5_y_addr_reg_1127_pp0_iter15_reg;
    sc_signal< sc_lv<10> > buf_val_5_y_addr_reg_1127_pp0_iter16_reg;
    sc_signal< sc_lv<10> > buf_val_5_z_addr_reg_1133;
    sc_signal< sc_lv<10> > buf_val_5_z_addr_reg_1133_pp0_iter9_reg;
    sc_signal< sc_lv<10> > buf_val_5_z_addr_reg_1133_pp0_iter10_reg;
    sc_signal< sc_lv<10> > buf_val_5_z_addr_reg_1133_pp0_iter11_reg;
    sc_signal< sc_lv<10> > buf_val_5_z_addr_reg_1133_pp0_iter12_reg;
    sc_signal< sc_lv<10> > buf_val_5_z_addr_reg_1133_pp0_iter13_reg;
    sc_signal< sc_lv<10> > buf_val_5_z_addr_reg_1133_pp0_iter14_reg;
    sc_signal< sc_lv<10> > buf_val_5_z_addr_reg_1133_pp0_iter15_reg;
    sc_signal< sc_lv<10> > buf_val_5_z_addr_reg_1133_pp0_iter16_reg;
    sc_signal< sc_lv<32> > grp_fu_563_p2;
    sc_signal< sc_lv<32> > acc_x_reg_1139;
    sc_signal< sc_lv<32> > grp_fu_568_p2;
    sc_signal< sc_lv<32> > acc_y_reg_1144;
    sc_signal< sc_lv<32> > grp_fu_573_p2;
    sc_signal< sc_lv<32> > acc_z_reg_1149;
    sc_signal< sc_lv<32> > grp_fu_668_p2;
    sc_signal< sc_lv<32> > tmp_126_1_reg_1154;
    sc_signal< sc_lv<32> > grp_fu_673_p2;
    sc_signal< sc_lv<32> > tmp_127_1_reg_1159;
    sc_signal< sc_lv<32> > grp_fu_678_p2;
    sc_signal< sc_lv<32> > tmp_128_1_reg_1164;
    sc_signal< sc_lv<32> > buf_val_3_x_q0;
    sc_signal< sc_lv<32> > buf_val_3_x_load_reg_1169;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<32> > buf_val_3_y_q0;
    sc_signal< sc_lv<32> > buf_val_3_y_load_reg_1174;
    sc_signal< sc_lv<32> > buf_val_3_z_q0;
    sc_signal< sc_lv<32> > buf_val_3_z_load_reg_1179;
    sc_signal< sc_lv<32> > grp_fu_578_p2;
    sc_signal< sc_lv<32> > acc_x_1_reg_1184;
    sc_signal< sc_lv<32> > grp_fu_582_p2;
    sc_signal< sc_lv<32> > acc_y_1_reg_1189;
    sc_signal< sc_lv<32> > grp_fu_586_p2;
    sc_signal< sc_lv<32> > acc_z_1_reg_1194;
    sc_signal< sc_lv<32> > grp_fu_683_p2;
    sc_signal< sc_lv<32> > tmp_126_2_reg_1199;
    sc_signal< sc_lv<32> > grp_fu_688_p2;
    sc_signal< sc_lv<32> > tmp_127_2_reg_1204;
    sc_signal< sc_lv<32> > grp_fu_693_p2;
    sc_signal< sc_lv<32> > tmp_128_2_reg_1209;
    sc_signal< sc_lv<32> > buf_val_4_x_q0;
    sc_signal< sc_lv<32> > buf_val_4_x_load_reg_1214;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_lv<32> > buf_val_4_y_q0;
    sc_signal< sc_lv<32> > buf_val_4_y_load_reg_1219;
    sc_signal< sc_lv<32> > buf_val_4_z_q0;
    sc_signal< sc_lv<32> > buf_val_4_z_load_reg_1224;
    sc_signal< sc_lv<32> > grp_fu_590_p2;
    sc_signal< sc_lv<32> > acc_x_2_reg_1229;
    sc_signal< sc_lv<32> > grp_fu_594_p2;
    sc_signal< sc_lv<32> > acc_y_2_reg_1234;
    sc_signal< sc_lv<32> > grp_fu_598_p2;
    sc_signal< sc_lv<32> > acc_z_2_reg_1239;
    sc_signal< sc_lv<32> > grp_fu_698_p2;
    sc_signal< sc_lv<32> > tmp_126_3_reg_1244;
    sc_signal< sc_lv<32> > grp_fu_703_p2;
    sc_signal< sc_lv<32> > tmp_127_3_reg_1249;
    sc_signal< sc_lv<32> > grp_fu_708_p2;
    sc_signal< sc_lv<32> > tmp_128_3_reg_1254;
    sc_signal< sc_lv<32> > buf_val_5_x_q0;
    sc_signal< sc_lv<32> > buf_val_5_x_load_reg_1259;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_lv<32> > buf_val_5_y_q0;
    sc_signal< sc_lv<32> > buf_val_5_y_load_reg_1264;
    sc_signal< sc_lv<32> > buf_val_5_z_q0;
    sc_signal< sc_lv<32> > buf_val_5_z_load_reg_1269;
    sc_signal< sc_lv<32> > grp_fu_602_p2;
    sc_signal< sc_lv<32> > acc_x_3_reg_1274;
    sc_signal< sc_lv<32> > grp_fu_606_p2;
    sc_signal< sc_lv<32> > acc_y_3_reg_1279;
    sc_signal< sc_lv<32> > grp_fu_610_p2;
    sc_signal< sc_lv<32> > acc_z_3_reg_1284;
    sc_signal< sc_lv<32> > grp_fu_713_p2;
    sc_signal< sc_lv<32> > tmp_126_4_reg_1289;
    sc_signal< sc_lv<32> > grp_fu_718_p2;
    sc_signal< sc_lv<32> > tmp_127_4_reg_1294;
    sc_signal< sc_lv<32> > grp_fu_723_p2;
    sc_signal< sc_lv<32> > tmp_128_4_reg_1299;
    sc_signal< sc_lv<32> > grp_fu_614_p2;
    sc_signal< sc_lv<32> > acc_x_4_reg_1304;
    sc_signal< sc_lv<32> > grp_fu_618_p2;
    sc_signal< sc_lv<32> > acc_y_4_reg_1309;
    sc_signal< sc_lv<32> > grp_fu_622_p2;
    sc_signal< sc_lv<32> > acc_z_4_reg_1314;
    sc_signal< sc_lv<32> > grp_fu_728_p2;
    sc_signal< sc_lv<32> > tmp_126_5_reg_1319;
    sc_signal< sc_lv<32> > grp_fu_733_p2;
    sc_signal< sc_lv<32> > tmp_127_5_reg_1324;
    sc_signal< sc_lv<32> > grp_fu_738_p2;
    sc_signal< sc_lv<32> > tmp_128_5_reg_1329;
    sc_signal< sc_lv<32> > grp_fu_743_p2;
    sc_signal< sc_lv<32> > phitmp_reg_1334;
    sc_signal< sc_lv<32> > grp_fu_748_p2;
    sc_signal< sc_lv<32> > phitmp1_reg_1339;
    sc_signal< sc_lv<32> > grp_fu_753_p2;
    sc_signal< sc_lv<32> > phitmp2_reg_1344;
    sc_signal< sc_lv<32> > grp_fu_626_p2;
    sc_signal< sc_lv<32> > acc_x_5_reg_1349;
    sc_signal< sc_lv<32> > grp_fu_630_p2;
    sc_signal< sc_lv<32> > acc_y_5_reg_1354;
    sc_signal< sc_lv<32> > grp_fu_634_p2;
    sc_signal< sc_lv<32> > acc_z_5_reg_1359;
    sc_signal< sc_lv<32> > grp_fu_638_p2;
    sc_signal< sc_lv<32> > acc_x_6_reg_1364;
    sc_signal< sc_lv<32> > grp_fu_643_p2;
    sc_signal< sc_lv<32> > acc_y_6_reg_1369;
    sc_signal< sc_lv<32> > grp_fu_648_p2;
    sc_signal< sc_lv<32> > acc_z_6_reg_1374;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter32;
    sc_signal< sc_lv<10> > buf_val_1_x_address0;
    sc_signal< sc_logic > buf_val_1_x_ce0;
    sc_signal< sc_logic > buf_val_1_x_ce1;
    sc_signal< sc_logic > buf_val_1_x_we1;
    sc_signal< sc_lv<10> > buf_val_2_x_address0;
    sc_signal< sc_logic > buf_val_2_x_ce0;
    sc_signal< sc_logic > buf_val_2_x_ce1;
    sc_signal< sc_logic > buf_val_2_x_we1;
    sc_signal< sc_lv<10> > buf_val_3_x_address0;
    sc_signal< sc_logic > buf_val_3_x_ce0;
    sc_signal< sc_logic > buf_val_3_x_ce1;
    sc_signal< sc_logic > buf_val_3_x_we1;
    sc_signal< sc_logic > buf_val_4_x_ce0;
    sc_signal< sc_logic > buf_val_4_x_ce1;
    sc_signal< sc_logic > buf_val_4_x_we1;
    sc_signal< sc_logic > buf_val_5_x_ce0;
    sc_signal< sc_logic > buf_val_5_x_ce1;
    sc_signal< sc_logic > buf_val_5_x_we1;
    sc_signal< sc_lv<10> > buf_val_6_x_address0;
    sc_signal< sc_logic > buf_val_6_x_ce0;
    sc_signal< sc_logic > buf_val_6_x_ce1;
    sc_signal< sc_logic > buf_val_6_x_we1;
    sc_signal< sc_lv<32> > buf_val_6_x_d1;
    sc_signal< sc_lv<10> > buf_val_1_y_address0;
    sc_signal< sc_logic > buf_val_1_y_ce0;
    sc_signal< sc_logic > buf_val_1_y_ce1;
    sc_signal< sc_logic > buf_val_1_y_we1;
    sc_signal< sc_lv<10> > buf_val_2_y_address0;
    sc_signal< sc_logic > buf_val_2_y_ce0;
    sc_signal< sc_logic > buf_val_2_y_ce1;
    sc_signal< sc_logic > buf_val_2_y_we1;
    sc_signal< sc_lv<10> > buf_val_3_y_address0;
    sc_signal< sc_logic > buf_val_3_y_ce0;
    sc_signal< sc_logic > buf_val_3_y_ce1;
    sc_signal< sc_logic > buf_val_3_y_we1;
    sc_signal< sc_logic > buf_val_4_y_ce0;
    sc_signal< sc_logic > buf_val_4_y_ce1;
    sc_signal< sc_logic > buf_val_4_y_we1;
    sc_signal< sc_logic > buf_val_5_y_ce0;
    sc_signal< sc_logic > buf_val_5_y_ce1;
    sc_signal< sc_logic > buf_val_5_y_we1;
    sc_signal< sc_lv<10> > buf_val_6_y_address0;
    sc_signal< sc_logic > buf_val_6_y_ce0;
    sc_signal< sc_logic > buf_val_6_y_ce1;
    sc_signal< sc_logic > buf_val_6_y_we1;
    sc_signal< sc_lv<32> > buf_val_6_y_d1;
    sc_signal< sc_lv<10> > buf_val_1_z_address0;
    sc_signal< sc_logic > buf_val_1_z_ce0;
    sc_signal< sc_logic > buf_val_1_z_ce1;
    sc_signal< sc_logic > buf_val_1_z_we1;
    sc_signal< sc_lv<10> > buf_val_2_z_address0;
    sc_signal< sc_logic > buf_val_2_z_ce0;
    sc_signal< sc_logic > buf_val_2_z_ce1;
    sc_signal< sc_logic > buf_val_2_z_we1;
    sc_signal< sc_lv<10> > buf_val_3_z_address0;
    sc_signal< sc_logic > buf_val_3_z_ce0;
    sc_signal< sc_logic > buf_val_3_z_ce1;
    sc_signal< sc_logic > buf_val_3_z_we1;
    sc_signal< sc_logic > buf_val_4_z_ce0;
    sc_signal< sc_logic > buf_val_4_z_ce1;
    sc_signal< sc_logic > buf_val_4_z_we1;
    sc_signal< sc_logic > buf_val_5_z_ce0;
    sc_signal< sc_logic > buf_val_5_z_ce1;
    sc_signal< sc_logic > buf_val_5_z_we1;
    sc_signal< sc_lv<10> > buf_val_6_z_address0;
    sc_signal< sc_logic > buf_val_6_z_ce0;
    sc_signal< sc_logic > buf_val_6_z_ce1;
    sc_signal< sc_logic > buf_val_6_z_we1;
    sc_signal< sc_lv<32> > buf_val_6_z_d1;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter15_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter16_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter17_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter18_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter19_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter20_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter21_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter22_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter23_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter24_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter25_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter26_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter27_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter28_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter29_buf_val_z_load_2_6_reg_527;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter15_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter16_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter17_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter18_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter19_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter20_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter21_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter22_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter23_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter24_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter25_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter26_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter27_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter28_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter29_buf_val_y_load_2_6_reg_539;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter15_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter16_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter17_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter18_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter19_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter20_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter21_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter22_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter23_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter24_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter25_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter26_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter27_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter28_buf_val_x_load_2_6_reg_551;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter29_buf_val_x_load_2_6_reg_551;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > tmp_36_fu_764_p2;
    sc_signal< sc_lv<1> > tmp_fu_758_p2;
    sc_signal< sc_lv<1> > exitcond_fu_788_p2;
    sc_signal< sc_lv<9> > r_s_fu_802_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_808_p2;
    sc_signal< sc_lv<1> > tmp_36_mid1_fu_822_p2;
    sc_signal< sc_lv<1> > or_cond_mid1_fu_828_p2;
    sc_signal< sc_lv<1> > or_cond_fu_770_p2;
    sc_signal< sc_lv<8> > tmp_83_fu_842_p4;
    sc_signal< sc_lv<8> > tmp_84_fu_858_p4;
    sc_signal< sc_lv<1> > icmp_fu_852_p2;
    sc_signal< sc_lv<1> > icmp7_fu_868_p2;
    sc_signal< sc_lv<11> > col_assign_mid2_fu_794_p3;
    sc_signal< sc_logic > grp_fu_563_ce;
    sc_signal< sc_logic > grp_fu_568_ce;
    sc_signal< sc_logic > grp_fu_573_ce;
    sc_signal< sc_logic > grp_fu_578_ce;
    sc_signal< sc_logic > grp_fu_582_ce;
    sc_signal< sc_logic > grp_fu_586_ce;
    sc_signal< sc_logic > grp_fu_590_ce;
    sc_signal< sc_logic > grp_fu_594_ce;
    sc_signal< sc_logic > grp_fu_598_ce;
    sc_signal< sc_logic > grp_fu_602_ce;
    sc_signal< sc_logic > grp_fu_606_ce;
    sc_signal< sc_logic > grp_fu_610_ce;
    sc_signal< sc_logic > grp_fu_614_ce;
    sc_signal< sc_logic > grp_fu_618_ce;
    sc_signal< sc_logic > grp_fu_622_ce;
    sc_signal< sc_logic > grp_fu_626_ce;
    sc_signal< sc_logic > grp_fu_630_ce;
    sc_signal< sc_logic > grp_fu_634_ce;
    sc_signal< sc_logic > grp_fu_638_ce;
    sc_signal< sc_logic > grp_fu_643_ce;
    sc_signal< sc_logic > grp_fu_648_ce;
    sc_signal< sc_logic > grp_fu_653_ce;
    sc_signal< sc_logic > grp_fu_658_ce;
    sc_signal< sc_logic > grp_fu_663_ce;
    sc_signal< sc_logic > grp_fu_668_ce;
    sc_signal< sc_logic > grp_fu_673_ce;
    sc_signal< sc_logic > grp_fu_678_ce;
    sc_signal< sc_logic > grp_fu_683_ce;
    sc_signal< sc_logic > grp_fu_688_ce;
    sc_signal< sc_logic > grp_fu_693_ce;
    sc_signal< sc_logic > grp_fu_698_ce;
    sc_signal< sc_logic > grp_fu_703_ce;
    sc_signal< sc_logic > grp_fu_708_ce;
    sc_signal< sc_logic > grp_fu_713_ce;
    sc_signal< sc_logic > grp_fu_718_ce;
    sc_signal< sc_logic > grp_fu_723_ce;
    sc_signal< sc_logic > grp_fu_728_ce;
    sc_signal< sc_logic > grp_fu_733_ce;
    sc_signal< sc_logic > grp_fu_738_ce;
    sc_signal< sc_logic > grp_fu_743_ce;
    sc_signal< sc_logic > grp_fu_748_ce;
    sc_signal< sc_logic > grp_fu_753_ce;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_375;
    sc_signal< bool > ap_condition_76;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state36;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_3D9A9FBE;
    static const sc_lv<32> ap_const_lv32_3E083127;
    static const sc_lv<32> ap_const_lv32_3E3F62B7;
    static const sc_lv<32> ap_const_lv32_3E94A234;
    static const sc_lv<9> ap_const_lv9_1B4;
    static const sc_lv<9> ap_const_lv9_5;
    static const sc_lv<19> ap_const_lv19_6DC00;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state36();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state29_pp0_stage0_iter27();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter28();
    void thread_ap_block_state31_pp0_stage0_iter29();
    void thread_ap_block_state32_pp0_stage0_iter33();
    void thread_ap_block_state33_pp0_stage0_iter30();
    void thread_ap_block_state34_pp0_stage0_iter31();
    void thread_ap_block_state35_pp0_stage0_iter32();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_375();
    void thread_ap_condition_76();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_reg_pp0_iter0_buf_val_x_load_2_6_reg_551();
    void thread_ap_phi_reg_pp0_iter0_buf_val_y_load_2_6_reg_539();
    void thread_ap_phi_reg_pp0_iter0_buf_val_z_load_2_6_reg_527();
    void thread_ap_predicate_op116_read_state3();
    void thread_ap_predicate_op318_write_state32();
    void thread_ap_ready();
    void thread_buf_val_1_x_address0();
    void thread_buf_val_1_x_ce0();
    void thread_buf_val_1_x_ce1();
    void thread_buf_val_1_x_we1();
    void thread_buf_val_1_y_address0();
    void thread_buf_val_1_y_ce0();
    void thread_buf_val_1_y_ce1();
    void thread_buf_val_1_y_we1();
    void thread_buf_val_1_z_address0();
    void thread_buf_val_1_z_ce0();
    void thread_buf_val_1_z_ce1();
    void thread_buf_val_1_z_we1();
    void thread_buf_val_2_x_address0();
    void thread_buf_val_2_x_ce0();
    void thread_buf_val_2_x_ce1();
    void thread_buf_val_2_x_we1();
    void thread_buf_val_2_y_address0();
    void thread_buf_val_2_y_ce0();
    void thread_buf_val_2_y_ce1();
    void thread_buf_val_2_y_we1();
    void thread_buf_val_2_z_address0();
    void thread_buf_val_2_z_ce0();
    void thread_buf_val_2_z_ce1();
    void thread_buf_val_2_z_we1();
    void thread_buf_val_3_x_address0();
    void thread_buf_val_3_x_ce0();
    void thread_buf_val_3_x_ce1();
    void thread_buf_val_3_x_we1();
    void thread_buf_val_3_y_address0();
    void thread_buf_val_3_y_ce0();
    void thread_buf_val_3_y_ce1();
    void thread_buf_val_3_y_we1();
    void thread_buf_val_3_z_address0();
    void thread_buf_val_3_z_ce0();
    void thread_buf_val_3_z_ce1();
    void thread_buf_val_3_z_we1();
    void thread_buf_val_4_x_ce0();
    void thread_buf_val_4_x_ce1();
    void thread_buf_val_4_x_we1();
    void thread_buf_val_4_y_ce0();
    void thread_buf_val_4_y_ce1();
    void thread_buf_val_4_y_we1();
    void thread_buf_val_4_z_ce0();
    void thread_buf_val_4_z_ce1();
    void thread_buf_val_4_z_we1();
    void thread_buf_val_5_x_ce0();
    void thread_buf_val_5_x_ce1();
    void thread_buf_val_5_x_we1();
    void thread_buf_val_5_y_ce0();
    void thread_buf_val_5_y_ce1();
    void thread_buf_val_5_y_we1();
    void thread_buf_val_5_z_ce0();
    void thread_buf_val_5_z_ce1();
    void thread_buf_val_5_z_we1();
    void thread_buf_val_6_x_address0();
    void thread_buf_val_6_x_ce0();
    void thread_buf_val_6_x_ce1();
    void thread_buf_val_6_x_d1();
    void thread_buf_val_6_x_we1();
    void thread_buf_val_6_y_address0();
    void thread_buf_val_6_y_ce0();
    void thread_buf_val_6_y_ce1();
    void thread_buf_val_6_y_d1();
    void thread_buf_val_6_y_we1();
    void thread_buf_val_6_z_address0();
    void thread_buf_val_6_z_ce0();
    void thread_buf_val_6_z_ce1();
    void thread_buf_val_6_z_d1();
    void thread_buf_val_6_z_we1();
    void thread_c_fu_900_p2();
    void thread_col_assign_mid2_fu_794_p3();
    void thread_exitcond_flatten_fu_776_p2();
    void thread_exitcond_fu_788_p2();
    void thread_gradient_x_blk_n();
    void thread_gradient_x_read();
    void thread_gradient_y_blk_n();
    void thread_gradient_y_read();
    void thread_gradient_z_blk_n();
    void thread_gradient_z_read();
    void thread_grp_fu_563_ce();
    void thread_grp_fu_568_ce();
    void thread_grp_fu_573_ce();
    void thread_grp_fu_578_ce();
    void thread_grp_fu_582_ce();
    void thread_grp_fu_586_ce();
    void thread_grp_fu_590_ce();
    void thread_grp_fu_594_ce();
    void thread_grp_fu_598_ce();
    void thread_grp_fu_602_ce();
    void thread_grp_fu_606_ce();
    void thread_grp_fu_610_ce();
    void thread_grp_fu_614_ce();
    void thread_grp_fu_618_ce();
    void thread_grp_fu_622_ce();
    void thread_grp_fu_626_ce();
    void thread_grp_fu_630_ce();
    void thread_grp_fu_634_ce();
    void thread_grp_fu_638_ce();
    void thread_grp_fu_643_ce();
    void thread_grp_fu_648_ce();
    void thread_grp_fu_653_ce();
    void thread_grp_fu_658_ce();
    void thread_grp_fu_663_ce();
    void thread_grp_fu_668_ce();
    void thread_grp_fu_673_ce();
    void thread_grp_fu_678_ce();
    void thread_grp_fu_683_ce();
    void thread_grp_fu_688_ce();
    void thread_grp_fu_693_ce();
    void thread_grp_fu_698_ce();
    void thread_grp_fu_703_ce();
    void thread_grp_fu_708_ce();
    void thread_grp_fu_713_ce();
    void thread_grp_fu_718_ce();
    void thread_grp_fu_723_ce();
    void thread_grp_fu_728_ce();
    void thread_grp_fu_733_ce();
    void thread_grp_fu_738_ce();
    void thread_grp_fu_743_ce();
    void thread_grp_fu_748_ce();
    void thread_grp_fu_753_ce();
    void thread_icmp7_fu_868_p2();
    void thread_icmp_fu_852_p2();
    void thread_indvar_flatten_next_fu_782_p2();
    void thread_internal_ap_ready();
    void thread_or_cond_fu_770_p2();
    void thread_or_cond_mid1_fu_828_p2();
    void thread_or_cond_mid2_fu_834_p3();
    void thread_r_mid2_fu_882_p3();
    void thread_r_s_fu_802_p2();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_36_fu_764_p2();
    void thread_tmp_36_mid1_fu_822_p2();
    void thread_tmp_37_mid2_fu_874_p3();
    void thread_tmp_40_fu_890_p1();
    void thread_tmp_83_fu_842_p4();
    void thread_tmp_84_fu_858_p4();
    void thread_tmp_fu_758_p2();
    void thread_tmp_mid1_fu_808_p2();
    void thread_tmp_mid2_fu_814_p3();
    void thread_y_filtered_x_blk_n();
    void thread_y_filtered_x_din();
    void thread_y_filtered_x_write();
    void thread_y_filtered_y_blk_n();
    void thread_y_filtered_y_din();
    void thread_y_filtered_y_write();
    void thread_y_filtered_z_blk_n();
    void thread_y_filtered_z_din();
    void thread_y_filtered_z_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
