include mapped_io
include usart
include timer

const
  ACSR*    = MappedIoRegister[uint8](0x20)
  TIMSK1*  = MappedIoRegister[uint8](0x21)
  TIFR1*   = MappedIoRegister[uint8](0x22)
  PINB*    = MappedIoRegister[uint8](0x23)
  DDRB*    = MappedIoRegister[uint8](0x24)
  PORTB*   = MappedIoRegister[uint8](0x25)
  ADCSRA*  = MappedIoRegister[uint8](0x26)
  ADCSRB*  = MappedIoRegister[uint8](0x27)
  ADMUX*   = MappedIoRegister[uint8](0x28)
  PIND*    = MappedIoRegister[uint8](0x29)
  DDRD*    = MappedIoRegister[uint8](0x2A)
  PORTD*   = MappedIoRegister[uint8](0x2B)
  PINE*    = MappedIoRegister[uint8](0x2C)
  DDRE*    = MappedIoRegister[uint8](0x2D)
  PORTE*   = MappedIoRegister[uint8](0x2E)
  PIM0*    = MappedIoRegister[uint8](0x2F)
  PIFR0*   = MappedIoRegister[uint8](0x30)
  PCNF0*   = MappedIoRegister[uint8](0x31)
  PCTL0*   = MappedIoRegister[uint8](0x32)
  PIM2*    = MappedIoRegister[uint8](0x33)
  PIFR2*   = MappedIoRegister[uint8](0x34)
  PCNF2*   = MappedIoRegister[uint8](0x35)
  PCTL2*   = MappedIoRegister[uint8](0x36)
  SPCR*    = MappedIoRegister[uint8](0x37)
  SPSR*    = MappedIoRegister[uint8](0x38)
  GPIOR0*  = MappedIoRegister[uint8](0x39)
  GPIOR1*  = MappedIoRegister[uint8](0x3A)
  GPIOR2*  = MappedIoRegister[uint8](0x3B)
  EECR*    = MappedIoRegister[uint8](0x3C)
  EEDR*    = MappedIoRegister[uint8](0x3D)
  EEAR*    = MappedIoRegister[uint16](0x3E)
  EEARL*   = MappedIoRegister[uint8](0x3E)
  EEARH*   = MappedIoRegister[uint8](0x3F)
  EIFR*    = MappedIoRegister[uint8](0x40)
  EIMSK*   = MappedIoRegister[uint8](0x41)
  OCR0SB*  = MappedIoRegister[uint16](0x42)
  OCR0SBL* = MappedIoRegister[uint8](0x42)
  OCR0SBH* = MappedIoRegister[uint8](0x43)
  OCR0RB*  = MappedIoRegister[uint16](0x44)
  OCR0RBL* = MappedIoRegister[uint8](0x44)
  OCR0RBH* = MappedIoRegister[uint8](0x45)
  OCR2SB*  = MappedIoRegister[uint16](0x46)
  OCR2SBL* = MappedIoRegister[uint8](0x46)
  OCR2SBH* = MappedIoRegister[uint8](0x47)
  OCR2RB*  = MappedIoRegister[uint16](0x48)
  OCR2RBL* = MappedIoRegister[uint8](0x48)
  OCR2RBH* = MappedIoRegister[uint8](0x49)
  OCR0RA*  = MappedIoRegister[uint16](0x4A)
  OCR0RAL* = MappedIoRegister[uint8](0x4A)
  OCR0RAH* = MappedIoRegister[uint8](0x4B)
  ADC*     = MappedIoRegister[uint16](0x4C)
  ADCL*    = MappedIoRegister[uint8](0x4C)
  ADCH*    = MappedIoRegister[uint8](0x4D)
  OCR2RA*  = MappedIoRegister[uint16](0x4E)
  OCR2RAL* = MappedIoRegister[uint8](0x4E)
  OCR2RAH* = MappedIoRegister[uint8](0x4F)
  SMCR*    = MappedIoRegister[uint8](0x53)
  MCUSR*   = MappedIoRegister[uint8](0x54)
  MCUCR*   = MappedIoRegister[uint8](0x55)
  SPDR*    = MappedIoRegister[uint8](0x56)
  SPMCSR*  = MappedIoRegister[uint8](0x57)
  DACL*    = MappedIoRegister[uint8](0x58)
  DACH*    = MappedIoRegister[uint8](0x59)
  TCNT1*   = MappedIoRegister[uint16](0x5A)
  TCNT1L*  = MappedIoRegister[uint8](0x5A)
  TCNT1H*  = MappedIoRegister[uint8](0x5B)
  SP*      = MappedIoRegister[uint16](0x5D)
  SPL*     = MappedIoRegister[uint8](0x5D)
  SPH*     = MappedIoRegister[uint8](0x5E)
  SREG*    = MappedIoRegister[uint8](0x5F)
  OCR0SA*  = MappedIoRegister[uint16](0x60)
  OCR0SAL* = MappedIoRegister[uint8](0x60)
  OCR0SAH* = MappedIoRegister[uint8](0x61)
  PFRC0A*  = MappedIoRegister[uint8](0x62)
  PFRC0B*  = MappedIoRegister[uint8](0x63)
  OCR2SA*  = MappedIoRegister[uint16](0x64)
  OCR2SAL* = MappedIoRegister[uint8](0x64)
  OCR2SAH* = MappedIoRegister[uint8](0x65)
  PFRC2A*  = MappedIoRegister[uint8](0x66)
  PFRC2B*  = MappedIoRegister[uint8](0x67)
  PICR0*   = MappedIoRegister[uint16](0x68)
  PICR0L*  = MappedIoRegister[uint8](0x68)
  PICR0H*  = MappedIoRegister[uint8](0x69)
  PSOC0*   = MappedIoRegister[uint8](0x6A)
  PICR2L*  = MappedIoRegister[uint8](0x6C)
  PICR2H*  = MappedIoRegister[uint8](0x6D)
  PSOC2*   = MappedIoRegister[uint8](0x6E)
  POM2*    = MappedIoRegister[uint8](0x6F)
  PCNFE2*  = MappedIoRegister[uint8](0x70)
  PASDLY2* = MappedIoRegister[uint8](0x71)
  DACON*   = MappedIoRegister[uint8](0x76)
  DIDR0*   = MappedIoRegister[uint8](0x77)
  DIDR1*   = MappedIoRegister[uint8](0x78)
  AMP0CSR* = MappedIoRegister[uint8](0x79)
  AC1ECON* = MappedIoRegister[uint8](0x7A)
  AC2ECON* = MappedIoRegister[uint8](0x7B)
  AC3ECON* = MappedIoRegister[uint8](0x7C)
  AC1CON*  = MappedIoRegister[uint8](0x7D)
  AC2CON*  = MappedIoRegister[uint8](0x7E)
  AC3CON*  = MappedIoRegister[uint8](0x7F)
  BGCRR*   = MappedIoRegister[uint8](0x80)
  BGCCR*   = MappedIoRegister[uint8](0x81)
  WDTCSR*  = MappedIoRegister[uint8](0x82)
  CLKPR*   = MappedIoRegister[uint8](0x83)
  CLKCSR*  = MappedIoRegister[uint8](0x84)
  CLKSELR* = MappedIoRegister[uint8](0x85)
  PRR*     = MappedIoRegister[uint8](0x86)
  PLLCSR*  = MappedIoRegister[uint8](0x87)
  OSCCAL*  = MappedIoRegister[uint8](0x88)
  EICRA*   = MappedIoRegister[uint8](0x89)
  TCCR1B*  = MappedIoRegister[uint8](0x8A)
  ICR1*    = MappedIoRegister[uint16](0x8C)
  ICR1L*   = MappedIoRegister[uint8](0x8C)
  ICR1H*   = MappedIoRegister[uint8](0x8D)

const
  portb* = Port(direction: DDRB, output: PORTB, input: PINB)
  portd* = Port(direction: DDRD, output: PORTD, input: PIND)
  porte* = Port(direction: DDRE, output: PORTE, input: PINE)

