

================================================================
== Vitis HLS Report for 'conv2d_2'
================================================================
* Date:           Sun Dec 24 01:15:05 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4951809|  4951809|  59.600 ms|  59.600 ms|  4951809|  4951809|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- conv2d1_conv2d1_2_conv2d1_3     |  4951808|  4951808|        46|          -|          -|  107648|        no|
        | + conv2d1_4_conv2d1_5_conv2d1_6  |       41|       41|        10|          4|          1|       9|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 14 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%br_ln66 = br void" [../src/hls/cnn.cpp:66]   --->   Operation 16 'br' 'br_ln66' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.47>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten79 = phi i17 0, void %.lr.ph25, i17 %add_ln66, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:66]   --->   Operation 17 'phi' 'indvar_flatten79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i6 1, void %.lr.ph25, i6 %select_ln66_2, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:66]   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten50 = phi i12 0, void %.lr.ph25, i12 %select_ln69, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:69]   --->   Operation 19 'phi' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ii = phi i6 1, void %.lr.ph25, i6 %ii_cast6_mid2, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:66]   --->   Operation 20 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph25, i6 %add_ln72, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:72]   --->   Operation 21 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.02ns)   --->   "%add_ln66 = add i17 %indvar_flatten79, i17 1" [../src/hls/cnn.cpp:66]   --->   Operation 22 'add' 'add_ln66' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i" [../src/hls/cnn.cpp:66]   --->   Operation 23 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%empty = mul i12 %i_cast, i12 58" [../src/hls/cnn.cpp:66]   --->   Operation 24 'mul' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ii_cast = zext i6 %ii" [../src/hls/cnn.cpp:66]   --->   Operation 25 'zext' 'ii_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.89ns)   --->   "%tmp = add i7 %ii_cast, i7 69" [../src/hls/cnn.cpp:66]   --->   Operation 26 'add' 'tmp' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_cast = sext i7 %tmp" [../src/hls/cnn.cpp:66]   --->   Operation 27 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.96ns)   --->   "%mul4811 = add i12 %tmp_cast, i12 %empty" [../src/hls/cnn.cpp:66]   --->   Operation 28 'add' 'mul4811' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.88ns)   --->   "%icmp_ln66 = icmp_eq  i17 %indvar_flatten79, i17 107648" [../src/hls/cnn.cpp:66]   --->   Operation 29 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %._crit_edge21.loopexit, void %._crit_edge26.loopexit" [../src/hls/cnn.cpp:66]   --->   Operation 30 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.86ns)   --->   "%icmp_ln69 = icmp_eq  i12 %indvar_flatten50, i12 1856" [../src/hls/cnn.cpp:69]   --->   Operation 31 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.44ns)   --->   "%select_ln66 = select i1 %icmp_ln69, i6 1, i6 %ii" [../src/hls/cnn.cpp:66]   --->   Operation 32 'select' 'select_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.88ns)   --->   "%add_ln66_1 = add i6 %i, i6 1" [../src/hls/cnn.cpp:66]   --->   Operation 33 'add' 'add_ln66_1' <Predicate = (!icmp_ln66)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i6 %add_ln66_1" [../src/hls/cnn.cpp:66]   --->   Operation 34 'zext' 'i_cast_mid1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.82ns)   --->   "%p_mid161 = mul i12 %i_cast_mid1, i12 58" [../src/hls/cnn.cpp:66]   --->   Operation 35 'mul' 'p_mid161' <Predicate = (!icmp_ln66)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node mul4811_mid1)   --->   "%select_ln66_1 = select i1 %icmp_ln69, i12 %p_mid161, i12 %empty" [../src/hls/cnn.cpp:66]   --->   Operation 36 'select' 'select_ln66_1' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.96ns)   --->   "%mul4811_mid171 = add i12 %p_mid161, i12 4038" [../src/hls/cnn.cpp:66]   --->   Operation 37 'add' 'mul4811_mid171' <Predicate = (!icmp_ln66)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln66)   --->   "%xor_ln66 = xor i1 %icmp_ln69, i1 1" [../src/hls/cnn.cpp:66]   --->   Operation 38 'xor' 'xor_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.87ns)   --->   "%icmp_ln72 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:72]   --->   Operation 39 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln66)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln66 = and i1 %icmp_ln72, i1 %xor_ln66" [../src/hls/cnn.cpp:66]   --->   Operation 40 'and' 'and_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.44ns)   --->   "%select_ln66_2 = select i1 %icmp_ln69, i6 %add_ln66_1, i6 %i" [../src/hls/cnn.cpp:66]   --->   Operation 41 'select' 'select_ln66_2' <Predicate = (!icmp_ln66)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.88ns)   --->   "%add_ln69 = add i6 %select_ln66, i6 1" [../src/hls/cnn.cpp:69]   --->   Operation 42 'add' 'add_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node iii_mid2)   --->   "%empty_87 = or i1 %and_ln66, i1 %icmp_ln69" [../src/hls/cnn.cpp:66]   --->   Operation 43 'or' 'empty_87' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.44ns) (out node of the LUT)   --->   "%iii_mid2 = select i1 %empty_87, i6 0, i6 %iii" [../src/hls/cnn.cpp:66]   --->   Operation 44 'select' 'iii_mid2' <Predicate = (!icmp_ln66)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.44ns)   --->   "%ii_cast6_mid2 = select i1 %and_ln66, i6 %add_ln69, i6 %select_ln66" [../src/hls/cnn.cpp:66]   --->   Operation 45 'select' 'ii_cast6_mid2' <Predicate = (!icmp_ln66)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ii_cast_mid1 = zext i6 %add_ln69" [../src/hls/cnn.cpp:69]   --->   Operation 46 'zext' 'ii_cast_mid1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.89ns)   --->   "%tmp_mid1 = add i7 %ii_cast_mid1, i7 69" [../src/hls/cnn.cpp:69]   --->   Operation 47 'add' 'tmp_mid1' <Predicate = (!icmp_ln66)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node mul4811_mid1)   --->   "%tmp_cast_mid1 = sext i7 %tmp_mid1" [../src/hls/cnn.cpp:69]   --->   Operation 48 'sext' 'tmp_cast_mid1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.96ns) (out node of the LUT)   --->   "%mul4811_mid1 = add i12 %tmp_cast_mid1, i12 %select_ln66_1" [../src/hls/cnn.cpp:69]   --->   Operation 49 'add' 'mul4811_mid1' <Predicate = (!icmp_ln66)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node empty_88)   --->   "%select_ln66_3 = select i1 %icmp_ln69, i12 %mul4811_mid171, i12 %mul4811" [../src/hls/cnn.cpp:66]   --->   Operation 50 'select' 'select_ln66_3' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.43ns) (out node of the LUT)   --->   "%empty_88 = select i1 %and_ln66, i12 %mul4811_mid1, i12 %select_ln66_3" [../src/hls/cnn.cpp:66]   --->   Operation 51 'select' 'empty_88' <Predicate = (!icmp_ln66)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:72]   --->   Operation 52 'zext' 'zext_ln72' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%layer_2_bias_addr = getelementptr i32 %layer_2_bias, i64 0, i64 %zext_ln72" [../src/hls/cnn.cpp:75]   --->   Operation 53 'getelementptr' 'layer_2_bias_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.35ns)   --->   "%output_sum = load i5 %layer_2_bias_addr" [../src/hls/cnn.cpp:75]   --->   Operation 54 'load' 'output_sum' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [../src/hls/cnn.cpp:109]   --->   Operation 55 'ret' 'ret_ln109' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_conv2d1_2_conv2d1_3_str"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 107648, i64 107648, i64 107648"   --->   Operation 57 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_2_conv2d1_3_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%ii_cast6_mid2_cast = zext i6 %ii_cast6_mid2" [../src/hls/cnn.cpp:66]   --->   Operation 59 'zext' 'ii_cast6_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%add52_mid2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %empty_88, i5 0" [../src/hls/cnn.cpp:66]   --->   Operation 60 'bitconcatenate' 'add52_mid2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:72]   --->   Operation 61 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:72]   --->   Operation 62 'zext' 'zext_ln72_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../src/hls/cnn.cpp:72]   --->   Operation 63 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (1.35ns)   --->   "%output_sum = load i5 %layer_2_bias_addr" [../src/hls/cnn.cpp:75]   --->   Operation 64 'load' 'output_sum' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 65 [1/1] (0.88ns)   --->   "%p_mid116 = add i6 %select_ln66_2, i6 63" [../src/hls/cnn.cpp:66]   --->   Operation 65 'add' 'p_mid116' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl3_mid = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_mid116, i6 0" [../src/hls/cnn.cpp:66]   --->   Operation 66 'bitconcatenate' 'p_shl3_mid' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl4_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_mid116, i2 0" [../src/hls/cnn.cpp:66]   --->   Operation 67 'bitconcatenate' 'p_shl4_mid' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl4_cast_mid130 = zext i8 %p_shl4_mid" [../src/hls/cnn.cpp:66]   --->   Operation 68 'zext' 'p_shl4_cast_mid130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.96ns)   --->   "%p_mid132 = sub i12 %p_shl3_mid, i12 %p_shl4_cast_mid130" [../src/hls/cnn.cpp:66]   --->   Operation 69 'sub' 'p_mid132' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.48ns)   --->   "%br_ln77 = br void" [../src/hls/cnn.cpp:77]   --->   Operation 70 'br' 'br_ln77' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 6.56>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten42 = phi i4 0, void %._crit_edge21.loopexit, i4 %add_ln77, void %.split4" [../src/hls/cnn.cpp:77]   --->   Operation 71 'phi' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%iv = phi i1 0, void %._crit_edge21.loopexit, i1 %select_ln77_1, void %.split4" [../src/hls/cnn.cpp:92]   --->   Operation 72 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %._crit_edge21.loopexit, i4 %select_ln80_4, void %.split4" [../src/hls/cnn.cpp:80]   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%v = phi i3 7, void %._crit_edge21.loopexit, i3 %select_ln80_3, void %.split4" [../src/hls/cnn.cpp:80]   --->   Operation 74 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%vi = phi i3 7, void %._crit_edge21.loopexit, i3 %add_ln92, void %.split4" [../src/hls/cnn.cpp:92]   --->   Operation 75 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i3 %v" [../src/hls/cnn.cpp:80]   --->   Operation 76 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.88ns)   --->   "%empty_80 = add i6 %sext_ln80, i6 %select_ln66_2" [../src/hls/cnn.cpp:80]   --->   Operation 77 'add' 'empty_80' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.74ns)   --->   "%indvars_iv_next37 = add i3 %v, i3 1" [../src/hls/cnn.cpp:80]   --->   Operation 78 'add' 'indvars_iv_next37' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%indvars_iv_next37_cast = zext i3 %indvars_iv_next37" [../src/hls/cnn.cpp:80]   --->   Operation 79 'zext' 'indvars_iv_next37_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_80, i6 0" [../src/hls/cnn.cpp:80]   --->   Operation 80 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_80, i2 0" [../src/hls/cnn.cpp:80]   --->   Operation 81 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i8 %p_shl4" [../src/hls/cnn.cpp:80]   --->   Operation 82 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.96ns)   --->   "%empty_81 = sub i12 %p_shl3, i12 %p_shl4_cast" [../src/hls/cnn.cpp:80]   --->   Operation 83 'sub' 'empty_81' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_82 = trunc i3 %indvars_iv_next37" [../src/hls/cnn.cpp:80]   --->   Operation 84 'trunc' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_82, i2 0" [../src/hls/cnn.cpp:80]   --->   Operation 85 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.86ns)   --->   "%sub_ln91 = sub i4 %p_shl, i4 %indvars_iv_next37_cast" [../src/hls/cnn.cpp:91]   --->   Operation 86 'sub' 'sub_ln91' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.88ns)   --->   "%icmp_ln77 = icmp_eq  i4 %indvar_flatten42, i4 9" [../src/hls/cnn.cpp:77]   --->   Operation 87 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %.split4, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:77]   --->   Operation 88 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.88ns)   --->   "%icmp_ln80 = icmp_eq  i4 %indvar_flatten, i4 9" [../src/hls/cnn.cpp:80]   --->   Operation 89 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.27ns)   --->   "%select_ln77 = select i1 %icmp_ln80, i3 7, i3 %v" [../src/hls/cnn.cpp:77]   --->   Operation 90 'select' 'select_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.33ns)   --->   "%xor_ln92 = xor i1 %iv, i1 1" [../src/hls/cnn.cpp:92]   --->   Operation 91 'xor' 'xor_ln92' <Predicate = (!icmp_ln77)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.26ns)   --->   "%select_ln77_1 = select i1 %icmp_ln80, i1 %xor_ln92, i1 %iv" [../src/hls/cnn.cpp:77]   --->   Operation 92 'select' 'select_ln77_1' <Predicate = (!icmp_ln77)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i1 %select_ln77_1" [../src/hls/cnn.cpp:77]   --->   Operation 93 'zext' 'zext_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.26ns)   --->   "%select_ln77_2 = select i1 %icmp_ln80, i1 %iv, i1 %xor_ln92" [../src/hls/cnn.cpp:77]   --->   Operation 94 'select' 'select_ln77_2' <Predicate = (!icmp_ln77)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i1 %select_ln77_2" [../src/hls/cnn.cpp:77]   --->   Operation 95 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln80_1)   --->   "%select_ln77_3 = select i1 %icmp_ln80, i4 0, i4 %sub_ln91" [../src/hls/cnn.cpp:77]   --->   Operation 96 'select' 'select_ln77_3' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln80_2)   --->   "%select_ln77_4 = select i1 %icmp_ln80, i12 %p_mid132, i12 %empty_81" [../src/hls/cnn.cpp:77]   --->   Operation 97 'select' 'select_ln77_4' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%xor_ln77 = xor i1 %icmp_ln80, i1 1" [../src/hls/cnn.cpp:77]   --->   Operation 98 'xor' 'xor_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.69ns)   --->   "%icmp_ln83 = icmp_eq  i3 %vi, i3 2" [../src/hls/cnn.cpp:83]   --->   Operation 99 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln77)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %icmp_ln83, i1 %xor_ln77" [../src/hls/cnn.cpp:77]   --->   Operation 100 'and' 'and_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.74ns)   --->   "%indvars_iv_next37_dup = add i3 %select_ln77, i3 1" [../src/hls/cnn.cpp:77]   --->   Operation 101 'add' 'indvars_iv_next37_dup' <Predicate = (!icmp_ln77)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln80)   --->   "%or_ln80 = or i1 %and_ln77, i1 %icmp_ln80" [../src/hls/cnn.cpp:80]   --->   Operation 102 'or' 'or_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln80 = select i1 %or_ln80, i3 7, i3 %vi" [../src/hls/cnn.cpp:80]   --->   Operation 103 'select' 'select_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln80_1 = sext i3 %indvars_iv_next37_dup" [../src/hls/cnn.cpp:80]   --->   Operation 104 'sext' 'sext_ln80_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.88ns)   --->   "%p_mid1 = add i6 %sext_ln80_1, i6 %select_ln66_2" [../src/hls/cnn.cpp:80]   --->   Operation 105 'add' 'p_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.74ns)   --->   "%indvars_iv_next37_mid1 = add i3 %select_ln77, i3 2" [../src/hls/cnn.cpp:77]   --->   Operation 106 'add' 'indvars_iv_next37_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%indvars_iv_next37_cast_mid1 = zext i3 %indvars_iv_next37_mid1" [../src/hls/cnn.cpp:77]   --->   Operation 107 'zext' 'indvars_iv_next37_cast_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_mid1, i6 0" [../src/hls/cnn.cpp:80]   --->   Operation 108 'bitconcatenate' 'p_shl3_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_mid1, i2 0" [../src/hls/cnn.cpp:80]   --->   Operation 109 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl4_cast_mid1 = zext i8 %p_shl4_mid1" [../src/hls/cnn.cpp:80]   --->   Operation 110 'zext' 'p_shl4_cast_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.96ns)   --->   "%p_mid13 = sub i12 %p_shl3_mid1, i12 %p_shl4_cast_mid1" [../src/hls/cnn.cpp:80]   --->   Operation 111 'sub' 'p_mid13' <Predicate = (!icmp_ln77)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%empty_84 = trunc i3 %indvars_iv_next37_mid1" [../src/hls/cnn.cpp:77]   --->   Operation 112 'trunc' 'empty_84' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_84, i2 0" [../src/hls/cnn.cpp:77]   --->   Operation 113 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.86ns)   --->   "%sub_ln91_1 = sub i4 %p_shl_mid1, i4 %indvars_iv_next37_cast_mid1" [../src/hls/cnn.cpp:91]   --->   Operation 114 'sub' 'sub_ln91_1' <Predicate = (!icmp_ln77)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln80_1 = select i1 %and_ln77, i4 %sub_ln91_1, i4 %select_ln77_3" [../src/hls/cnn.cpp:80]   --->   Operation 115 'select' 'select_ln80_1' <Predicate = (!icmp_ln77)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln80_2 = select i1 %and_ln77, i12 %p_mid13, i12 %select_ln77_4" [../src/hls/cnn.cpp:80]   --->   Operation 116 'select' 'select_ln80_2' <Predicate = (!icmp_ln77)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln80 = add i12 %select_ln80_2, i12 %ii_cast6_mid2_cast" [../src/hls/cnn.cpp:80]   --->   Operation 117 'add' 'add_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 118 [1/1] (0.27ns)   --->   "%select_ln80_3 = select i1 %and_ln77, i3 %indvars_iv_next37_dup, i3 %select_ln77" [../src/hls/cnn.cpp:80]   --->   Operation 118 'select' 'select_ln80_3' <Predicate = (!icmp_ln77)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%empty_85 = trunc i3 %select_ln80" [../src/hls/cnn.cpp:80]   --->   Operation 119 'trunc' 'empty_85' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.62ns)   --->   "%add_ln87 = add i2 %empty_85, i2 %zext_ln77" [../src/hls/cnn.cpp:87]   --->   Operation 120 'add' 'add_ln87' <Predicate = (!icmp_ln77)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i2 %add_ln87" [../src/hls/cnn.cpp:87]   --->   Operation 121 'sext' 'sext_ln87' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln87_1 = add i12 %sext_ln87, i12 %add_ln80" [../src/hls/cnn.cpp:87]   --->   Operation 122 'add' 'add_ln87_1' <Predicate = (!icmp_ln77)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i12 %add_ln87_1" [../src/hls/cnn.cpp:87]   --->   Operation 123 'zext' 'zext_ln87' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln87" [../src/hls/cnn.cpp:87]   --->   Operation 124 'getelementptr' 'input_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:87]   --->   Operation 125 'load' 'input_load' <Predicate = (!icmp_ln77)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i2 %empty_85" [../src/hls/cnn.cpp:92]   --->   Operation 126 'sext' 'sext_ln92' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln92_1 = add i4 %sext_ln92, i4 %select_ln80_1" [../src/hls/cnn.cpp:92]   --->   Operation 127 'add' 'add_ln92_1' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 128 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln92_2 = add i4 %zext_ln77_1, i4 %add_ln92_1" [../src/hls/cnn.cpp:92]   --->   Operation 128 'add' 'add_ln92_2' <Predicate = (!icmp_ln77)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln92_2, i5 0" [../src/hls/cnn.cpp:92]   --->   Operation 129 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.92ns)   --->   "%add_ln91 = add i9 %shl_ln, i9 %zext_ln72_1" [../src/hls/cnn.cpp:91]   --->   Operation 130 'add' 'add_ln91' <Predicate = (!icmp_ln77)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i9 %add_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 131 'zext' 'zext_ln91' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%layer_2_weights_addr = getelementptr i32 %layer_2_weights, i64 0, i64 %zext_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 132 'getelementptr' 'layer_2_weights_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (1.35ns)   --->   "%layer_2_weights_load = load i9 %layer_2_weights_addr" [../src/hls/cnn.cpp:91]   --->   Operation 133 'load' 'layer_2_weights_load' <Predicate = (!icmp_ln77)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 134 [1/1] (0.86ns)   --->   "%add_ln80_1 = add i4 %indvar_flatten, i4 1" [../src/hls/cnn.cpp:80]   --->   Operation 134 'add' 'add_ln80_1' <Predicate = (!icmp_ln77)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 135 [1/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:87]   --->   Operation 135 'load' 'input_load' <Predicate = (!icmp_ln77)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_5 : Operation 136 [1/2] (1.35ns)   --->   "%layer_2_weights_load = load i9 %layer_2_weights_addr" [../src/hls/cnn.cpp:91]   --->   Operation 136 'load' 'layer_2_weights_load' <Predicate = (!icmp_ln77)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 137 [4/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:89]   --->   Operation 137 'fmul' 'mul' <Predicate = (!icmp_ln77)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 138 [3/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:89]   --->   Operation 138 'fmul' 'mul' <Predicate = (!icmp_ln77)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.01>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%add4115 = phi i32 %output_sum, void %._crit_edge21.loopexit, i32 %add, void %.split4"   --->   Operation 139 'phi' 'add4115' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.86ns)   --->   "%add_ln77 = add i4 %indvar_flatten42, i4 1" [../src/hls/cnn.cpp:77]   --->   Operation 140 'add' 'add_ln77' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 141 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.74ns)   --->   "%add_ln92 = add i3 %select_ln80, i3 1" [../src/hls/cnn.cpp:92]   --->   Operation 142 'add' 'add_ln92' <Predicate = (!icmp_ln77)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [2/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:89]   --->   Operation 143 'fmul' 'mul' <Predicate = (!icmp_ln77)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.45ns)   --->   "%select_ln80_4 = select i1 %icmp_ln80, i4 1, i4 %add_ln80_1" [../src/hls/cnn.cpp:80]   --->   Operation 144 'select' 'select_ln80_4' <Predicate = (!icmp_ln77)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 145 [1/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:89]   --->   Operation 145 'fmul' 'mul' <Predicate = (!icmp_ln77)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 146 [5/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:85]   --->   Operation 146 'fadd' 'add' <Predicate = (!icmp_ln77)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.0>
ST_10 : Operation 147 [4/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:85]   --->   Operation 147 'fadd' 'add' <Predicate = (!icmp_ln77)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.0>
ST_11 : Operation 148 [3/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:85]   --->   Operation 148 'fadd' 'add' <Predicate = (!icmp_ln77)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.0>
ST_12 : Operation 149 [2/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:85]   --->   Operation 149 'fadd' 'add' <Predicate = (!icmp_ln77)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.0>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_4_conv2d1_5_conv2d1_6_str"   --->   Operation 150 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 151 'speclooptripcount' 'empty_83' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv2d1_5_conv2d1_6_str"   --->   Operation 153 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:83]   --->   Operation 155 'specloopname' 'specloopname_ln83' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_13 : Operation 156 [1/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:85]   --->   Operation 156 'fadd' 'add' <Predicate = (!icmp_ln77)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 3.34>
ST_14 : Operation 158 [2/2] (3.34ns)   --->   "%tmp_34 = fcmp_olt  i32 %add4115, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 158 'fcmp' 'tmp_34' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (1.02ns)   --->   "%add_ln102 = add i17 %zext_ln72_2, i17 %add52_mid2" [../src/hls/cnn.cpp:102]   --->   Operation 159 'add' 'add_ln102' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [1/1] (0.88ns)   --->   "%add_ln72 = add i6 %iii_mid2, i6 1" [../src/hls/cnn.cpp:72]   --->   Operation 160 'add' 'add_ln72' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.96ns)   --->   "%add_ln69_1 = add i12 %indvar_flatten50, i12 1" [../src/hls/cnn.cpp:69]   --->   Operation 161 'add' 'add_ln69_1' <Predicate = (!icmp_ln69)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.43ns)   --->   "%select_ln69 = select i1 %icmp_ln69, i12 1, i12 %add_ln69_1" [../src/hls/cnn.cpp:69]   --->   Operation 162 'select' 'select_ln69' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 8> <Delay = 5.22>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add4115" [../src/hls/cnn.cpp:49]   --->   Operation 163 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 164 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 165 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 166 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 167 [1/1] (0.97ns)   --->   "%icmp_ln49_4 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 167 'icmp' 'icmp_ln49_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node output_sum_1)   --->   "%or_ln49 = or i1 %icmp_ln49_4, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 168 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/2] (3.34ns)   --->   "%tmp_34 = fcmp_olt  i32 %add4115, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 169 'fcmp' 'tmp_34' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node output_sum_1)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_34" [../src/hls/cnn.cpp:49]   --->   Operation 170 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.52ns) (out node of the LUT)   --->   "%output_sum_1 = select i1 %and_ln49, i32 0, i32 %add4115" [../src/hls/cnn.cpp:49]   --->   Operation 171 'select' 'output_sum_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i17 %add_ln102" [../src/hls/cnn.cpp:102]   --->   Operation 172 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln102" [../src/hls/cnn.cpp:102]   --->   Operation 173 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (1.35ns)   --->   "%store_ln105 = store i32 %output_sum_1, i17 %output_addr" [../src/hls/cnn.cpp:105]   --->   Operation 174 'store' 'store_ln105' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 107648> <RAM>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 175 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln66                     (br               ) [ 0111111111111111]
indvar_flatten79            (phi              ) [ 0010000000000000]
i                           (phi              ) [ 0010000000000000]
indvar_flatten50            (phi              ) [ 0011111111111110]
ii                          (phi              ) [ 0010000000000000]
iii                         (phi              ) [ 0010000000000000]
add_ln66                    (add              ) [ 0111111111111111]
i_cast                      (zext             ) [ 0000000000000000]
empty                       (mul              ) [ 0000000000000000]
ii_cast                     (zext             ) [ 0000000000000000]
tmp                         (add              ) [ 0000000000000000]
tmp_cast                    (sext             ) [ 0000000000000000]
mul4811                     (add              ) [ 0000000000000000]
icmp_ln66                   (icmp             ) [ 0011111111111111]
br_ln66                     (br               ) [ 0000000000000000]
icmp_ln69                   (icmp             ) [ 0001111111111110]
select_ln66                 (select           ) [ 0000000000000000]
add_ln66_1                  (add              ) [ 0000000000000000]
i_cast_mid1                 (zext             ) [ 0000000000000000]
p_mid161                    (mul              ) [ 0000000000000000]
select_ln66_1               (select           ) [ 0000000000000000]
mul4811_mid171              (add              ) [ 0000000000000000]
xor_ln66                    (xor              ) [ 0000000000000000]
icmp_ln72                   (icmp             ) [ 0000000000000000]
and_ln66                    (and              ) [ 0000000000000000]
select_ln66_2               (select           ) [ 0111111111111111]
add_ln69                    (add              ) [ 0000000000000000]
empty_87                    (or               ) [ 0000000000000000]
iii_mid2                    (select           ) [ 0001111111111110]
ii_cast6_mid2               (select           ) [ 0111111111111111]
ii_cast_mid1                (zext             ) [ 0000000000000000]
tmp_mid1                    (add              ) [ 0000000000000000]
tmp_cast_mid1               (sext             ) [ 0000000000000000]
mul4811_mid1                (add              ) [ 0000000000000000]
select_ln66_3               (select           ) [ 0000000000000000]
empty_88                    (select           ) [ 0001000000000000]
zext_ln72                   (zext             ) [ 0000000000000000]
layer_2_bias_addr           (getelementptr    ) [ 0001000000000000]
ret_ln109                   (ret              ) [ 0000000000000000]
specloopname_ln0            (specloopname     ) [ 0000000000000000]
empty_86                    (speclooptripcount) [ 0000000000000000]
specloopname_ln0            (specloopname     ) [ 0000000000000000]
ii_cast6_mid2_cast          (zext             ) [ 0000111111111100]
add52_mid2                  (bitconcatenate   ) [ 0000111111111110]
zext_ln72_1                 (zext             ) [ 0000111111111100]
zext_ln72_2                 (zext             ) [ 0000111111111110]
specloopname_ln72           (specloopname     ) [ 0000000000000000]
output_sum                  (load             ) [ 0011111111111111]
p_mid116                    (add              ) [ 0000000000000000]
p_shl3_mid                  (bitconcatenate   ) [ 0000000000000000]
p_shl4_mid                  (bitconcatenate   ) [ 0000000000000000]
p_shl4_cast_mid130          (zext             ) [ 0000000000000000]
p_mid132                    (sub              ) [ 0000111111111100]
br_ln77                     (br               ) [ 0011111111111111]
indvar_flatten42            (phi              ) [ 0000111100000000]
iv                          (phi              ) [ 0000100000000000]
indvar_flatten              (phi              ) [ 0000100000000000]
v                           (phi              ) [ 0000100000000000]
vi                          (phi              ) [ 0000100000000000]
sext_ln80                   (sext             ) [ 0000000000000000]
empty_80                    (add              ) [ 0000000000000000]
indvars_iv_next37           (add              ) [ 0000000000000000]
indvars_iv_next37_cast      (zext             ) [ 0000000000000000]
p_shl3                      (bitconcatenate   ) [ 0000000000000000]
p_shl4                      (bitconcatenate   ) [ 0000000000000000]
p_shl4_cast                 (zext             ) [ 0000000000000000]
empty_81                    (sub              ) [ 0000000000000000]
empty_82                    (trunc            ) [ 0000000000000000]
p_shl                       (bitconcatenate   ) [ 0000000000000000]
sub_ln91                    (sub              ) [ 0000000000000000]
icmp_ln77                   (icmp             ) [ 0011111111111111]
br_ln77                     (br               ) [ 0000000000000000]
icmp_ln80                   (icmp             ) [ 0000011100000000]
select_ln77                 (select           ) [ 0000000000000000]
xor_ln92                    (xor              ) [ 0000000000000000]
select_ln77_1               (select           ) [ 0011111111111111]
zext_ln77                   (zext             ) [ 0000000000000000]
select_ln77_2               (select           ) [ 0000000000000000]
zext_ln77_1                 (zext             ) [ 0000000000000000]
select_ln77_3               (select           ) [ 0000000000000000]
select_ln77_4               (select           ) [ 0000000000000000]
xor_ln77                    (xor              ) [ 0000000000000000]
icmp_ln83                   (icmp             ) [ 0000000000000000]
and_ln77                    (and              ) [ 0000000000000000]
indvars_iv_next37_dup       (add              ) [ 0000000000000000]
or_ln80                     (or               ) [ 0000000000000000]
select_ln80                 (select           ) [ 0000011100000000]
sext_ln80_1                 (sext             ) [ 0000000000000000]
p_mid1                      (add              ) [ 0000000000000000]
indvars_iv_next37_mid1      (add              ) [ 0000000000000000]
indvars_iv_next37_cast_mid1 (zext             ) [ 0000000000000000]
p_shl3_mid1                 (bitconcatenate   ) [ 0000000000000000]
p_shl4_mid1                 (bitconcatenate   ) [ 0000000000000000]
p_shl4_cast_mid1            (zext             ) [ 0000000000000000]
p_mid13                     (sub              ) [ 0000000000000000]
empty_84                    (trunc            ) [ 0000000000000000]
p_shl_mid1                  (bitconcatenate   ) [ 0000000000000000]
sub_ln91_1                  (sub              ) [ 0000000000000000]
select_ln80_1               (select           ) [ 0000000000000000]
select_ln80_2               (select           ) [ 0000000000000000]
add_ln80                    (add              ) [ 0000000000000000]
select_ln80_3               (select           ) [ 0011111111111111]
empty_85                    (trunc            ) [ 0000000000000000]
add_ln87                    (add              ) [ 0000000000000000]
sext_ln87                   (sext             ) [ 0000000000000000]
add_ln87_1                  (add              ) [ 0000000000000000]
zext_ln87                   (zext             ) [ 0000000000000000]
input_addr                  (getelementptr    ) [ 0000010000000000]
sext_ln92                   (sext             ) [ 0000000000000000]
add_ln92_1                  (add              ) [ 0000000000000000]
add_ln92_2                  (add              ) [ 0000000000000000]
shl_ln                      (bitconcatenate   ) [ 0000000000000000]
add_ln91                    (add              ) [ 0000000000000000]
zext_ln91                   (zext             ) [ 0000000000000000]
layer_2_weights_addr        (getelementptr    ) [ 0000010000000000]
add_ln80_1                  (add              ) [ 0000011100000000]
input_load                  (load             ) [ 0000101110000000]
layer_2_weights_load        (load             ) [ 0000101110000000]
add4115                     (phi              ) [ 0000111111111111]
add_ln77                    (add              ) [ 0011111111111111]
specpipeline_ln0            (specpipeline     ) [ 0000000000000000]
add_ln92                    (add              ) [ 0011111111111111]
select_ln80_4               (select           ) [ 0011111111111111]
mul                         (fmul             ) [ 0000111101111100]
specloopname_ln0            (specloopname     ) [ 0000000000000000]
empty_83                    (speclooptripcount) [ 0000000000000000]
specpipeline_ln0            (specpipeline     ) [ 0000000000000000]
specloopname_ln0            (specloopname     ) [ 0000000000000000]
specpipeline_ln0            (specpipeline     ) [ 0000000000000000]
specloopname_ln83           (specloopname     ) [ 0000000000000000]
add                         (fadd             ) [ 0011111111111111]
br_ln0                      (br               ) [ 0011111111111111]
add_ln102                   (add              ) [ 0000000000000001]
add_ln72                    (add              ) [ 0110000000000001]
add_ln69_1                  (add              ) [ 0000000000000000]
select_ln69                 (select           ) [ 0110000000000001]
bitcast_ln49                (bitcast          ) [ 0000000000000000]
tmp_s                       (partselect       ) [ 0000000000000000]
trunc_ln49                  (trunc            ) [ 0000000000000000]
icmp_ln49                   (icmp             ) [ 0000000000000000]
icmp_ln49_4                 (icmp             ) [ 0000000000000000]
or_ln49                     (or               ) [ 0000000000000000]
tmp_34                      (fcmp             ) [ 0000000000000000]
and_ln49                    (and              ) [ 0000000000000000]
output_sum_1                (select           ) [ 0000000000000000]
zext_ln102                  (zext             ) [ 0000000000000000]
output_addr                 (getelementptr    ) [ 0000000000000000]
store_ln105                 (store            ) [ 0000000000000000]
br_ln0                      (br               ) [ 0111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_2_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_2_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d1_conv2d1_2_conv2d1_3_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d1_2_conv2d1_3_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i12.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d1_4_conv2d1_5_conv2d1_6_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d1_5_conv2d1_6_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="layer_2_bias_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_2_bias_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_sum/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="input_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="12" slack="0"/>
<pin id="125" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="layer_2_weights_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="9" slack="0"/>
<pin id="138" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_2_weights_addr/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_2_weights_load/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="output_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="17" slack="0"/>
<pin id="151" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/15 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln105_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="17" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/15 "/>
</bind>
</comp>

<comp id="160" class="1005" name="indvar_flatten79_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="17" slack="1"/>
<pin id="162" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten79 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="indvar_flatten79_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="17" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten79/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="1"/>
<pin id="173" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="6" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="indvar_flatten50_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="1"/>
<pin id="184" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten50 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvar_flatten50_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="12" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten50/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="ii_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="1"/>
<pin id="196" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="ii_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="iii_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="1"/>
<pin id="207" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="iii_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="6" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="indvar_flatten42_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="1"/>
<pin id="218" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten42 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="indvar_flatten42_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="4" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten42/4 "/>
</bind>
</comp>

<comp id="228" class="1005" name="iv_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="iv (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="iv_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iv/4 "/>
</bind>
</comp>

<comp id="239" class="1005" name="indvar_flatten_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="indvar_flatten_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="4" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="250" class="1005" name="v_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="1"/>
<pin id="252" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="v_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v/4 "/>
</bind>
</comp>

<comp id="261" class="1005" name="vi_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="1"/>
<pin id="263" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vi (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="vi_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="3" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vi/4 "/>
</bind>
</comp>

<comp id="272" class="1005" name="add4115_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add4115 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="add4115_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="4"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add4115/7 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/9 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_34/14 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln66_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="17" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="i_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="empty_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="7" slack="0"/>
<pin id="312" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="ii_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="7" slack="0"/>
<pin id="322" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="mul4811_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="12" slack="0"/>
<pin id="332" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul4811/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln66_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="17" slack="0"/>
<pin id="337" dir="0" index="1" bw="16" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln69_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="12" slack="0"/>
<pin id="343" dir="0" index="1" bw="12" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln66_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="6" slack="0"/>
<pin id="351" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln66_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="i_cast_mid1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="0"/>
<pin id="363" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_mid1/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_mid161_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="0"/>
<pin id="367" dir="0" index="1" bw="7" slack="0"/>
<pin id="368" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid161/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln66_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="12" slack="0"/>
<pin id="374" dir="0" index="2" bw="12" slack="0"/>
<pin id="375" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="mul4811_mid171_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="12" slack="0"/>
<pin id="381" dir="0" index="1" bw="7" slack="0"/>
<pin id="382" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul4811_mid171/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="xor_ln66_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln72_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="0" index="1" bw="6" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="and_ln66_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln66_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="6" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_2/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln69_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="empty_87_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_87/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="iii_mid2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="6" slack="0"/>
<pin id="427" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iii_mid2/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="ii_cast6_mid2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="6" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_cast6_mid2/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="ii_cast_mid1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast_mid1/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_mid1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="0"/>
<pin id="445" dir="0" index="1" bw="7" slack="0"/>
<pin id="446" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_cast_mid1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_mid1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="mul4811_mid1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="0"/>
<pin id="455" dir="0" index="1" bw="12" slack="0"/>
<pin id="456" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul4811_mid1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln66_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="12" slack="0"/>
<pin id="462" dir="0" index="2" bw="12" slack="0"/>
<pin id="463" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_3/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="empty_88_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="12" slack="0"/>
<pin id="470" dir="0" index="2" bw="12" slack="0"/>
<pin id="471" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_88/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln72_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="ii_cast6_mid2_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="1"/>
<pin id="482" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast6_mid2_cast/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add52_mid2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="17" slack="0"/>
<pin id="485" dir="0" index="1" bw="12" slack="1"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="17" slack="5"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add52_mid2/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln72_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="1"/>
<pin id="492" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln72_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="1"/>
<pin id="495" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_2/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_mid116_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="1"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid116/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_shl3_mid_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="12" slack="0"/>
<pin id="503" dir="0" index="1" bw="6" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_mid/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_shl4_mid_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="6" slack="0"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_mid/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_shl4_cast_mid130_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast_mid130/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_mid132_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="12" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid132/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sext_ln80_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="empty_80_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="0" index="1" bw="6" slack="2"/>
<pin id="534" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_80/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="indvars_iv_next37_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next37/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="indvars_iv_next37_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_next37_cast/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_shl3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="12" slack="0"/>
<pin id="548" dir="0" index="1" bw="6" slack="0"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_shl4_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="6" slack="0"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_shl4_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="empty_81_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="12" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_81/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="empty_82_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="0"/>
<pin id="574" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_82/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_shl_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="sub_ln91_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="0" index="1" bw="3" slack="0"/>
<pin id="587" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln91/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln77_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="0"/>
<pin id="592" dir="0" index="1" bw="4" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln80_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="0"/>
<pin id="598" dir="0" index="1" bw="4" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln77_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="0" index="2" bw="3" slack="0"/>
<pin id="606" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="xor_ln92_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="select_ln77_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_1/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln77_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln77_2_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_2/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln77_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="select_ln77_3_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="0" index="2" bw="4" slack="0"/>
<pin id="644" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_3/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="select_ln77_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="12" slack="1"/>
<pin id="651" dir="0" index="2" bw="12" slack="0"/>
<pin id="652" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_4/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="xor_ln77_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="icmp_ln83_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="3" slack="0"/>
<pin id="663" dir="0" index="1" bw="3" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="and_ln77_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="indvars_iv_next37_dup_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next37_dup/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="or_ln80_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="select_ln80_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="0" index="2" bw="3" slack="0"/>
<pin id="689" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/4 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sext_ln80_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="3" slack="0"/>
<pin id="695" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_1/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="p_mid1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="3" slack="0"/>
<pin id="699" dir="0" index="1" bw="6" slack="2"/>
<pin id="700" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="indvars_iv_next37_mid1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="0"/>
<pin id="704" dir="0" index="1" bw="3" slack="0"/>
<pin id="705" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next37_mid1/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="indvars_iv_next37_cast_mid1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="0"/>
<pin id="710" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_next37_cast_mid1/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="p_shl3_mid1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="12" slack="0"/>
<pin id="714" dir="0" index="1" bw="6" slack="0"/>
<pin id="715" dir="0" index="2" bw="1" slack="0"/>
<pin id="716" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_mid1/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_shl4_mid1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="0" index="1" bw="6" slack="0"/>
<pin id="723" dir="0" index="2" bw="1" slack="0"/>
<pin id="724" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_mid1/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="p_shl4_cast_mid1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast_mid1/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="p_mid13_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="12" slack="0"/>
<pin id="734" dir="0" index="1" bw="8" slack="0"/>
<pin id="735" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid13/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="empty_84_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="3" slack="0"/>
<pin id="740" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_84/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_shl_mid1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="0"/>
<pin id="744" dir="0" index="1" bw="2" slack="0"/>
<pin id="745" dir="0" index="2" bw="1" slack="0"/>
<pin id="746" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sub_ln91_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="0"/>
<pin id="752" dir="0" index="1" bw="3" slack="0"/>
<pin id="753" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln91_1/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="select_ln80_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="4" slack="0"/>
<pin id="759" dir="0" index="2" bw="4" slack="0"/>
<pin id="760" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_1/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="select_ln80_2_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="12" slack="0"/>
<pin id="767" dir="0" index="2" bw="12" slack="0"/>
<pin id="768" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_2/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln80_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="12" slack="0"/>
<pin id="774" dir="0" index="1" bw="6" slack="1"/>
<pin id="775" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="select_ln80_3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="3" slack="0"/>
<pin id="780" dir="0" index="2" bw="3" slack="0"/>
<pin id="781" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_3/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="empty_85_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="3" slack="0"/>
<pin id="787" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_85/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln87_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="2" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sext_ln87_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="2" slack="0"/>
<pin id="797" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="add_ln87_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="2" slack="0"/>
<pin id="801" dir="0" index="1" bw="12" slack="0"/>
<pin id="802" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/4 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln87_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="12" slack="0"/>
<pin id="807" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sext_ln92_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="2" slack="0"/>
<pin id="812" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92/4 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln92_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="2" slack="0"/>
<pin id="816" dir="0" index="1" bw="4" slack="0"/>
<pin id="817" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="add_ln92_2_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="4" slack="0"/>
<pin id="823" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_2/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="shl_ln_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="9" slack="0"/>
<pin id="828" dir="0" index="1" bw="4" slack="0"/>
<pin id="829" dir="0" index="2" bw="1" slack="0"/>
<pin id="830" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="834" class="1004" name="add_ln91_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="9" slack="0"/>
<pin id="836" dir="0" index="1" bw="6" slack="1"/>
<pin id="837" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/4 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln91_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="9" slack="0"/>
<pin id="841" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln80_1_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="4" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_1/4 "/>
</bind>
</comp>

<comp id="850" class="1004" name="add_ln77_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="4" slack="3"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/7 "/>
</bind>
</comp>

<comp id="856" class="1004" name="add_ln92_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="3" slack="3"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/7 "/>
</bind>
</comp>

<comp id="861" class="1004" name="select_ln80_4_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="3"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="0" index="2" bw="4" slack="3"/>
<pin id="865" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_4/7 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln102_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="6" slack="5"/>
<pin id="869" dir="0" index="1" bw="17" slack="5"/>
<pin id="870" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/14 "/>
</bind>
</comp>

<comp id="871" class="1004" name="add_ln72_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="6" slack="6"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/14 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln69_1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="12" slack="6"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_1/14 "/>
</bind>
</comp>

<comp id="882" class="1004" name="select_ln69_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="6"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="0" index="2" bw="12" slack="0"/>
<pin id="886" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln69/14 "/>
</bind>
</comp>

<comp id="889" class="1004" name="bitcast_ln49_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="2"/>
<pin id="891" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49/15 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_s_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="0"/>
<pin id="895" dir="0" index="1" bw="32" slack="0"/>
<pin id="896" dir="0" index="2" bw="6" slack="0"/>
<pin id="897" dir="0" index="3" bw="6" slack="0"/>
<pin id="898" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="903" class="1004" name="trunc_ln49_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/15 "/>
</bind>
</comp>

<comp id="907" class="1004" name="icmp_ln49_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/15 "/>
</bind>
</comp>

<comp id="913" class="1004" name="icmp_ln49_4_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="23" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_4/15 "/>
</bind>
</comp>

<comp id="919" class="1004" name="or_ln49_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/15 "/>
</bind>
</comp>

<comp id="925" class="1004" name="and_ln49_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/15 "/>
</bind>
</comp>

<comp id="931" class="1004" name="output_sum_1_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="0"/>
<pin id="934" dir="0" index="2" bw="32" slack="2"/>
<pin id="935" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_sum_1/15 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln102_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="17" slack="1"/>
<pin id="942" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/15 "/>
</bind>
</comp>

<comp id="944" class="1005" name="add_ln66_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="17" slack="0"/>
<pin id="946" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="952" class="1005" name="icmp_ln69_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="6"/>
<pin id="954" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="957" class="1005" name="select_ln66_2_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="6" slack="0"/>
<pin id="959" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln66_2 "/>
</bind>
</comp>

<comp id="965" class="1005" name="iii_mid2_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="6" slack="1"/>
<pin id="967" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii_mid2 "/>
</bind>
</comp>

<comp id="972" class="1005" name="ii_cast6_mid2_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="6" slack="0"/>
<pin id="974" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ii_cast6_mid2 "/>
</bind>
</comp>

<comp id="978" class="1005" name="empty_88_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="12" slack="1"/>
<pin id="980" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty_88 "/>
</bind>
</comp>

<comp id="983" class="1005" name="layer_2_bias_addr_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="5" slack="1"/>
<pin id="985" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_2_bias_addr "/>
</bind>
</comp>

<comp id="988" class="1005" name="ii_cast6_mid2_cast_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="12" slack="1"/>
<pin id="990" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ii_cast6_mid2_cast "/>
</bind>
</comp>

<comp id="993" class="1005" name="add52_mid2_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="17" slack="5"/>
<pin id="995" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="add52_mid2 "/>
</bind>
</comp>

<comp id="998" class="1005" name="zext_ln72_1_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="9" slack="1"/>
<pin id="1000" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln72_1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="zext_ln72_2_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="17" slack="5"/>
<pin id="1005" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln72_2 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="output_sum_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="4"/>
<pin id="1010" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="output_sum "/>
</bind>
</comp>

<comp id="1013" class="1005" name="p_mid132_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="12" slack="1"/>
<pin id="1015" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_mid132 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="icmp_ln77_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="icmp_ln80_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="3"/>
<pin id="1024" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="select_ln77_1_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="select_ln77_1 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="select_ln80_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="3" slack="3"/>
<pin id="1034" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="select_ln80 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="select_ln80_3_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="3" slack="0"/>
<pin id="1039" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln80_3 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="input_addr_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="12" slack="1"/>
<pin id="1044" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1047" class="1005" name="layer_2_weights_addr_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="9" slack="1"/>
<pin id="1049" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer_2_weights_addr "/>
</bind>
</comp>

<comp id="1052" class="1005" name="add_ln80_1_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="4" slack="3"/>
<pin id="1054" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="add_ln80_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="input_load_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="1"/>
<pin id="1059" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1062" class="1005" name="layer_2_weights_load_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="1"/>
<pin id="1064" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_2_weights_load "/>
</bind>
</comp>

<comp id="1067" class="1005" name="add_ln77_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="4" slack="1"/>
<pin id="1069" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="add_ln92_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="3" slack="1"/>
<pin id="1074" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln92 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="select_ln80_4_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="4" slack="1"/>
<pin id="1079" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln80_4 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="mul_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="1"/>
<pin id="1084" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1087" class="1005" name="add_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="1"/>
<pin id="1089" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="1092" class="1005" name="add_ln102_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="17" slack="1"/>
<pin id="1094" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln102 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="add_ln72_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="6" slack="1"/>
<pin id="1099" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="select_ln69_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="12" slack="1"/>
<pin id="1104" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln69 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="58" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="62" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="62" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="281"><net_src comp="275" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="286"><net_src comp="272" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="128" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="141" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="272" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="94" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="164" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="175" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="18" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="198" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="20" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="309" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="164" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="22" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="186" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="10" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="198" pin="4"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="175" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="10" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="18" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="341" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="365" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="309" pin="2"/><net_sink comp="371" pin=2"/></net>

<net id="383"><net_src comp="365" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="26" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="341" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="28" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="209" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="30" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="385" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="341" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="355" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="175" pin="4"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="347" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="10" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="397" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="341" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="14" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="209" pin="4"/><net_sink comp="423" pin=2"/></net>

<net id="436"><net_src comp="397" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="411" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="347" pin="3"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="411" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="20" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="371" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="341" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="379" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="329" pin="2"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="397" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="453" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="459" pin="3"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="423" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="488"><net_src comp="44" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="46" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="500"><net_src comp="50" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="52" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="14" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="514"><net_src comp="54" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="496" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="56" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="509" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="501" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="517" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="254" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="254" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="64" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="52" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="531" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="14" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="559"><net_src comp="54" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="531" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="56" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="565"><net_src comp="554" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="546" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="536" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="66" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="572" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="56" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="588"><net_src comp="576" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="542" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="220" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="68" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="243" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="68" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="62" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="254" pin="4"/><net_sink comp="602" pin=2"/></net>

<net id="614"><net_src comp="232" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="28" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="596" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="232" pin="4"/><net_sink comp="616" pin=2"/></net>

<net id="627"><net_src comp="616" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="596" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="232" pin="4"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="610" pin="2"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="596" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="58" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="584" pin="2"/><net_sink comp="640" pin=2"/></net>

<net id="653"><net_src comp="596" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="566" pin="2"/><net_sink comp="648" pin=2"/></net>

<net id="659"><net_src comp="596" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="28" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="265" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="70" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="661" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="655" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="602" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="64" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="667" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="596" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="679" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="62" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="265" pin="4"/><net_sink comp="685" pin=2"/></net>

<net id="696"><net_src comp="673" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="693" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="706"><net_src comp="602" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="70" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="52" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="697" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="14" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="725"><net_src comp="54" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="697" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="56" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="731"><net_src comp="720" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="712" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="728" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="702" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="747"><net_src comp="66" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="56" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="754"><net_src comp="742" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="708" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="667" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="750" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="640" pin="3"/><net_sink comp="756" pin=2"/></net>

<net id="769"><net_src comp="667" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="732" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="648" pin="3"/><net_sink comp="764" pin=2"/></net>

<net id="776"><net_src comp="764" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="782"><net_src comp="667" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="673" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="602" pin="3"/><net_sink comp="777" pin=2"/></net>

<net id="788"><net_src comp="685" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="785" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="624" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="789" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="795" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="772" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="808"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="813"><net_src comp="785" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="810" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="756" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="636" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="814" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="831"><net_src comp="72" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="820" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="833"><net_src comp="46" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="838"><net_src comp="826" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="834" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="848"><net_src comp="243" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="74" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="216" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="74" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="64" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="74" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="875"><net_src comp="10" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="880"><net_src comp="182" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="96" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="887"><net_src comp="96" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="888"><net_src comp="876" pin="2"/><net_sink comp="882" pin=2"/></net>

<net id="892"><net_src comp="272" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="899"><net_src comp="98" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="889" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="901"><net_src comp="100" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="902"><net_src comp="102" pin="0"/><net_sink comp="893" pin=3"/></net>

<net id="906"><net_src comp="889" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="911"><net_src comp="893" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="104" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="903" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="106" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="913" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="907" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="919" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="293" pin="2"/><net_sink comp="925" pin=1"/></net>

<net id="936"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="94" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="938"><net_src comp="272" pin="1"/><net_sink comp="931" pin=2"/></net>

<net id="939"><net_src comp="931" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="943"><net_src comp="940" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="947"><net_src comp="299" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="955"><net_src comp="341" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="960"><net_src comp="403" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="963"><net_src comp="957" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="964"><net_src comp="957" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="968"><net_src comp="423" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="971"><net_src comp="965" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="975"><net_src comp="431" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="981"><net_src comp="467" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="986"><net_src comp="108" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="991"><net_src comp="480" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="996"><net_src comp="483" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1001"><net_src comp="490" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1006"><net_src comp="493" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1011"><net_src comp="115" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1016"><net_src comp="521" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1021"><net_src comp="590" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="596" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1030"><net_src comp="616" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1035"><net_src comp="685" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1040"><net_src comp="777" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1045"><net_src comp="121" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="1050"><net_src comp="134" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1055"><net_src comp="844" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="861" pin=2"/></net>

<net id="1060"><net_src comp="128" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1065"><net_src comp="141" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="1070"><net_src comp="850" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1075"><net_src comp="856" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1080"><net_src comp="861" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1085"><net_src comp="287" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1090"><net_src comp="282" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1095"><net_src comp="867" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1100"><net_src comp="871" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1105"><net_src comp="882" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="186" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {15 }
 - Input state : 
	Port: conv2d.2 : input_r | {4 5 }
	Port: conv2d.2 : layer_2_weights | {4 5 }
	Port: conv2d.2 : layer_2_bias | {2 3 }
  - Chain level:
	State 1
	State 2
		add_ln66 : 1
		i_cast : 1
		empty : 2
		ii_cast : 1
		tmp : 2
		tmp_cast : 3
		mul4811 : 4
		icmp_ln66 : 1
		br_ln66 : 2
		icmp_ln69 : 1
		select_ln66 : 2
		add_ln66_1 : 1
		i_cast_mid1 : 2
		p_mid161 : 3
		select_ln66_1 : 4
		mul4811_mid171 : 4
		xor_ln66 : 2
		icmp_ln72 : 1
		and_ln66 : 2
		select_ln66_2 : 2
		add_ln69 : 3
		empty_87 : 2
		iii_mid2 : 2
		ii_cast6_mid2 : 2
		ii_cast_mid1 : 4
		tmp_mid1 : 5
		tmp_cast_mid1 : 6
		mul4811_mid1 : 7
		select_ln66_3 : 5
		empty_88 : 8
		zext_ln72 : 3
		layer_2_bias_addr : 4
		output_sum : 5
	State 3
		p_shl3_mid : 1
		p_shl4_mid : 1
		p_shl4_cast_mid130 : 2
		p_mid132 : 3
	State 4
		sext_ln80 : 1
		empty_80 : 2
		indvars_iv_next37 : 1
		indvars_iv_next37_cast : 2
		p_shl3 : 3
		p_shl4 : 3
		p_shl4_cast : 4
		empty_81 : 5
		empty_82 : 2
		p_shl : 3
		sub_ln91 : 4
		icmp_ln77 : 1
		br_ln77 : 2
		icmp_ln80 : 1
		select_ln77 : 2
		xor_ln92 : 1
		select_ln77_1 : 2
		zext_ln77 : 3
		select_ln77_2 : 2
		zext_ln77_1 : 3
		select_ln77_3 : 5
		select_ln77_4 : 6
		xor_ln77 : 2
		icmp_ln83 : 1
		and_ln77 : 2
		indvars_iv_next37_dup : 3
		or_ln80 : 2
		select_ln80 : 2
		sext_ln80_1 : 4
		p_mid1 : 5
		indvars_iv_next37_mid1 : 3
		indvars_iv_next37_cast_mid1 : 4
		p_shl3_mid1 : 6
		p_shl4_mid1 : 6
		p_shl4_cast_mid1 : 7
		p_mid13 : 8
		empty_84 : 4
		p_shl_mid1 : 5
		sub_ln91_1 : 6
		select_ln80_1 : 7
		select_ln80_2 : 9
		add_ln80 : 10
		select_ln80_3 : 2
		empty_85 : 3
		add_ln87 : 4
		sext_ln87 : 5
		add_ln87_1 : 11
		zext_ln87 : 12
		input_addr : 13
		input_load : 14
		sext_ln92 : 4
		add_ln92_1 : 5
		add_ln92_2 : 6
		shl_ln : 7
		add_ln91 : 8
		zext_ln91 : 9
		layer_2_weights_addr : 10
		layer_2_weights_load : 11
		add_ln80_1 : 1
	State 5
		mul : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		select_ln69 : 1
	State 15
		tmp_s : 1
		trunc_ln49 : 1
		icmp_ln49 : 2
		icmp_ln49_4 : 2
		or_ln49 : 3
		and_ln49 : 3
		output_sum_1 : 3
		output_addr : 1
		store_ln105 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_282             |    2    |   205   |   206   |
|----------|------------------------------------|---------|---------|---------|
|          |           add_ln66_fu_299          |    0    |    0    |    24   |
|          |             tmp_fu_319             |    0    |    0    |    14   |
|          |           mul4811_fu_329           |    0    |    0    |    19   |
|          |          add_ln66_1_fu_355         |    0    |    0    |    13   |
|          |        mul4811_mid171_fu_379       |    0    |    0    |    19   |
|          |           add_ln69_fu_411          |    0    |    0    |    13   |
|          |           tmp_mid1_fu_443          |    0    |    0    |    14   |
|          |         mul4811_mid1_fu_453        |    0    |    0    |    19   |
|          |           p_mid116_fu_496          |    0    |    0    |    13   |
|          |           empty_80_fu_531          |    0    |    0    |    13   |
|          |      indvars_iv_next37_fu_536      |    0    |    0    |    10   |
|          |    indvars_iv_next37_dup_fu_673    |    0    |    0    |    10   |
|    add   |            p_mid1_fu_697           |    0    |    0    |    13   |
|          |    indvars_iv_next37_mid1_fu_702   |    0    |    0    |    10   |
|          |           add_ln80_fu_772          |    0    |    0    |    7    |
|          |           add_ln87_fu_789          |    0    |    0    |    9    |
|          |          add_ln87_1_fu_799         |    0    |    0    |    7    |
|          |          add_ln92_1_fu_814         |    0    |    0    |    7    |
|          |          add_ln92_2_fu_820         |    0    |    0    |    7    |
|          |           add_ln91_fu_834          |    0    |    0    |    16   |
|          |          add_ln80_1_fu_844         |    0    |    0    |    12   |
|          |           add_ln77_fu_850          |    0    |    0    |    12   |
|          |           add_ln92_fu_856          |    0    |    0    |    10   |
|          |          add_ln102_fu_867          |    0    |    0    |    24   |
|          |           add_ln72_fu_871          |    0    |    0    |    13   |
|          |          add_ln69_1_fu_876         |    0    |    0    |    19   |
|----------|------------------------------------|---------|---------|---------|
|   fmul   |             grp_fu_287             |    3    |   143   |   140   |
|----------|------------------------------------|---------|---------|---------|
|          |         select_ln66_fu_347         |    0    |    0    |    6    |
|          |        select_ln66_1_fu_371        |    0    |    0    |    12   |
|          |        select_ln66_2_fu_403        |    0    |    0    |    6    |
|          |           iii_mid2_fu_423          |    0    |    0    |    6    |
|          |        ii_cast6_mid2_fu_431        |    0    |    0    |    6    |
|          |        select_ln66_3_fu_459        |    0    |    0    |    12   |
|          |           empty_88_fu_467          |    0    |    0    |    12   |
|          |         select_ln77_fu_602         |    0    |    0    |    3    |
|          |        select_ln77_1_fu_616        |    0    |    0    |    2    |
|  select  |        select_ln77_2_fu_628        |    0    |    0    |    2    |
|          |        select_ln77_3_fu_640        |    0    |    0    |    4    |
|          |        select_ln77_4_fu_648        |    0    |    0    |    12   |
|          |         select_ln80_fu_685         |    0    |    0    |    3    |
|          |        select_ln80_1_fu_756        |    0    |    0    |    4    |
|          |        select_ln80_2_fu_764        |    0    |    0    |    12   |
|          |        select_ln80_3_fu_777        |    0    |    0    |    3    |
|          |        select_ln80_4_fu_861        |    0    |    0    |    4    |
|          |         select_ln69_fu_882         |    0    |    0    |    12   |
|          |         output_sum_1_fu_931        |    0    |    0    |    32   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln66_fu_335          |    0    |    0    |    13   |
|          |          icmp_ln69_fu_341          |    0    |    0    |    12   |
|          |          icmp_ln72_fu_391          |    0    |    0    |    10   |
|   icmp   |          icmp_ln77_fu_590          |    0    |    0    |    9    |
|          |          icmp_ln80_fu_596          |    0    |    0    |    9    |
|          |          icmp_ln83_fu_661          |    0    |    0    |    8    |
|          |          icmp_ln49_fu_907          |    0    |    0    |    11   |
|          |         icmp_ln49_4_fu_913         |    0    |    0    |    16   |
|----------|------------------------------------|---------|---------|---------|
|          |           p_mid132_fu_521          |    0    |    0    |    19   |
|          |           empty_81_fu_566          |    0    |    0    |    19   |
|    sub   |           sub_ln91_fu_584          |    0    |    0    |    12   |
|          |           p_mid13_fu_732           |    0    |    0    |    19   |
|          |          sub_ln91_1_fu_750         |    0    |    0    |    12   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |            empty_fu_309            |    0    |    0    |    30   |
|          |           p_mid161_fu_365          |    0    |    0    |    30   |
|----------|------------------------------------|---------|---------|---------|
|          |           xor_ln66_fu_385          |    0    |    0    |    2    |
|    xor   |           xor_ln92_fu_610          |    0    |    0    |    2    |
|          |           xor_ln77_fu_655          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |           and_ln66_fu_397          |    0    |    0    |    2    |
|    and   |           and_ln77_fu_667          |    0    |    0    |    2    |
|          |           and_ln49_fu_925          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |           empty_87_fu_417          |    0    |    0    |    2    |
|    or    |           or_ln80_fu_679           |    0    |    0    |    2    |
|          |           or_ln49_fu_919           |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|   fcmp   |             grp_fu_293             |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            i_cast_fu_305           |    0    |    0    |    0    |
|          |           ii_cast_fu_315           |    0    |    0    |    0    |
|          |         i_cast_mid1_fu_361         |    0    |    0    |    0    |
|          |         ii_cast_mid1_fu_439        |    0    |    0    |    0    |
|          |          zext_ln72_fu_475          |    0    |    0    |    0    |
|          |      ii_cast6_mid2_cast_fu_480     |    0    |    0    |    0    |
|          |         zext_ln72_1_fu_490         |    0    |    0    |    0    |
|          |         zext_ln72_2_fu_493         |    0    |    0    |    0    |
|   zext   |      p_shl4_cast_mid130_fu_517     |    0    |    0    |    0    |
|          |    indvars_iv_next37_cast_fu_542   |    0    |    0    |    0    |
|          |         p_shl4_cast_fu_562         |    0    |    0    |    0    |
|          |          zext_ln77_fu_624          |    0    |    0    |    0    |
|          |         zext_ln77_1_fu_636         |    0    |    0    |    0    |
|          | indvars_iv_next37_cast_mid1_fu_708 |    0    |    0    |    0    |
|          |       p_shl4_cast_mid1_fu_728      |    0    |    0    |    0    |
|          |          zext_ln87_fu_805          |    0    |    0    |    0    |
|          |          zext_ln91_fu_839          |    0    |    0    |    0    |
|          |          zext_ln102_fu_940         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           tmp_cast_fu_325          |    0    |    0    |    0    |
|          |        tmp_cast_mid1_fu_449        |    0    |    0    |    0    |
|   sext   |          sext_ln80_fu_527          |    0    |    0    |    0    |
|          |         sext_ln80_1_fu_693         |    0    |    0    |    0    |
|          |          sext_ln87_fu_795          |    0    |    0    |    0    |
|          |          sext_ln92_fu_810          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          add52_mid2_fu_483         |    0    |    0    |    0    |
|          |          p_shl3_mid_fu_501         |    0    |    0    |    0    |
|          |          p_shl4_mid_fu_509         |    0    |    0    |    0    |
|          |            p_shl3_fu_546           |    0    |    0    |    0    |
|bitconcatenate|            p_shl4_fu_554           |    0    |    0    |    0    |
|          |            p_shl_fu_576            |    0    |    0    |    0    |
|          |         p_shl3_mid1_fu_712         |    0    |    0    |    0    |
|          |         p_shl4_mid1_fu_720         |    0    |    0    |    0    |
|          |          p_shl_mid1_fu_742         |    0    |    0    |    0    |
|          |            shl_ln_fu_826           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           empty_82_fu_572          |    0    |    0    |    0    |
|   trunc  |           empty_84_fu_738          |    0    |    0    |    0    |
|          |           empty_85_fu_785          |    0    |    0    |    0    |
|          |          trunc_ln49_fu_903         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|            tmp_s_fu_893            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    5    |   348   |   1093  |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add4115_reg_272       |   32   |
|      add52_mid2_reg_993     |   17   |
|      add_ln102_reg_1092     |   17   |
|       add_ln66_reg_944      |   17   |
|      add_ln72_reg_1097      |    6   |
|      add_ln77_reg_1067      |    4   |
|     add_ln80_1_reg_1052     |    4   |
|      add_ln92_reg_1072      |    3   |
|         add_reg_1087        |   32   |
|       empty_88_reg_978      |   12   |
|          i_reg_171          |    6   |
|      icmp_ln69_reg_952      |    1   |
|      icmp_ln77_reg_1018     |    1   |
|      icmp_ln80_reg_1022     |    1   |
|  ii_cast6_mid2_cast_reg_988 |   12   |
|    ii_cast6_mid2_reg_972    |    6   |
|          ii_reg_194         |    6   |
|       iii_mid2_reg_965      |    6   |
|         iii_reg_205         |    6   |
|   indvar_flatten42_reg_216  |    4   |
|   indvar_flatten50_reg_182  |   12   |
|   indvar_flatten79_reg_160  |   17   |
|    indvar_flatten_reg_239   |    4   |
|     input_addr_reg_1042     |   12   |
|     input_load_reg_1057     |   32   |
|          iv_reg_228         |    1   |
|  layer_2_bias_addr_reg_983  |    5   |
|layer_2_weights_addr_reg_1047|    9   |
|layer_2_weights_load_reg_1062|   32   |
|         mul_reg_1082        |   32   |
|     output_sum_reg_1008     |   32   |
|      p_mid132_reg_1013      |   12   |
|    select_ln66_2_reg_957    |    6   |
|     select_ln69_reg_1102    |   12   |
|    select_ln77_1_reg_1027   |    1   |
|    select_ln80_3_reg_1037   |    3   |
|    select_ln80_4_reg_1077   |    4   |
|     select_ln80_reg_1032    |    3   |
|          v_reg_250          |    3   |
|          vi_reg_261         |    3   |
|     zext_ln72_1_reg_998     |    9   |
|     zext_ln72_2_reg_1003    |   17   |
+-----------------------------+--------+
|            Total            |   454  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_115    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_128    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_141    |  p0  |   2  |   9  |   18   ||    9    |
| indvar_flatten50_reg_182 |  p0  |   2  |  12  |   24   ||    9    |
| indvar_flatten42_reg_216 |  p0  |   2  |   4  |    8   ||    9    |
|        grp_fu_287        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_287        |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   212  ||  3.423  ||    63   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |  1093  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   63   |
|  Register |    -   |    -   |   454  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   802  |  1156  |
+-----------+--------+--------+--------+--------+
