INFO: [VRFC 10-163] Analyzing VHDL file "D:/campus/Semester 2/Digi/Labs/nanoprocessor_1/nanoprocessor_1.srcs/sim_1/new/Slow_clock_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_clock_sim
