<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p434" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_434{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_434{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_434{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_434{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_434{left:201px;bottom:976px;letter-spacing:-0.15px;}
#t6_434{left:201px;bottom:959px;letter-spacing:-0.15px;}
#t7_434{left:201px;bottom:943px;letter-spacing:-0.15px;}
#t8_434{left:201px;bottom:926px;letter-spacing:-0.15px;}
#t9_434{left:201px;bottom:909px;letter-spacing:-0.15px;}
#ta_434{left:189px;bottom:875px;letter-spacing:-0.14px;}
#tb_434{left:189px;bottom:854px;letter-spacing:-0.14px;}
#tc_434{left:201px;bottom:833px;letter-spacing:-0.12px;}
#td_434{left:201px;bottom:816px;letter-spacing:-0.12px;}
#te_434{left:201px;bottom:799px;letter-spacing:-0.12px;}
#tf_434{left:201px;bottom:782px;letter-spacing:-0.12px;}
#tg_434{left:189px;bottom:749px;letter-spacing:-0.14px;}
#th_434{left:189px;bottom:727px;letter-spacing:-0.14px;}
#ti_434{left:189px;bottom:706px;letter-spacing:-0.14px;}
#tj_434{left:189px;bottom:684px;letter-spacing:-0.14px;}
#tk_434{left:189px;bottom:663px;letter-spacing:-0.13px;}
#tl_434{left:189px;bottom:642px;letter-spacing:-0.14px;}
#tm_434{left:417px;bottom:998px;letter-spacing:-0.11px;}
#tn_434{left:429px;bottom:976px;letter-spacing:-0.15px;}
#to_434{left:429px;bottom:959px;letter-spacing:-0.15px;}
#tp_434{left:429px;bottom:943px;letter-spacing:-0.16px;}
#tq_434{left:429px;bottom:926px;letter-spacing:-0.16px;}
#tr_434{left:429px;bottom:909px;letter-spacing:-0.15px;}
#ts_434{left:417px;bottom:875px;letter-spacing:-0.11px;}
#tt_434{left:417px;bottom:854px;letter-spacing:-0.11px;}
#tu_434{left:429px;bottom:833px;letter-spacing:-0.12px;}
#tv_434{left:429px;bottom:816px;letter-spacing:-0.17px;word-spacing:0.03px;}
#tw_434{left:429px;bottom:799px;letter-spacing:-0.17px;word-spacing:0.03px;}
#tx_434{left:429px;bottom:782px;letter-spacing:-0.13px;}
#ty_434{left:417px;bottom:749px;letter-spacing:-0.11px;}
#tz_434{left:417px;bottom:727px;letter-spacing:-0.12px;}
#t10_434{left:417px;bottom:706px;letter-spacing:-0.11px;}
#t11_434{left:417px;bottom:684px;letter-spacing:-0.12px;}
#t12_434{left:417px;bottom:663px;letter-spacing:-0.12px;}
#t13_434{left:417px;bottom:642px;letter-spacing:-0.11px;}
#t14_434{left:417px;bottom:620px;}
#t15_434{left:81px;bottom:596px;letter-spacing:-0.16px;}
#t16_434{left:142px;bottom:596px;letter-spacing:-0.16px;}
#t17_434{left:189px;bottom:596px;letter-spacing:-0.15px;}
#t18_434{left:417px;bottom:596px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_434{left:81px;bottom:571px;letter-spacing:-0.16px;}
#t1a_434{left:142px;bottom:571px;letter-spacing:-0.17px;}
#t1b_434{left:189px;bottom:571px;letter-spacing:-0.15px;}
#t1c_434{left:417px;bottom:571px;letter-spacing:-0.11px;}
#t1d_434{left:81px;bottom:547px;letter-spacing:-0.16px;}
#t1e_434{left:142px;bottom:547px;letter-spacing:-0.16px;}
#t1f_434{left:189px;bottom:547px;letter-spacing:-0.15px;}
#t1g_434{left:417px;bottom:547px;letter-spacing:-0.11px;}
#t1h_434{left:81px;bottom:522px;letter-spacing:-0.17px;}
#t1i_434{left:142px;bottom:522px;letter-spacing:-0.17px;}
#t1j_434{left:189px;bottom:522px;letter-spacing:-0.15px;}
#t1k_434{left:417px;bottom:522px;letter-spacing:-0.11px;}
#t1l_434{left:81px;bottom:498px;letter-spacing:-0.18px;}
#t1m_434{left:142px;bottom:498px;letter-spacing:-0.15px;}
#t1n_434{left:189px;bottom:498px;letter-spacing:-0.17px;}
#t1o_434{left:417px;bottom:498px;letter-spacing:-0.11px;word-spacing:-0.85px;}
#t1p_434{left:417px;bottom:481px;letter-spacing:-0.11px;}
#t1q_434{left:417px;bottom:464px;letter-spacing:-0.12px;}
#t1r_434{left:417px;bottom:448px;letter-spacing:-0.11px;}
#t1s_434{left:81px;bottom:423px;letter-spacing:-0.16px;}
#t1t_434{left:142px;bottom:423px;letter-spacing:-0.17px;}
#t1u_434{left:189px;bottom:423px;letter-spacing:-0.15px;}
#t1v_434{left:417px;bottom:423px;letter-spacing:-0.11px;}
#t1w_434{left:417px;bottom:406px;letter-spacing:-0.11px;}
#t1x_434{left:417px;bottom:389px;letter-spacing:-0.09px;}
#t1y_434{left:81px;bottom:365px;letter-spacing:-0.16px;}
#t1z_434{left:142px;bottom:365px;letter-spacing:-0.16px;}
#t20_434{left:189px;bottom:365px;letter-spacing:-0.13px;}
#t21_434{left:417px;bottom:365px;letter-spacing:-0.12px;}
#t22_434{left:189px;bottom:341px;letter-spacing:-0.11px;}
#t23_434{left:417px;bottom:341px;letter-spacing:-0.12px;}
#t24_434{left:417px;bottom:319px;letter-spacing:-0.11px;}
#t25_434{left:189px;bottom:295px;letter-spacing:-0.14px;}
#t26_434{left:417px;bottom:295px;letter-spacing:-0.13px;}
#t27_434{left:417px;bottom:273px;letter-spacing:-0.11px;}
#t28_434{left:189px;bottom:249px;letter-spacing:-0.12px;}
#t29_434{left:417px;bottom:249px;letter-spacing:-0.15px;}
#t2a_434{left:417px;bottom:228px;letter-spacing:-0.11px;}
#t2b_434{left:189px;bottom:203px;letter-spacing:-0.11px;}
#t2c_434{left:417px;bottom:203px;letter-spacing:-0.11px;}
#t2d_434{left:417px;bottom:182px;letter-spacing:-0.11px;}
#t2e_434{left:270px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2f_434{left:356px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2g_434{left:595px;bottom:1086px;letter-spacing:0.12px;}
#t2h_434{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2i_434{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2j_434{left:216px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2k_434{left:585px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2l_434{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2m_434{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_434{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_434{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_434{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_434{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_434{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts434" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg434Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg434" style="-webkit-user-select: none;"><object width="935" height="1210" data="434/434.svg" type="image/svg+xml" id="pdf434" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_434" class="t s1_434">2-418 </span><span id="t2_434" class="t s1_434">Vol. 4 </span>
<span id="t3_434" class="t s2_434">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_434" class="t s3_434">BBL_CR_CTL3[17:13 </span>
<span id="t5_434" class="t s3_434">00001 </span>
<span id="t6_434" class="t s3_434">00010 </span>
<span id="t7_434" class="t s3_434">00100 </span>
<span id="t8_434" class="t s3_434">01000 </span>
<span id="t9_434" class="t s3_434">10000 </span>
<span id="ta_434" class="t s3_434">BBL_CR_CTL3[12:11] </span>
<span id="tb_434" class="t s3_434">BBL_CR_CTL3[10:9] </span>
<span id="tc_434" class="t s3_434">00 </span>
<span id="td_434" class="t s3_434">01 </span>
<span id="te_434" class="t s3_434">10 </span>
<span id="tf_434" class="t s3_434">11 </span>
<span id="tg_434" class="t s3_434">BBL_CR_CTL3[8] </span>
<span id="th_434" class="t s3_434">BBL_CR_CTL3[7] </span>
<span id="ti_434" class="t s3_434">BBL_CR_CTL3[6] </span>
<span id="tj_434" class="t s3_434">BBL_CR_CTL3[5] </span>
<span id="tk_434" class="t s3_434">BBL_CR_CTL3[4:1] </span>
<span id="tl_434" class="t s3_434">BBL_CR_CTL3[0] </span>
<span id="tm_434" class="t s3_434">Cache size per bank (read/write) </span>
<span id="tn_434" class="t s3_434">256KBytes </span>
<span id="to_434" class="t s3_434">512KBytes </span>
<span id="tp_434" class="t s3_434">1MByte </span>
<span id="tq_434" class="t s3_434">2MByte </span>
<span id="tr_434" class="t s3_434">4MBytes </span>
<span id="ts_434" class="t s3_434">Number of L2 banks (read only) </span>
<span id="tt_434" class="t s3_434">L2 Associativity (read only) </span>
<span id="tu_434" class="t s3_434">Direct Mapped </span>
<span id="tv_434" class="t s3_434">2 Way </span>
<span id="tw_434" class="t s3_434">4 Way </span>
<span id="tx_434" class="t s3_434">Reserved </span>
<span id="ty_434" class="t s3_434">L2 Enabled (read/write) </span>
<span id="tz_434" class="t s3_434">CRTN Parity Check Enable (read/write) </span>
<span id="t10_434" class="t s3_434">Address Parity Check Enable (read/write) </span>
<span id="t11_434" class="t s3_434">ECC Check Enable (read/write) </span>
<span id="t12_434" class="t s3_434">L2 Cache Latency (read/write) </span>
<span id="t13_434" class="t s3_434">L2 Configured (read/write </span>
<span id="t14_434" class="t s3_434">) </span>
<span id="t15_434" class="t s3_434">174H </span><span id="t16_434" class="t s3_434">372 </span><span id="t17_434" class="t s3_434">SYSENTER_CS_MSR </span><span id="t18_434" class="t s3_434">CS register target for CPL 0 code </span>
<span id="t19_434" class="t s3_434">175H </span><span id="t1a_434" class="t s3_434">373 </span><span id="t1b_434" class="t s3_434">SYSENTER_ESP_MSR </span><span id="t1c_434" class="t s3_434">Stack pointer for CPL 0 stack </span>
<span id="t1d_434" class="t s3_434">176H </span><span id="t1e_434" class="t s3_434">374 </span><span id="t1f_434" class="t s3_434">SYSENTER_EIP_MSR </span><span id="t1g_434" class="t s3_434">CPL 0 code entry point </span>
<span id="t1h_434" class="t s3_434">179H </span><span id="t1i_434" class="t s3_434">377 </span><span id="t1j_434" class="t s3_434">MCG_CAP </span><span id="t1k_434" class="t s3_434">Machine Check Global Control Register </span>
<span id="t1l_434" class="t s3_434">17AH </span><span id="t1m_434" class="t s3_434">378 </span><span id="t1n_434" class="t s3_434">MCG_STATUS </span><span id="t1o_434" class="t s3_434">Machine Check Error Reporting Register - contains information related to a </span>
<span id="t1p_434" class="t s3_434">machine-check error if its VAL (valid) flag is set. Software is responsible </span>
<span id="t1q_434" class="t s3_434">for clearing IA32_MCi_STATUS MSRs by explicitly writing 0s to them; </span>
<span id="t1r_434" class="t s3_434">writing 1s to them causes a general-protection exception. </span>
<span id="t1s_434" class="t s3_434">17BH </span><span id="t1t_434" class="t s3_434">379 </span><span id="t1u_434" class="t s3_434">MCG_CTL </span><span id="t1v_434" class="t s3_434">Machine Check Error Reporting Register - controls signaling of #MC for </span>
<span id="t1w_434" class="t s3_434">errors produced by a particular hardware unit (or group of hardware </span>
<span id="t1x_434" class="t s3_434">units). </span>
<span id="t1y_434" class="t s3_434">186H </span><span id="t1z_434" class="t s3_434">390 </span><span id="t20_434" class="t s3_434">PerfEvtSel0 (EVNTSEL0) </span><span id="t21_434" class="t s3_434">Performance Event Select Register 0 (R/W) </span>
<span id="t22_434" class="t s3_434">7:0 </span><span id="t23_434" class="t s3_434">Event Select </span>
<span id="t24_434" class="t s3_434">Refer to Performance Counter section for a list of event encodings. </span>
<span id="t25_434" class="t s3_434">15:8 </span><span id="t26_434" class="t s3_434">UMASK (Unit Mask) </span>
<span id="t27_434" class="t s3_434">Unit mask register set to 0 to enable all count options. </span>
<span id="t28_434" class="t s3_434">16 </span><span id="t29_434" class="t s3_434">USER </span>
<span id="t2a_434" class="t s3_434">Controls the counting of events at Privilege levels of 1, 2, and 3. </span>
<span id="t2b_434" class="t s3_434">17 </span><span id="t2c_434" class="t s3_434">OS </span>
<span id="t2d_434" class="t s3_434">Controls the counting of events at Privilege level of 0. </span>
<span id="t2e_434" class="t s4_434">Table 2-60. </span><span id="t2f_434" class="t s4_434">MSRs in the P6 Family Processors </span><span id="t2g_434" class="t s4_434">(Contd.) </span>
<span id="t2h_434" class="t s5_434">Register </span>
<span id="t2i_434" class="t s5_434">Address </span><span id="t2j_434" class="t s5_434">Register Name / Bit Fields </span><span id="t2k_434" class="t s5_434">Bit Description </span>
<span id="t2l_434" class="t s5_434">Hex </span><span id="t2m_434" class="t s5_434">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
