Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top_termometer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_termometer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_termometer"
Output Format                      : NGC
Target Device                      : xc7a100tl-2L-csg324

---- Source Options
Top Module Name                    : top_termometer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : Yes
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : YES
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\top_termometer\ipcore_dir\clock_generator_pll.vhd" into library work
Parsing entity <clock_generator_pll>.
Parsing architecture <xilinx> of entity <clock_generator_pll>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\mux8_1.vhd" into library work
Parsing entity <mux8_1>.
Parsing architecture <Behavioral> of entity <mux8_1>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\counter.vhd" into library work
Parsing entity <counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\translator.vhd" into library work
Parsing entity <translator>.
Parsing architecture <Behavioral> of entity <translator>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\lcd.vhd" into library work
Parsing entity <LCD>.
Parsing architecture <arch_LCD> of entity <lcd>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\counter_clk_enable.vhd" into library work
Parsing entity <counter_clk_enable>.
Parsing architecture <Arch_counter_clk_enable> of entity <counter_clk_enable>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\control_unit\counter_wd.vhd" into library work
Parsing entity <counter_wd>.
Parsing architecture <Behavioral> of entity <counter_wd>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\reg.vhd" into library work
Parsing entity <reg>.
Parsing architecture <Behavioral> of entity <reg>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\mux4_1.vhd" into library work
Parsing entity <mux4_1>.
Parsing architecture <Behavioral> of entity <mux4_1>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\mux.vhd" into library work
Parsing entity <mux>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\counter_comparison.vhd" into library work
Parsing entity <counter_comparison>.
Parsing architecture <Behavioral> of entity <counter_comparison>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\comparator.vhd" into library work
Parsing entity <comparator>.
Parsing architecture <Behavioral> of entity <comparator>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_tmp_sensor\temperature.vhdl" into library work
Parsing entity <temperature>.
Parsing architecture <beh> of entity <temperature>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\top_display.vhd" into library work
Parsing entity <top_display>.
Parsing architecture <Behavioral> of entity <top_display>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\control_unit\control_unit.vhd" into library work
Parsing entity <control_unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\comparison.vhd" into library work
Parsing entity <comparison>.
Parsing architecture <structural> of entity <comparison>.
Parsing VHDL file "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\top_termometer\top_termometer.vhd" into library work
Parsing entity <top_termometer>.
Parsing architecture <structural> of entity <top_termometer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_termometer> (architecture <structural>) from library <work>.

Elaborating entity <top_display> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <LCD> (architecture <arch_LCD>) from library <work>.
WARNING:HDLCompiler:871 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\lcd.vhd" Line 31: Using initial value "00000001" for clear_data_display since it is never assigned
INFO:HDLCompiler:679 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\lcd.vhd" Line 409. Case statement is complete. others clause is never selected

Elaborating entity <translator> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\translator.vhd" Line 59: Using initial value "00101110" for dot since it is never assigned

Elaborating entity <counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mux8_1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <counter_clk_enable> (architecture <Arch_counter_clk_enable>) from library <work>.

Elaborating entity <temperature> (architecture <beh>) from library <work>.
INFO:HDLCompiler:679 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_tmp_sensor\temperature.vhdl" Line 193. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_tmp_sensor\temperature.vhdl" Line 213. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_tmp_sensor\temperature.vhdl" Line 264. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_tmp_sensor\temperature.vhdl" Line 266. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_tmp_sensor\temperature.vhdl" Line 51: Assignment to read_high_cnt ignored, since the identifier is never used

Elaborating entity <comparison> (architecture <structural>) with generics from library <work>.

Elaborating entity <counter_comparison> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <comparator> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mux> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mux4_1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <control_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <counter_wd> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\control_unit\control_unit.vhd" Line 183. Case statement is complete. others clause is never selected

Elaborating entity <clock_generator_pll> (architecture <xilinx>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_termometer>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\top_termometer\top_termometer.vhd".
    Summary:
	no macro.
Unit <top_termometer> synthesized.

Synthesizing Unit <top_display>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\top_display.vhd".
        n = 9
    Summary:
	no macro.
Unit <top_display> synthesized.

Synthesizing Unit <LCD>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\lcd.vhd".
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <dataOUT>.
    Found 1-bit register for signal <RS>.
    Found 1-bit register for signal <R_W>.
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <init_count>.
    Found 32-bit register for signal <writing_counter>.
    Found 1-bit register for signal <enable_translator>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 26                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | init_1                                         |
    | Power Up State     | init_1                                         |
    | Recovery State     | init_1                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <init_count[31]_GND_5_o_add_1_OUT> created at line 52.
    Found 32-bit adder for signal <writing_counter[31]_GND_5_o_add_49_OUT> created at line 292.
    Found 8x3-bit Read Only RAM for signal <_n0294>
    Found 8-bit 11-to-1 multiplexer for signal <state[3]_X_5_o_wide_mux_95_OUT> created at line 42.
    Found 32-bit comparator greater for signal <GND_5_o_init_count[31]_LessThan_1_o> created at line 47
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  70 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <LCD> synthesized.

Synthesizing Unit <translator>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\translator.vhd".
        n = 9
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\translator.vhd" line 68: Output port <tc> of the instance <counter_select> is unconnected or connected to loadless signal.
    Found 8-bit adder for signal <data_in[8]_GND_7_o_add_3_OUT> created at line 1253.
    Found 8-bit adder for signal <GND_7_o_GND_7_o_add_9_OUT> created at line 93.
    Found 8-bit adder for signal <GND_7_o_GND_7_o_add_12_OUT> created at line 97.
    Found 8-bit adder for signal <GND_7_o_GND_7_o_add_14_OUT> created at line 100.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   6 Multiplexer(s).
Unit <translator> synthesized.

Synthesizing Unit <counter>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\counter.vhd".
        n = 3
    Found 3-bit register for signal <cnt>.
    Found 1-bit register for signal <tc>.
    Found 3-bit adder for signal <cnt[2]_GND_8_o_add_1_OUT> created at line 1241.
    Found 3-bit comparator lessequal for signal <n0000> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <mux8_1>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\top_display\mux8_1.vhd".
        N = 8
WARNING:Xst:647 - Input <g> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 7-to-1 multiplexer for signal <y> created at line 46.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux8_1> synthesized.

Synthesizing Unit <mod_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <n0241> created at line 0.
    Found 12-bit adder for signal <GND_30_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <n0245> created at line 0.
    Found 11-bit adder for signal <GND_30_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <n0249> created at line 0.
    Found 10-bit adder for signal <GND_30_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <n0253> created at line 0.
    Found 9-bit adder for signal <GND_30_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <n0257> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <n0261> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_30_o_add_11_OUT> created at line 0.
    Found 8-bit adder for signal <n0265> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_30_o_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <n0269> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_30_o_add_15_OUT> created at line 0.
    Found 8-bit adder for signal <n0273> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_30_o_add_17_OUT> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <mod_8u_4u> synthesized.

Synthesizing Unit <div_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <n0241> created at line 0.
    Found 12-bit adder for signal <GND_31_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <n0245> created at line 0.
    Found 11-bit adder for signal <GND_31_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <n0249> created at line 0.
    Found 10-bit adder for signal <GND_31_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <n0253> created at line 0.
    Found 9-bit adder for signal <GND_31_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <n0257> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <n0261> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_31_o_add_11_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <n0265> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_31_o_add_13_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <n0269> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_31_o_add_15_OUT[7:0]> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <div_8u_4u> synthesized.

Synthesizing Unit <counter_clk_enable>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_lcd\counter_clk_enable.vhd".
    Found 1-bit register for signal <clk_enable>.
    Found 14-bit register for signal <count>.
    Found 15-bit adder for signal <n0008> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_clk_enable> synthesized.

Synthesizing Unit <temperature>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\interface_tmp_sensor\temperature.vhdl".
    Found 4-bit register for signal <state>.
    Found 4-bit register for signal <cnt_add>.
    Found 4-bit register for signal <cnt_wr>.
    Found 4-bit register for signal <get_temp_cnt>.
    Found 8-bit register for signal <writetemp>.
    Found 2-bit register for signal <write_flag>.
    Found 2-bit register for signal <write_low_cnt>.
    Found 2-bit register for signal <write_high_cnt>.
    Found 2-bit register for signal <cnt_rd>.
    Found 9-bit register for signal <dataout>.
    Found 1-bit register for signal <search_time>.
    Found 1-bit register for signal <detect_done>.
    Found 1-bit register for signal <datatemp>.
    Found 1-bit register for signal <state[3]_clk_1us_DFF_78_q>.
    Found 1-bit register for signal <led1>.
    Found 1-bit register for signal <state[3]_clk_1us_DFF_94>.
    Found 10-bit register for signal <cnt>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 38                                             |
    | Inputs             | 26                                             |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nrst (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset1                                         |
    | Power Up State     | reset1                                         |
    | Recovery State     | reset1                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <write_flag>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 26                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nrst (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Recovery State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <write_low_cnt>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nrst (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Recovery State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <write_high_cnt>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nrst (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Recovery State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <cnt_rd>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nrst (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Recovery State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <cnt_add[3]_GND_35_o_add_44_OUT> created at line 116.
    Found 4-bit adder for signal <cnt_wr[3]_GND_35_o_add_51_OUT> created at line 137.
    Found 10-bit adder for signal <cnt[9]_GND_35_o_add_92_OUT> created at line 209.
    Found 4-bit adder for signal <get_temp_cnt[3]_GND_35_o_add_101_OUT> created at line 225.
    Found 7-bit subtractor for signal <GND_35_o_GND_35_o_sub_21_OUT<6:0>> created at line 114.
    Found 4-bit subtractor for signal <GND_35_o_GND_35_o_sub_100_OUT<3:0>> created at line 223.
    Found 1-bit 8-to-1 multiplexer for signal <cnt_wr[2]_writetemp[7]_Mux_49_o> created at line 132.
    Found 10-bit 3-to-1 multiplexer for signal <cnt_rd[1]_cnt[9]_wide_mux_130_OUT> created at line 233.
    Found 1-bit tristate buffer for signal <dq> created at line 51
    Found 10-bit comparator greater for signal <GND_35_o_cnt[9]_LessThan_3_o> created at line 74
    Found 10-bit comparator greater for signal <cnt[9]_PWR_19_o_LessThan_5_o> created at line 79
    Found 10-bit comparator greater for signal <cnt[9]_PWR_19_o_LessThan_9_o> created at line 85
    Found 10-bit comparator greater for signal <PWR_19_o_cnt[9]_LessThan_15_o> created at line 102
    Found 4-bit comparator greater for signal <cnt_add[3]_PWR_19_o_LessThan_20_o> created at line 113
    Found 4-bit comparator greater for signal <GND_35_o_cnt_wr[3]_LessThan_70_o> created at line 132
    Found 4-bit comparator greater for signal <get_temp_cnt[3]_GND_35_o_LessThan_104_o> created at line 223
    Found 4-bit comparator greater for signal <PWR_19_o_get_temp_cnt[3]_LessThan_105_o> created at line 223
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  53 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   5 Finite State Machine(s).
Unit <temperature> synthesized.

Synthesizing Unit <comparison>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\comparison.vhd".
        N = 9
    Summary:
	no macro.
Unit <comparison> synthesized.

Synthesizing Unit <counter_comparison>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\counter_comparison.vhd".
    Found 1-bit register for signal <tc>.
    Found 1-bit register for signal <cnt>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <counter_comparison> synthesized.

Synthesizing Unit <reg>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\reg.vhd".
        N = 9
    Found 9-bit register for signal <data>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <reg> synthesized.

Synthesizing Unit <comparator>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\comparator.vhd".
        N = 9
WARNING:Xst:737 - Found 1-bit latch for signal <res>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 9-bit comparator lessequal for signal <n0000> created at line 42
    Summary:
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
Unit <comparator> synthesized.

Synthesizing Unit <mux>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\mux.vhd".
        N = 9
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux> synthesized.

Synthesizing Unit <mux4_1>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\comparison\mux4_1.vhd".
        N = 9
    Found 9-bit 4-to-1 multiplexer for signal <y> created at line 42.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4_1> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\control_unit\control_unit.vhd".
        WATCH_DOG_COUNT = 300
WARNING:Xst:647 - Input <locked_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <curr_state>.
    Found 2-bit register for signal <edge_detect>.
    Found finite state machine <FSM_6> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | set_up                                         |
    | Power Up State     | set_up                                         |
    | Recovery State     | set_up                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <in_out_val>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_unit> synthesized.

Synthesizing Unit <counter_wd>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\control_unit\counter_wd.vhd".
        N = 10
        MAX_VAL = 300
    Found 10-bit register for signal <cnt>.
    Found 1-bit register for signal <tc>.
    Found 10-bit adder for signal <cnt[9]_GND_55_o_add_1_OUT> created at line 1241.
    Found 10-bit comparator lessequal for signal <n0000> created at line 50
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <counter_wd> synthesized.

Synthesizing Unit <clock_generator_pll>.
    Related source file is "D:\uni\2019-2020\CTH\Digital_project_laboratory\project\vhdl\top_termometer\ipcore_dir\clock_generator_pll.vhd".
    Summary:
	no macro.
Unit <clock_generator_pll> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 101
 10-bit adder                                          : 12
 11-bit adder                                          : 10
 12-bit adder                                          : 10
 15-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 50
 9-bit adder                                           : 10
# Registers                                            : 33
 1-bit register                                        : 15
 10-bit register                                       : 2
 14-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 3
 8-bit register                                        : 2
 9-bit register                                        : 6
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 57
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 6
 11-bit comparator lessequal                           : 5
 12-bit comparator lessequal                           : 5
 3-bit comparator lessequal                            : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 4
 8-bit comparator lessequal                            : 25
 9-bit comparator lessequal                            : 6
# Multiplexers                                         : 426
 1-bit 2-to-1 multiplexer                              : 347
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 19
 10-bit 3-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 30
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 7
 9-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment D:\programmi\Xilinx\14.7\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment D:\programmi\Xilinx\14.7\ISE_DS\ISE\.

Synthesizing (advanced) Unit <LCD>.
The following registers are absorbed into counter <init_count>: 1 register on signal <init_count>.
INFO:Xst:3231 - The small RAM <Mram__n0294> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <writing_counter<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <LCD> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <counter_clk_enable>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter_clk_enable> synthesized (advanced).

Synthesizing (advanced) Unit <temperature>.
The following registers are absorbed into counter <cnt_add>: 1 register on signal <cnt_add>.
The following registers are absorbed into counter <cnt_wr>: 1 register on signal <cnt_wr>.
Unit <temperature> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 53
 10-bit adder                                          : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 4-bit adder carry in                                  : 3
 4-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 4
 8-bit adder carry in                                  : 40
# Counters                                             : 5
 14-bit modulo-15000 up counter                        : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 143
 Flip-Flops                                            : 143
# Comparators                                          : 57
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 6
 11-bit comparator lessequal                           : 5
 12-bit comparator lessequal                           : 5
 3-bit comparator lessequal                            : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 4
 8-bit comparator lessequal                            : 25
 9-bit comparator lessequal                            : 6
# Multiplexers                                         : 420
 1-bit 2-to-1 multiplexer                              : 345
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 19
 10-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 5
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 30
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 7
 9-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <counter_select/tc> of sequential type is unconnected in block <translator>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cu/FSM_6> on signal <curr_state[1:3]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 set_up           | 000
 set_up_hang      | 001
 idle             | 010
 measure_tmp      | 011
 compute_max_min  | 100
 display_curr_tmp | 101
 display_max_tmp  | 110
 display_min_tmp  | 111
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <interface_lcd/interface/FSM_0> on signal <state[1:4]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 init_1      | 0000
 init_2      | 0001
 init_3      | 0010
 init_4      | 0011
 init_5      | 0100
 init_6      | 0101
 idle        | 0110
 writing_max | 0111
 writing_min | 1000
 writing_now | 1001
 ind_outd    | 1010
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <interface_tmp_sensor/FSM_3> on signal <write_low_cnt[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <interface_tmp_sensor/FSM_2> on signal <write_flag[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <interface_tmp_sensor/FSM_4> on signal <write_high_cnt[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <interface_tmp_sensor/FSM_5> on signal <cnt_rd[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <interface_tmp_sensor/FSM_1> on signal <state[1:4]> with user encoding.
------------------------
 State      | Encoding
------------------------
 reset1     | 0000
 reset2     | 0001
 pre1       | 0010
 pre2       | 0011
 match_rom  | 0100
 write_add  | 0101
 wait_conv  | 0110
 conv_44    | 0111
 cmd_be     | 1000
 cmd_wr     | 1001
 get_temp   | 1010
 read_bit   | 1011
 write_low  | 1100
 write_high | 1101
------------------------
INFO:Xst:2261 - The FF/Latch <writetemp_1> in Unit <temperature> is equivalent to the following 2 FFs/Latches, which will be removed : <writetemp_5> <writetemp_7> 

Optimizing unit <reg> ...

Optimizing unit <top_termometer> ...

Optimizing unit <control_unit> ...

Optimizing unit <counter_wd> ...
WARNING:Xst:1710 - FF/Latch <cnt_9> (without init value) has a constant value of 0 in block <counter_wd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_9> (without init value) has a constant value of 0 in block <counter_wd>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <translator> ...

Optimizing unit <LCD> ...
WARNING:Xst:1710 - FF/Latch <R_W> (without init value) has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <R_W> (without init value) has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <comparison> ...
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_2> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_31> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_30> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_29> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_28> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_27> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_26> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_25> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_24> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_23> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_22> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_21> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_20> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_19> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_18> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_17> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_16> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_15> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_14> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_13> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_12> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_11> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_10> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_9> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_8> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_7> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_6> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_5> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/writing_counter_4> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_31> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_30> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_29> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_28> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_27> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_26> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_25> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_24> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_23> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_22> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_21> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_20> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_19> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_18> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_17> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_16> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_15> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_14> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_13> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_12> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_11> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_10> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_9> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_8> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_7> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_6> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_5> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_4> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface_lcd/interface/init_count_3> has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cu/watch_dog/cnt_9> (without init value) has a constant value of 0 in block <top_termometer>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_termometer, actual ratio is 1.
FlipFlop cu/curr_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop cu/curr_state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 158
 Flip-Flops                                            : 158

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_termometer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 558
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 17
#      LUT2                        : 18
#      LUT3                        : 54
#      LUT4                        : 100
#      LUT5                        : 80
#      LUT6                        : 218
#      MUXCY                       : 29
#      MUXF7                       : 14
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 160
#      FD                          : 1
#      FDC                         : 50
#      FDCE                        : 76
#      FDE                         : 31
#      LD                          : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 16
#      IBUF                        : 2
#      IBUFG                       : 1
#      IOBUF                       : 1
#      OBUF                        : 12
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tlcsg324-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             160  out of  126800     0%  
 Number of Slice LUTs:                  493  out of  63400     0%  
    Number used as Logic:               493  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    505
   Number with an unused Flip Flop:     345  out of    505    68%  
   Number with an unused LUT:            12  out of    505     2%  
   Number of fully used LUT-FF pairs:   148  out of    505    29%  
   Number of unique control sets:        27

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    210     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------+-----------------------------------+-------+
Clock Signal                                                             | Clock buffer(FF name)             | Load  |
-------------------------------------------------------------------------+-----------------------------------+-------+
clk_gen/clkout0                                                          | BUFG                              | 158   |
cu/curr_state[2]_GND_56_o_Mux_26_o(cu/curr_state[2]_GND_56_o_Mux_26_o1:O)| NONE(*)(cu/in_out_val)            | 1     |
start_comparison(cu/curr_state__n0066<3>1:O)                             | NONE(*)(comparison_block/comp/res)| 1     |
-------------------------------------------------------------------------+-----------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.789ns (Maximum Frequency: 208.797MHz)
   Minimum input arrival time before clock: 2.382ns
   Maximum output required time after clock: 1.574ns
   Maximum combinational path delay: 0.456ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_gen/clkout0'
  Clock period: 4.789ns (frequency: 208.797MHz)
  Total number of paths / destination ports: 6140 / 370
-------------------------------------------------------------------------
Delay:               4.789ns (Levels of Logic = 7)
  Source:            comparison_block/max_tmp_reg_out/data_1 (FF)
  Destination:       interface_lcd/interface/dataOUT_3 (FF)
  Source Clock:      clk_gen/clkout0 rising
  Destination Clock: clk_gen/clkout0 rising

  Data Path: comparison_block/max_tmp_reg_out/data_1 to interface_lcd/interface/dataOUT_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.398   0.463  comparison_block/max_tmp_reg_out/data_1 (comparison_block/max_tmp_reg_out/data_1)
     LUT3:I1->O            1   0.105   0.451  comparison_block/mux_out/Mmux_y22 (comparison_block/mux_out/Mmux_y21)
     LUT6:I4->O           15   0.105   0.858  comparison_block/mux_out/Mmux_y23 (data_from_comparison<1>)
     LUT5:I0->O            2   0.105   0.456  interface_lcd/translate_int/data_out<1>201 (interface_lcd/translate_int/data_out<1>_bdd41)
     LUT5:I3->O            1   0.105   0.599  interface_lcd/translate_int/data_out<3>8 (interface_lcd/translate_int/data_out<3>7)
     LUT6:I3->O            2   0.105   0.362  interface_lcd/translate_int/data_out<3>11 (interface_lcd/data_in_inter<3>)
     LUT5:I4->O            1   0.105   0.451  interface_lcd/interface/state<3>33 (interface_lcd/interface/state<3>33)
     LUT6:I4->O            1   0.105   0.000  interface_lcd/interface/state<3>34 (interface_lcd/interface/state[3]_X_5_o_wide_mux_95_OUT<3>)
     FDE:D                     0.015          interface_lcd/interface/dataOUT_3
    ----------------------------------------
    Total                      4.789ns (1.148ns logic, 3.641ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_gen/clkout0'
  Total number of paths / destination ports: 162 / 158
-------------------------------------------------------------------------
Offset:              2.382ns (Levels of Logic = 4)
  Source:            tmp_sensor (PAD)
  Destination:       interface_tmp_sensor/state[3]_clk_1us_DFF_94 (FF)
  Destination Clock: clk_gen/clkout0 rising

  Data Path: tmp_sensor to interface_tmp_sensor/state[3]_clk_1us_DFF_94
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           5   0.001   0.803  tmp_sensor_IOBUF (N26)
     LUT5:I0->O            1   0.105   0.451  interface_tmp_sensor/nrst_state[3]_AND_59_o2 (interface_tmp_sensor/nrst_state[3]_AND_59_o2)
     LUT6:I4->O            2   0.105   0.362  interface_tmp_sensor/nrst_state[3]_AND_59_o3 (interface_tmp_sensor/nrst_state[3]_AND_59_o3)
     LUT6:I5->O            1   0.105   0.339  interface_tmp_sensor/nrst_state[3]_AND_59_o4 (interface_tmp_sensor/nrst_state[3]_AND_59_o)
     FDE:CE                    0.110          interface_tmp_sensor/state[3]_clk_1us_DFF_94
    ----------------------------------------
    Total                      2.382ns (0.426ns logic, 1.956ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cu/curr_state[2]_GND_56_o_Mux_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.345ns (Levels of Logic = 1)
  Source:            ind_outd_sw (PAD)
  Destination:       cu/in_out_val (LATCH)
  Destination Clock: cu/curr_state[2]_GND_56_o_Mux_26_o falling

  Data Path: ind_outd_sw to cu/in_out_val
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.344  ind_outd_sw_IBUF (ind_outd_sw_IBUF)
     LD:D                     -0.015          cu/in_out_val
    ----------------------------------------
    Total                      0.345ns (0.001ns logic, 0.344ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_gen/clkout0'
  Total number of paths / destination ports: 16 / 12
-------------------------------------------------------------------------
Offset:              1.574ns (Levels of Logic = 2)
  Source:            cu/curr_state_FSM_FFd1 (FF)
  Destination:       lcd_enable (PAD)
  Source Clock:      clk_gen/clkout0 rising

  Data Path: cu/curr_state_FSM_FFd1 to lcd_enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             48   0.398   0.732  cu/curr_state_FSM_FFd1 (cu/curr_state_FSM_FFd1)
     LUT3:I0->O            1   0.105   0.339  interface_lcd/enable1 (lcd_enable_OBUF)
     OBUF:I->O                 0.000          lcd_enable_OBUF (lcd_enable)
    ----------------------------------------
    Total                      1.574ns (0.503ns logic, 1.071ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.456ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       clk_gen/mmcm_adv_inst:RST (PAD)

  Data Path: reset to clk_gen/mmcm_adv_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.001   0.455  reset_IBUF (reset_IBUF)
    MMCME2_ADV:RST             0.000          clk_gen/mmcm_adv_inst
    ----------------------------------------
    Total                      0.456ns (0.001ns logic, 0.455ns route)
                                       (0.2% logic, 99.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_gen/clkout0
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk_gen/clkout0                   |    4.789|         |         |         |
cu/curr_state[2]_GND_56_o_Mux_26_o|         |    5.180|         |         |
start_comparison                  |         |    1.371|         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock start_comparison
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk_gen/clkout0                   |         |         |    3.614|         |
cu/curr_state[2]_GND_56_o_Mux_26_o|         |         |    3.723|         |
----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 44.00 secs
Total CPU time to Xst completion: 44.02 secs
 
--> 

Total memory usage is 5118576 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   73 (   0 filtered)
Number of infos    :    4 (   0 filtered)

