Timing Report Max Delay Analysis

SmartTime Version v11.1
Microsemi Corporation - Microsemi Libero Software Release v11.1 (Version 11.1.0.14)
Copyright (c) 1989-2013
Date: Mon Aug 05 12:57:54 2013


Design: WuPu
Family: IGLOO
Die: AGL030V5
Package: 100 VQFP
Temperature: COM
Voltage: COM
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Condition: BEST
Max Operating Condition: WORST
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q
Period (ns):                6.517
Frequency (MHz):            153.445
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        1.310
External Hold (ns):         0.059
Min Clock-To-Out (ns):      3.902
Max Clock-To-Out (ns):      10.180

                            Input to Output
Min Delay (ns):             2.090
Max Delay (ns):             6.409

END SUMMARY
-----------------------------------------------------

Clock Domain RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q

SET Register to Register

Path 1
  From:                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:CLK
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request/U1:D
  Delay (ns):                  5.688
  Slack (ns):
  Arrival (ns):                7.862
  Required (ns):
  Setup (ns):                  0.836
  Minimum Period (ns):         6.517

Path 2
  From:                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[2]:CLK
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request/U1:D
  Delay (ns):                  5.467
  Slack (ns):
  Arrival (ns):                7.641
  Required (ns):
  Setup (ns):                  0.836
  Minimum Period (ns):         6.296

Path 3
  From:                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:CLK
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/control_user_clock/U1:D
  Delay (ns):                  5.177
  Slack (ns):
  Arrival (ns):                7.351
  Required (ns):
  Setup (ns):                  0.836
  Minimum Period (ns):         6.006

Path 4
  From:                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request/U1:CLK
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request/U1:D
  Delay (ns):                  5.048
  Slack (ns):
  Arrival (ns):                7.229
  Required (ns):
  Setup (ns):                  0.836
  Minimum Period (ns):         5.884

Path 5
  From:                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[2]:CLK
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/control_user_clock/U1:D
  Delay (ns):                  4.956
  Slack (ns):
  Arrival (ns):                7.130
  Required (ns):
  Setup (ns):                  0.836
  Minimum Period (ns):         5.785


Expanded Path 1
  From: fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:CLK
  To: fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request/U1:D
  data required time                             N/C
  data arrival time                          -   7.862
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q
               +     0.000          Clock source
  0.000                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q (r)
               +     0.334          net: RingOscillator_0/ringO_cnt_0/CLK_OUT_i
  0.334                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:A (r)
               +     1.246          cell: ADLIB:CLKINT
  1.580                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:Y (r)
               +     0.594          net: CLK_OUT_c
  2.174                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:CLK (r)
               +     0.797          cell: ADLIB:DFN1P0
  2.971                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:Q (f)
               +     0.260          net: fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg_i_0
  3.231                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state_ns_a3_1[4]:B (f)
               +     0.837          cell: ADLIB:NOR2B
  4.068                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state_ns_a3_1[4]:Y (f)
               +     0.263          net: fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/N_65_1
  4.331                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state_ns_a3[4]:A (f)
               +     0.512          cell: ADLIB:NOR2B
  4.843                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state_ns_a3[4]:Y (f)
               +     0.263          net: fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/N_65
  5.106                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state_ns_a3_RNI4GOA[4]:A (f)
               +     0.696          cell: ADLIB:OR2
  5.802                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state_ns_a3_RNI4GOA[4]:Y (f)
               +     0.244          net: fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/N_58
  6.046                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request_RNO:A (f)
               +     0.691          cell: ADLIB:OR2
  6.737                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request_RNO:Y (f)
               +     0.244          net: fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/un1_housekeeping_request_0_sqmuxa
  6.981                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request/U0:S (f)
               +     0.656          cell: ADLIB:MX2
  7.637                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request/U0:Y (f)
               +     0.225          net: fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request/Y
  7.862                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request/U1:D (f)
                                    
  7.862                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q
               +     0.000          Clock source
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q (r)
               +     0.334          net: RingOscillator_0/ringO_cnt_0/CLK_OUT_i
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:A (r)
               +     1.246          cell: ADLIB:CLKINT
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:Y (r)
               +     0.601          net: CLK_OUT_c
  N/C                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request/U1:CLK (r)
               -     0.836          Library setup time: ADLIB:DFN1C0
  N/C                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        Flash_Freeze_N
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:D
  Delay (ns):                  2.648
  Slack (ns):
  Arrival (ns):                2.648
  Required (ns):
  Setup (ns):                  0.836
  External Setup (ns):         1.310


Expanded Path 1
  From: Flash_Freeze_N
  To: fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:D
  data required time                             N/C
  data arrival time                          -   2.648
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        Flash_Freeze_N (r)
               +     0.000          net: Flash_Freeze_N
  0.000                        fff_0/FlashFreeze_Inbuf/U0/U0:PAD (r)
               +     1.136          cell: ADLIB:IOPAD_IN
  1.136                        fff_0/FlashFreeze_Inbuf/U0/U0:Y (r)
               +     0.000          net: fff_0/FlashFreeze_Inbuf/U0/NET1
  1.136                        fff_0/FlashFreeze_Inbuf/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  1.324                        fff_0/FlashFreeze_Inbuf/U0/U1:Y (r)
               +     0.223          net: fff_0/N_FlashFreeze
  1.547                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg_RNO:A (r)
               +     0.565          cell: ADLIB:INV
  2.112                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg_RNO:Y (f)
               +     0.536          net: fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/N_FlashFreeze_i
  2.648                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:D (f)
                                    
  2.648                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q
               +     0.000          Clock source
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q (r)
               +     0.334          net: RingOscillator_0/ringO_cnt_0/CLK_OUT_i
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:A (r)
               +     1.246          cell: ADLIB:CLKINT
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:Y (r)
               +     0.594          net: CLK_OUT_c
  N/C                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:CLK (r)
               -     0.836          Library setup time: ADLIB:DFN1P0
  N/C                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Latch_For_Clock_Gating:G
  To:                          CLK_GATED
  Delay (ns):                  8.006
  Slack (ns):
  Arrival (ns):                10.180
  Required (ns):
  Clock to Out (ns):           10.180


Expanded Path 1
  From: fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Latch_For_Clock_Gating:G
  To: CLK_GATED
  data required time                             N/C
  data arrival time                          -   10.180
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q
               +     0.000          Clock source
  0.000                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q (r)
               +     0.334          net: RingOscillator_0/ringO_cnt_0/CLK_OUT_i
  0.334                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:A (r)
               +     1.246          cell: ADLIB:CLKINT
  1.580                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:Y (r)
               +     0.594          net: CLK_OUT_c
  2.174                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Latch_For_Clock_Gating:G (r)
               +     0.662          cell: ADLIB:DLN0
  2.836                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Latch_For_Clock_Gating:Q (f)
               +     0.215          net: fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/stop_stage_two
  3.051                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Gate_For_Clock_Gating:A (f)
               +     0.661          cell: ADLIB:AND2
  3.712                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Gate_For_Clock_Gating:Y (f)
               +     1.212          net: fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/clock_to_user_logic_temp
  4.924                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Gate_For_Clock_Gating_Clkint:A (f)
               +     1.294          cell: ADLIB:CLKINT
  6.218                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Gate_For_Clock_Gating_Clkint:Y (f)
               +     0.536          net: CLK_GATED_c
  6.754                        CLK_GATED_pad/U0/U1:D (f)
               +     0.916          cell: ADLIB:IOTRI_OB_EB
  7.670                        CLK_GATED_pad/U0/U1:DOUT (f)
               +     0.000          net: CLK_GATED_pad/U0/NET1
  7.670                        CLK_GATED_pad/U0/U0:D (f)
               +     2.510          cell: ADLIB:IOPAD_TRI
  10.180                       CLK_GATED_pad/U0/U0:PAD (f)
               +     0.000          net: CLK_GATED
  10.180                       CLK_GATED (f)
                                    
  10.180                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q
               +     0.000          Clock source
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q (r)
                                    
  N/C                          CLK_GATED (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        RST
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[4]:CLR
  Delay (ns):                  5.115
  Slack (ns):
  Arrival (ns):                5.115
  Required (ns):
  Recovery (ns):               0.238
  External Recovery (ns):      3.172

Path 2
  From:                        RST
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[0]:PRE
  Delay (ns):                  4.823
  Slack (ns):
  Arrival (ns):                4.823
  Required (ns):
  Recovery (ns):               0.238
  External Recovery (ns):      2.901

Path 3
  From:                        RST
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/control_user_clock/U1:PRE
  Delay (ns):                  4.765
  Slack (ns):
  Arrival (ns):                4.765
  Required (ns):
  Recovery (ns):               0.238
  External Recovery (ns):      2.822

Path 4
  From:                        RST
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:PRE
  Delay (ns):                  4.630
  Slack (ns):
  Arrival (ns):                4.630
  Required (ns):
  Recovery (ns):               0.238
  External Recovery (ns):      2.694

Path 5
  From:                        RST
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[2]:CLR
  Delay (ns):                  4.630
  Slack (ns):
  Arrival (ns):                4.630
  Required (ns):
  Recovery (ns):               0.238
  External Recovery (ns):      2.694


Expanded Path 1
  From: RST
  To: fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[4]:CLR
  data required time                             N/C
  data arrival time                          -   5.115
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RST (r)
               +     0.000          net: RST
  0.000                        INBUF_0/U0/U0:PAD (r)
               +     1.136          cell: ADLIB:IOPAD_IN
  1.136                        INBUF_0/U0/U0:Y (r)
               +     0.000          net: INBUF_0/U0/NET1
  1.136                        INBUF_0/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  1.324                        INBUF_0/U0/U1:Y (r)
               +     3.791          net: RESETZB_c_c
  5.115                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[4]:CLR (r)
                                    
  5.115                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q
               +     0.000          Clock source
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q (r)
               +     0.334          net: RingOscillator_0/ringO_cnt_0/CLK_OUT_i
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:A (r)
               +     1.246          cell: ADLIB:CLKINT
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:Y (r)
               +     0.601          net: CLK_OUT_c
  N/C                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[4]:CLK (r)
               -     0.238          Library recovery time: ADLIB:DFN1C0
  N/C                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[4]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From:                        f31
  To:                          rstzb_W_pD
  Delay (ns):                  6.409
  Slack (ns):
  Arrival (ns):                6.409
  Required (ns):

Path 2
  From:                        RST
  To:                          RESETZB
  Delay (ns):                  6.127
  Slack (ns):
  Arrival (ns):                6.127
  Required (ns):

Path 3
  From:                        RST
  To:                          rstzb_W_pu
  Delay (ns):                  5.390
  Slack (ns):
  Arrival (ns):                5.390
  Required (ns):


Expanded Path 1
  From: f31
  To: rstzb_W_pD
  data required time                             N/C
  data arrival time                          -   6.409
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        f31 (f)
               +     0.000          net: f31
  0.000                        f31_pad/U0/U0:PAD (f)
               +     0.806          cell: ADLIB:IOPAD_IN
  0.806                        f31_pad/U0/U0:Y (f)
               +     0.000          net: f31_pad/U0/NET1
  0.806                        f31_pad/U0/U1:YIN (f)
               +     0.184          cell: ADLIB:IOIN_IB
  0.990                        f31_pad/U0/U1:Y (f)
               +     1.993          net: f31_c_c
  2.983                        rstzb_W_pD_pad/U0/U1:D (f)
               +     0.916          cell: ADLIB:IOTRI_OB_EB
  3.899                        rstzb_W_pD_pad/U0/U1:DOUT (f)
               +     0.000          net: rstzb_W_pD_pad/U0/NET1
  3.899                        rstzb_W_pD_pad/U0/U0:D (f)
               +     2.510          cell: ADLIB:IOPAD_TRI
  6.409                        rstzb_W_pD_pad/U0/U0:PAD (f)
               +     0.000          net: rstzb_W_pD
  6.409                        rstzb_W_pD (f)
                                    
  6.409                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          f31 (f)
                                    
  N/C                          rstzb_W_pD (f)
                                    
  N/C                          data required time


END SET Input to Output

----------------------------------------------------

Path set User Sets

