<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: IT_Management</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">IT_Management<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___l_l___driver.html">STM32F4xx_LL_Driver</a> &raquo; <a class="el" href="group___d_m_a___l_l.html">DMA</a> &raquo; <a class="el" href="group___d_m_a___l_l___exported___functions.html">DMA Exported Functions</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga5c8835ce7c849d45a6ec95aaf923dfd8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga5c8835ce7c849d45a6ec95aaf923dfd8">LL_DMA_EnableIT_HT</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga5c8835ce7c849d45a6ec95aaf923dfd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Half transfer interrupt. @rmtoll CR HTIE LL_DMA_EnableIT_HT.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga5c8835ce7c849d45a6ec95aaf923dfd8">More...</a><br /></td></tr>
<tr class="separator:ga5c8835ce7c849d45a6ec95aaf923dfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f60cffbabfcfedb2fafe64e00618246"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga7f60cffbabfcfedb2fafe64e00618246">LL_DMA_EnableIT_TE</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga7f60cffbabfcfedb2fafe64e00618246"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transfer error interrupt. @rmtoll CR TEIE LL_DMA_EnableIT_TE.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga7f60cffbabfcfedb2fafe64e00618246">More...</a><br /></td></tr>
<tr class="separator:ga7f60cffbabfcfedb2fafe64e00618246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26ee0a10259fdb3a637085084b18009"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gae26ee0a10259fdb3a637085084b18009">LL_DMA_EnableIT_TC</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gae26ee0a10259fdb3a637085084b18009"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transfer complete interrupt. @rmtoll CR TCIE LL_DMA_EnableIT_TC.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gae26ee0a10259fdb3a637085084b18009">More...</a><br /></td></tr>
<tr class="separator:gae26ee0a10259fdb3a637085084b18009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad463406ef57a044fea8fed6171da74d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gad463406ef57a044fea8fed6171da74d1">LL_DMA_EnableIT_DME</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gad463406ef57a044fea8fed6171da74d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Direct mode error interrupt. @rmtoll CR DMEIE LL_DMA_EnableIT_DME.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gad463406ef57a044fea8fed6171da74d1">More...</a><br /></td></tr>
<tr class="separator:gad463406ef57a044fea8fed6171da74d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8ba3ba58794ccc3cd2f560cc12b494"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga8a8ba3ba58794ccc3cd2f560cc12b494">LL_DMA_EnableIT_FE</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga8a8ba3ba58794ccc3cd2f560cc12b494"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO error interrupt. @rmtoll FCR FEIE LL_DMA_EnableIT_FE.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga8a8ba3ba58794ccc3cd2f560cc12b494">More...</a><br /></td></tr>
<tr class="separator:ga8a8ba3ba58794ccc3cd2f560cc12b494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d1c2a2e59ef65045dbe96111f75e74"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gad2d1c2a2e59ef65045dbe96111f75e74">LL_DMA_DisableIT_HT</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gad2d1c2a2e59ef65045dbe96111f75e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Half transfer interrupt. @rmtoll CR HTIE LL_DMA_DisableIT_HT.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gad2d1c2a2e59ef65045dbe96111f75e74">More...</a><br /></td></tr>
<tr class="separator:gad2d1c2a2e59ef65045dbe96111f75e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab870db121cdb4d430c7820cd1696c053"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gab870db121cdb4d430c7820cd1696c053">LL_DMA_DisableIT_TE</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gab870db121cdb4d430c7820cd1696c053"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transfer error interrupt. @rmtoll CR TEIE LL_DMA_DisableIT_TE.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gab870db121cdb4d430c7820cd1696c053">More...</a><br /></td></tr>
<tr class="separator:gab870db121cdb4d430c7820cd1696c053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad798a29bbec0621b76052bbe8049f0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga2ad798a29bbec0621b76052bbe8049f0">LL_DMA_DisableIT_TC</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga2ad798a29bbec0621b76052bbe8049f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transfer complete interrupt. @rmtoll CR TCIE LL_DMA_DisableIT_TC.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga2ad798a29bbec0621b76052bbe8049f0">More...</a><br /></td></tr>
<tr class="separator:ga2ad798a29bbec0621b76052bbe8049f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga277e74586b3df2b6b495e654ef25d600"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga277e74586b3df2b6b495e654ef25d600">LL_DMA_DisableIT_DME</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga277e74586b3df2b6b495e654ef25d600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Direct mode error interrupt. @rmtoll CR DMEIE LL_DMA_DisableIT_DME.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga277e74586b3df2b6b495e654ef25d600">More...</a><br /></td></tr>
<tr class="separator:ga277e74586b3df2b6b495e654ef25d600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e568345ceddc659e70272b132123881"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga7e568345ceddc659e70272b132123881">LL_DMA_DisableIT_FE</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:ga7e568345ceddc659e70272b132123881"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFO error interrupt. @rmtoll FCR FEIE LL_DMA_DisableIT_FE.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga7e568345ceddc659e70272b132123881">More...</a><br /></td></tr>
<tr class="separator:ga7e568345ceddc659e70272b132123881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf945e0a885233266715426337eabe4d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gacf945e0a885233266715426337eabe4d">LL_DMA_IsEnabledIT_HT</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gacf945e0a885233266715426337eabe4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Half transfer interrup is enabled. @rmtoll CR HTIE LL_DMA_IsEnabledIT_HT.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gacf945e0a885233266715426337eabe4d">More...</a><br /></td></tr>
<tr class="separator:gacf945e0a885233266715426337eabe4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8cf80be7af402b4e9e0639a4ab073b4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gaa8cf80be7af402b4e9e0639a4ab073b4">LL_DMA_IsEnabledIT_TE</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gaa8cf80be7af402b4e9e0639a4ab073b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Transfer error nterrup is enabled. @rmtoll CR TEIE LL_DMA_IsEnabledIT_TE.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gaa8cf80be7af402b4e9e0639a4ab073b4">More...</a><br /></td></tr>
<tr class="separator:gaa8cf80be7af402b4e9e0639a4ab073b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8162151e994163806ec2306edd60fa0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gab8162151e994163806ec2306edd60fa0">LL_DMA_IsEnabledIT_TC</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gab8162151e994163806ec2306edd60fa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Transfer complete interrup is enabled. @rmtoll CR TCIE LL_DMA_IsEnabledIT_TC.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gab8162151e994163806ec2306edd60fa0">More...</a><br /></td></tr>
<tr class="separator:gab8162151e994163806ec2306edd60fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd2afbb1b778bbbb0f336b353c7b7f3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gaffd2afbb1b778bbbb0f336b353c7b7f3">LL_DMA_IsEnabledIT_DME</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gaffd2afbb1b778bbbb0f336b353c7b7f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Direct mode error interrupt is enabled. @rmtoll CR DMEIE LL_DMA_IsEnabledIT_DME.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gaffd2afbb1b778bbbb0f336b353c7b7f3">More...</a><br /></td></tr>
<tr class="separator:gaffd2afbb1b778bbbb0f336b353c7b7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75d27b901dbc39aff5dc253f02229b7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gaf75d27b901dbc39aff5dc253f02229b7">LL_DMA_IsEnabledIT_FE</a> (<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</td></tr>
<tr class="memdesc:gaf75d27b901dbc39aff5dc253f02229b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if FIFO error interrup is enabled. @rmtoll FCR FEIE LL_DMA_IsEnabledIT_FE.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gaf75d27b901dbc39aff5dc253f02229b7">More...</a><br /></td></tr>
<tr class="separator:gaf75d27b901dbc39aff5dc253f02229b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga277e74586b3df2b6b495e654ef25d600" name="ga277e74586b3df2b6b495e654ef25d600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga277e74586b3df2b6b495e654ef25d600">&#9670;&nbsp;</a></span>LL_DMA_DisableIT_DME()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_DisableIT_DME </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Direct mode error interrupt. @rmtoll CR DMEIE LL_DMA_DisableIT_DME. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
    <tr><td class="paramname">Stream</td><td>This parameter can be one of the following values: <ul>
<li>LL_DMA_STREAM_0 </li>
<li>LL_DMA_STREAM_1 </li>
<li>LL_DMA_STREAM_2 </li>
<li>LL_DMA_STREAM_3 </li>
<li>LL_DMA_STREAM_4 </li>
<li>LL_DMA_STREAM_5 </li>
<li>LL_DMA_STREAM_6 </li>
<li>LL_DMA_STREAM_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7e568345ceddc659e70272b132123881" name="ga7e568345ceddc659e70272b132123881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e568345ceddc659e70272b132123881">&#9670;&nbsp;</a></span>LL_DMA_DisableIT_FE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_DisableIT_FE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable FIFO error interrupt. @rmtoll FCR FEIE LL_DMA_DisableIT_FE. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
    <tr><td class="paramname">Stream</td><td>This parameter can be one of the following values: <ul>
<li>LL_DMA_STREAM_0 </li>
<li>LL_DMA_STREAM_1 </li>
<li>LL_DMA_STREAM_2 </li>
<li>LL_DMA_STREAM_3 </li>
<li>LL_DMA_STREAM_4 </li>
<li>LL_DMA_STREAM_5 </li>
<li>LL_DMA_STREAM_6 </li>
<li>LL_DMA_STREAM_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad2d1c2a2e59ef65045dbe96111f75e74" name="gad2d1c2a2e59ef65045dbe96111f75e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d1c2a2e59ef65045dbe96111f75e74">&#9670;&nbsp;</a></span>LL_DMA_DisableIT_HT()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_DisableIT_HT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Half transfer interrupt. @rmtoll CR HTIE LL_DMA_DisableIT_HT. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
    <tr><td class="paramname">Stream</td><td>This parameter can be one of the following values: <ul>
<li>LL_DMA_STREAM_0 </li>
<li>LL_DMA_STREAM_1 </li>
<li>LL_DMA_STREAM_2 </li>
<li>LL_DMA_STREAM_3 </li>
<li>LL_DMA_STREAM_4 </li>
<li>LL_DMA_STREAM_5 </li>
<li>LL_DMA_STREAM_6 </li>
<li>LL_DMA_STREAM_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ad798a29bbec0621b76052bbe8049f0" name="ga2ad798a29bbec0621b76052bbe8049f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ad798a29bbec0621b76052bbe8049f0">&#9670;&nbsp;</a></span>LL_DMA_DisableIT_TC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_DisableIT_TC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Transfer complete interrupt. @rmtoll CR TCIE LL_DMA_DisableIT_TC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
    <tr><td class="paramname">Stream</td><td>This parameter can be one of the following values: <ul>
<li>LL_DMA_STREAM_0 </li>
<li>LL_DMA_STREAM_1 </li>
<li>LL_DMA_STREAM_2 </li>
<li>LL_DMA_STREAM_3 </li>
<li>LL_DMA_STREAM_4 </li>
<li>LL_DMA_STREAM_5 </li>
<li>LL_DMA_STREAM_6 </li>
<li>LL_DMA_STREAM_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab870db121cdb4d430c7820cd1696c053" name="gab870db121cdb4d430c7820cd1696c053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab870db121cdb4d430c7820cd1696c053">&#9670;&nbsp;</a></span>LL_DMA_DisableIT_TE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_DisableIT_TE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Transfer error interrupt. @rmtoll CR TEIE LL_DMA_DisableIT_TE. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
    <tr><td class="paramname">Stream</td><td>This parameter can be one of the following values: <ul>
<li>LL_DMA_STREAM_0 </li>
<li>LL_DMA_STREAM_1 </li>
<li>LL_DMA_STREAM_2 </li>
<li>LL_DMA_STREAM_3 </li>
<li>LL_DMA_STREAM_4 </li>
<li>LL_DMA_STREAM_5 </li>
<li>LL_DMA_STREAM_6 </li>
<li>LL_DMA_STREAM_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad463406ef57a044fea8fed6171da74d1" name="gad463406ef57a044fea8fed6171da74d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad463406ef57a044fea8fed6171da74d1">&#9670;&nbsp;</a></span>LL_DMA_EnableIT_DME()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_EnableIT_DME </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Direct mode error interrupt. @rmtoll CR DMEIE LL_DMA_EnableIT_DME. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
    <tr><td class="paramname">Stream</td><td>This parameter can be one of the following values: <ul>
<li>LL_DMA_STREAM_0 </li>
<li>LL_DMA_STREAM_1 </li>
<li>LL_DMA_STREAM_2 </li>
<li>LL_DMA_STREAM_3 </li>
<li>LL_DMA_STREAM_4 </li>
<li>LL_DMA_STREAM_5 </li>
<li>LL_DMA_STREAM_6 </li>
<li>LL_DMA_STREAM_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8a8ba3ba58794ccc3cd2f560cc12b494" name="ga8a8ba3ba58794ccc3cd2f560cc12b494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a8ba3ba58794ccc3cd2f560cc12b494">&#9670;&nbsp;</a></span>LL_DMA_EnableIT_FE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_EnableIT_FE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO error interrupt. @rmtoll FCR FEIE LL_DMA_EnableIT_FE. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
    <tr><td class="paramname">Stream</td><td>This parameter can be one of the following values: <ul>
<li>LL_DMA_STREAM_0 </li>
<li>LL_DMA_STREAM_1 </li>
<li>LL_DMA_STREAM_2 </li>
<li>LL_DMA_STREAM_3 </li>
<li>LL_DMA_STREAM_4 </li>
<li>LL_DMA_STREAM_5 </li>
<li>LL_DMA_STREAM_6 </li>
<li>LL_DMA_STREAM_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5c8835ce7c849d45a6ec95aaf923dfd8" name="ga5c8835ce7c849d45a6ec95aaf923dfd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c8835ce7c849d45a6ec95aaf923dfd8">&#9670;&nbsp;</a></span>LL_DMA_EnableIT_HT()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_EnableIT_HT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Half transfer interrupt. @rmtoll CR HTIE LL_DMA_EnableIT_HT. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
    <tr><td class="paramname">Stream</td><td>This parameter can be one of the following values: <ul>
<li>LL_DMA_STREAM_0 </li>
<li>LL_DMA_STREAM_1 </li>
<li>LL_DMA_STREAM_2 </li>
<li>LL_DMA_STREAM_3 </li>
<li>LL_DMA_STREAM_4 </li>
<li>LL_DMA_STREAM_5 </li>
<li>LL_DMA_STREAM_6 </li>
<li>LL_DMA_STREAM_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae26ee0a10259fdb3a637085084b18009" name="gae26ee0a10259fdb3a637085084b18009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae26ee0a10259fdb3a637085084b18009">&#9670;&nbsp;</a></span>LL_DMA_EnableIT_TC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_EnableIT_TC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Transfer complete interrupt. @rmtoll CR TCIE LL_DMA_EnableIT_TC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
    <tr><td class="paramname">Stream</td><td>This parameter can be one of the following values: <ul>
<li>LL_DMA_STREAM_0 </li>
<li>LL_DMA_STREAM_1 </li>
<li>LL_DMA_STREAM_2 </li>
<li>LL_DMA_STREAM_3 </li>
<li>LL_DMA_STREAM_4 </li>
<li>LL_DMA_STREAM_5 </li>
<li>LL_DMA_STREAM_6 </li>
<li>LL_DMA_STREAM_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7f60cffbabfcfedb2fafe64e00618246" name="ga7f60cffbabfcfedb2fafe64e00618246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f60cffbabfcfedb2fafe64e00618246">&#9670;&nbsp;</a></span>LL_DMA_EnableIT_TE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_EnableIT_TE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Transfer error interrupt. @rmtoll CR TEIE LL_DMA_EnableIT_TE. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
    <tr><td class="paramname">Stream</td><td>This parameter can be one of the following values: <ul>
<li>LL_DMA_STREAM_0 </li>
<li>LL_DMA_STREAM_1 </li>
<li>LL_DMA_STREAM_2 </li>
<li>LL_DMA_STREAM_3 </li>
<li>LL_DMA_STREAM_4 </li>
<li>LL_DMA_STREAM_5 </li>
<li>LL_DMA_STREAM_6 </li>
<li>LL_DMA_STREAM_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaffd2afbb1b778bbbb0f336b353c7b7f3" name="gaffd2afbb1b778bbbb0f336b353c7b7f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffd2afbb1b778bbbb0f336b353c7b7f3">&#9670;&nbsp;</a></span>LL_DMA_IsEnabledIT_DME()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_DME </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if Direct mode error interrupt is enabled. @rmtoll CR DMEIE LL_DMA_IsEnabledIT_DME. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
    <tr><td class="paramname">Stream</td><td>This parameter can be one of the following values: <ul>
<li>LL_DMA_STREAM_0 </li>
<li>LL_DMA_STREAM_1 </li>
<li>LL_DMA_STREAM_2 </li>
<li>LL_DMA_STREAM_3 </li>
<li>LL_DMA_STREAM_4 </li>
<li>LL_DMA_STREAM_5 </li>
<li>LL_DMA_STREAM_6 </li>
<li>LL_DMA_STREAM_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf75d27b901dbc39aff5dc253f02229b7" name="gaf75d27b901dbc39aff5dc253f02229b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf75d27b901dbc39aff5dc253f02229b7">&#9670;&nbsp;</a></span>LL_DMA_IsEnabledIT_FE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_FE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if FIFO error interrup is enabled. @rmtoll FCR FEIE LL_DMA_IsEnabledIT_FE. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
    <tr><td class="paramname">Stream</td><td>This parameter can be one of the following values: <ul>
<li>LL_DMA_STREAM_0 </li>
<li>LL_DMA_STREAM_1 </li>
<li>LL_DMA_STREAM_2 </li>
<li>LL_DMA_STREAM_3 </li>
<li>LL_DMA_STREAM_4 </li>
<li>LL_DMA_STREAM_5 </li>
<li>LL_DMA_STREAM_6 </li>
<li>LL_DMA_STREAM_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacf945e0a885233266715426337eabe4d" name="gacf945e0a885233266715426337eabe4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf945e0a885233266715426337eabe4d">&#9670;&nbsp;</a></span>LL_DMA_IsEnabledIT_HT()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if Half transfer interrup is enabled. @rmtoll CR HTIE LL_DMA_IsEnabledIT_HT. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
    <tr><td class="paramname">Stream</td><td>This parameter can be one of the following values: <ul>
<li>LL_DMA_STREAM_0 </li>
<li>LL_DMA_STREAM_1 </li>
<li>LL_DMA_STREAM_2 </li>
<li>LL_DMA_STREAM_3 </li>
<li>LL_DMA_STREAM_4 </li>
<li>LL_DMA_STREAM_5 </li>
<li>LL_DMA_STREAM_6 </li>
<li>LL_DMA_STREAM_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab8162151e994163806ec2306edd60fa0" name="gab8162151e994163806ec2306edd60fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8162151e994163806ec2306edd60fa0">&#9670;&nbsp;</a></span>LL_DMA_IsEnabledIT_TC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if Transfer complete interrup is enabled. @rmtoll CR TCIE LL_DMA_IsEnabledIT_TC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
    <tr><td class="paramname">Stream</td><td>This parameter can be one of the following values: <ul>
<li>LL_DMA_STREAM_0 </li>
<li>LL_DMA_STREAM_1 </li>
<li>LL_DMA_STREAM_2 </li>
<li>LL_DMA_STREAM_3 </li>
<li>LL_DMA_STREAM_4 </li>
<li>LL_DMA_STREAM_5 </li>
<li>LL_DMA_STREAM_6 </li>
<li>LL_DMA_STREAM_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa8cf80be7af402b4e9e0639a4ab073b4" name="gaa8cf80be7af402b4e9e0639a4ab073b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8cf80be7af402b4e9e0639a4ab073b4">&#9670;&nbsp;</a></span>LL_DMA_IsEnabledIT_TE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if Transfer error nterrup is enabled. @rmtoll CR TEIE LL_DMA_IsEnabledIT_TE. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
    <tr><td class="paramname">Stream</td><td>This parameter can be one of the following values: <ul>
<li>LL_DMA_STREAM_0 </li>
<li>LL_DMA_STREAM_1 </li>
<li>LL_DMA_STREAM_2 </li>
<li>LL_DMA_STREAM_3 </li>
<li>LL_DMA_STREAM_4 </li>
<li>LL_DMA_STREAM_5 </li>
<li>LL_DMA_STREAM_6 </li>
<li>LL_DMA_STREAM_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
