// Seed: 1375016014
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wor id_8,
    input wor id_9,
    output supply0 id_10,
    input wand id_11,
    input wand id_12,
    input tri0 id_13,
    input tri0 id_14,
    input wand id_15,
    output tri1 id_16,
    output tri1 id_17,
    input wand id_18
);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wire id_0,
    input  tri1 id_1,
    output tri1 id_2
);
  wor id_4;
  assign id_4 = -1;
  timeunit 1ps / 1ps;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1
  );
  logic id_5;
  ;
endmodule
