============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 20 2022  02:47:17 pm
  Module:                 busca_padrao
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-77 ps) Late External Delay Assertion at pin RC_CG_HIER_INST14/g6/B
          Group: Bus2IP_Clk
     Startpoint: (R) RC_CG_HIER_INST14/enl_reg/G
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST14/g6/B
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-       0                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=     -77                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST14/enl_reg/G -       -     R     (arrival)            -    -     -     -       0 
  -                           -       -     F     latch_d_arrival      -    -     -     -     762 
  RC_CG_HIER_INST14/enl_reg/Q -       -     F     DLHQX1               1 16.8   135  1029    1029 
  RC_CG_HIER_INST14/fopt/Q    -       A->Q  R     INX2                 1  9.2    54    48    1077 
  RC_CG_HIER_INST14/g6/B      (b)     -     R     OR2X1                -    -     -     0    1077 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.

