INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:43:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.460ns period=6.920ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.460ns period=6.920ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.920ns  (clk rise@6.920ns - clk rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 2.069ns (32.709%)  route 4.257ns (67.291%))
  Logic Levels:           21  (CARRY4=11 LUT1=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.403 - 6.920 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1872, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X22Y66         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mulf0/operator/sigProdExt_c2_reg[8]/Q
                         net (fo=1, routed)           0.509     1.271    mulf0/operator/sigProdExt_c2[8]
    SLICE_X21Y68         LUT6 (Prop_lut6_I1_O)        0.043     1.314 r  mulf0/operator/ltOp_carry_i_14/O
                         net (fo=1, routed)           0.301     1.615    mulf0/operator/ltOp_carry_i_14_n_0
    SLICE_X23Y69         LUT5 (Prop_lut5_I4_O)        0.043     1.658 r  mulf0/operator/ltOp_carry_i_9/O
                         net (fo=1, routed)           0.000     1.658    mulf0/operator/RoundingAdder/level5_c1[3]_i_2_1[0]
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.909 r  mulf0/operator/RoundingAdder/ltOp_carry_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     1.909    mulf0/operator/RoundingAdder/ltOp_carry_i_7__0_n_0
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.958 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.958    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4_n_0
    SLICE_X23Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.007 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.007    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X23Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.056 r  mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.056    mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3_n_0
    SLICE_X23Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.105 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.105    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13_n_0
    SLICE_X23Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.154 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.007     2.160    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6_n_0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.209 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.209    mulf0/operator/RoundingAdder/ltOp_carry__1_i_9_n_0
    SLICE_X23Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.362 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_10/O[1]
                         net (fo=6, routed)           0.410     2.773    mulf0/operator/RoundingAdder/ip_result[29]
    SLICE_X24Y76         LUT4 (Prop_lut4_I3_O)        0.119     2.892 r  mulf0/operator/RoundingAdder/ltOp_carry_i_10/O
                         net (fo=1, routed)           0.096     2.988    mulf0/operator/RoundingAdder/ltOp_carry_i_10_n_0
    SLICE_X24Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.031 r  mulf0/operator/RoundingAdder/ltOp_carry_i_8/O
                         net (fo=33, routed)          0.458     3.489    mulf0/operator/RoundingAdder/ltOp_carry_i_8_n_0
    SLICE_X19Y75         LUT4 (Prop_lut4_I3_O)        0.043     3.532 f  mulf0/operator/RoundingAdder/level4_c1[17]_i_2/O
                         net (fo=8, routed)           0.425     3.958    mulf0/operator/RoundingAdder/mulf0_result[14]
    SLICE_X19Y77         LUT6 (Prop_lut6_I3_O)        0.043     4.001 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_12/O
                         net (fo=1, routed)           0.285     4.285    mulf0/operator/RoundingAdder/ltOp_carry__2_i_12_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I5_O)        0.043     4.328 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0/O
                         net (fo=3, routed)           0.164     4.493    mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0_n_0
    SLICE_X19Y75         LUT6 (Prop_lut6_I0_O)        0.043     4.536 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.191     4.727    addf0/operator/level5_c1_reg[3][0]
    SLICE_X21Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     4.918 f  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=56, routed)          0.419     5.337    mulf0/operator/RoundingAdder/CO[0]
    SLICE_X19Y76         LUT1 (Prop_lut1_I0_O)        0.043     5.380 r  mulf0/operator/RoundingAdder/i__carry_i_1/O
                         net (fo=5, routed)           0.297     5.677    addf0/operator/ps_c1_reg[0][0]
    SLICE_X21Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.868 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.868    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X21Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.021 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=6, routed)           0.421     6.442    mulf0/operator/RoundingAdder/level4_c1_reg[22][1]
    SLICE_X21Y78         LUT5 (Prop_lut5_I0_O)        0.119     6.561 r  mulf0/operator/RoundingAdder/level4_c1[22]_i_1__0/O
                         net (fo=9, routed)           0.272     6.834    addf0/operator/RightShifterComponent/level4_c1_reg[22]_0
    SLICE_X23Y79         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.920     6.920 r  
                                                      0.000     6.920 r  clk (IN)
                         net (fo=1872, unset)         0.483     7.403    addf0/operator/RightShifterComponent/clk
    SLICE_X23Y79         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.403    
                         clock uncertainty           -0.035     7.367    
    SLICE_X23Y79         FDRE (Setup_fdre_C_R)       -0.295     7.072    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.072    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                  0.239    




