read -sv run_verilog_mid/adder_32b_8_90_3071d9cad8eb83390984498d5dc08e5e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_90_3071d9cad8eb83390984498d5dc08e5e_yosys.v
