$date
	Fri Sep 23 22:17:35 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testFullAdder $end
$var wire 1 ! sum $end
$var wire 1 " carryout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % carryin $end
$scope module adder $end
$var wire 1 # a $end
$var wire 1 & aandb $end
$var wire 1 ' axorb $end
$var wire 1 ( axorb_and_c $end
$var wire 1 $ b $end
$var wire 1 % carryin $end
$var wire 1 " carryout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
1%
0$
0#
x"
x!
$end
#50000
0&
0'
#100000
0(
1!
#150000
0"
#1000000
1$
#1050000
1'
#1100000
1(
0!
#1150000
1"
#2000000
0$
1#
#3000000
1$
#3050000
0'
1&
#3100000
0(
1!
#4000000
0%
0$
0#
#4050000
0!
0&
#4100000
0"
#5000000
1$
#5050000
1'
#5100000
1!
#6000000
0$
1#
#7000000
1$
#7050000
0'
1&
#7100000
0!
1"
#8000000
