

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_Apply_Scales_Loop'
================================================================
* Date:           Tue Jan 27 00:26:54 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Apply_Scales_Loop  |      257|      257|         3|          1|          1|   256|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [top.cpp:102]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv7_i_63_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_63"   --->   Operation 7 'read' 'conv7_i_63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv7_i_62_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_62"   --->   Operation 8 'read' 'conv7_i_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv7_i_61_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_61"   --->   Operation 9 'read' 'conv7_i_61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv7_i_60_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_60"   --->   Operation 10 'read' 'conv7_i_60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv7_i_59_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_59"   --->   Operation 11 'read' 'conv7_i_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv7_i_58_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_58"   --->   Operation 12 'read' 'conv7_i_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv7_i_57_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_57"   --->   Operation 13 'read' 'conv7_i_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv7_i_56_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_56"   --->   Operation 14 'read' 'conv7_i_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv7_i_55_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_55"   --->   Operation 15 'read' 'conv7_i_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv7_i_54_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_54"   --->   Operation 16 'read' 'conv7_i_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv7_i_53_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_53"   --->   Operation 17 'read' 'conv7_i_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv7_i_52_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_52"   --->   Operation 18 'read' 'conv7_i_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv7_i_51_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_51"   --->   Operation 19 'read' 'conv7_i_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv7_i_50_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_50"   --->   Operation 20 'read' 'conv7_i_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv7_i_49_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_49"   --->   Operation 21 'read' 'conv7_i_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv7_i_48_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_48"   --->   Operation 22 'read' 'conv7_i_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv7_i_47_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_47"   --->   Operation 23 'read' 'conv7_i_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv7_i_46_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_46"   --->   Operation 24 'read' 'conv7_i_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv7_i_45_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_45"   --->   Operation 25 'read' 'conv7_i_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv7_i_44_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_44"   --->   Operation 26 'read' 'conv7_i_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv7_i_43_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_43"   --->   Operation 27 'read' 'conv7_i_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv7_i_42_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_42"   --->   Operation 28 'read' 'conv7_i_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv7_i_41_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_41"   --->   Operation 29 'read' 'conv7_i_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv7_i_40_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_40"   --->   Operation 30 'read' 'conv7_i_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv7_i_39_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_39"   --->   Operation 31 'read' 'conv7_i_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv7_i_38_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_38"   --->   Operation 32 'read' 'conv7_i_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv7_i_37_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_37"   --->   Operation 33 'read' 'conv7_i_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv7_i_36_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_36"   --->   Operation 34 'read' 'conv7_i_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv7_i_35_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_35"   --->   Operation 35 'read' 'conv7_i_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv7_i_34_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_34"   --->   Operation 36 'read' 'conv7_i_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv7_i_33_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_33"   --->   Operation 37 'read' 'conv7_i_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv7_i_32_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_32"   --->   Operation 38 'read' 'conv7_i_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv7_i_31_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_31"   --->   Operation 39 'read' 'conv7_i_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv7_i_30_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_30"   --->   Operation 40 'read' 'conv7_i_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv7_i_29_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_29"   --->   Operation 41 'read' 'conv7_i_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv7_i_28_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_28"   --->   Operation 42 'read' 'conv7_i_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv7_i_27_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_27"   --->   Operation 43 'read' 'conv7_i_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv7_i_26_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_26"   --->   Operation 44 'read' 'conv7_i_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv7_i_25_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_25"   --->   Operation 45 'read' 'conv7_i_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv7_i_24_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_24"   --->   Operation 46 'read' 'conv7_i_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv7_i_23_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_23"   --->   Operation 47 'read' 'conv7_i_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv7_i_22_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_22"   --->   Operation 48 'read' 'conv7_i_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv7_i_21_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_21"   --->   Operation 49 'read' 'conv7_i_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv7_i_20_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_20"   --->   Operation 50 'read' 'conv7_i_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv7_i_19_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_19"   --->   Operation 51 'read' 'conv7_i_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv7_i_18_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_18"   --->   Operation 52 'read' 'conv7_i_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv7_i_17_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_17"   --->   Operation 53 'read' 'conv7_i_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv7_i_16_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_16"   --->   Operation 54 'read' 'conv7_i_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv7_i_15_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_15"   --->   Operation 55 'read' 'conv7_i_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv7_i_14_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_14"   --->   Operation 56 'read' 'conv7_i_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv7_i_13_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_13"   --->   Operation 57 'read' 'conv7_i_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv7_i_12_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_12"   --->   Operation 58 'read' 'conv7_i_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv7_i_11_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_11"   --->   Operation 59 'read' 'conv7_i_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv7_i_10_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_10"   --->   Operation 60 'read' 'conv7_i_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv7_i_9_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_9"   --->   Operation 61 'read' 'conv7_i_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv7_i_8_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_8"   --->   Operation 62 'read' 'conv7_i_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv7_i_7_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_7"   --->   Operation 63 'read' 'conv7_i_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv7_i_6_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_6"   --->   Operation 64 'read' 'conv7_i_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv7_i_5_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_5"   --->   Operation 65 'read' 'conv7_i_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv7_i_4_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_4"   --->   Operation 66 'read' 'conv7_i_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv7_i_3_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_3"   --->   Operation 67 'read' 'conv7_i_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv7_i_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_2"   --->   Operation 68 'read' 'conv7_i_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv7_i_1_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_1"   --->   Operation 69 'read' 'conv7_i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv7_i_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i"   --->   Operation 70 'read' 'conv7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv7_i_63_cast = sext i24 %conv7_i_63_read"   --->   Operation 71 'sext' 'conv7_i_63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv7_i_62_cast = sext i24 %conv7_i_62_read"   --->   Operation 72 'sext' 'conv7_i_62_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv7_i_61_cast = sext i24 %conv7_i_61_read"   --->   Operation 73 'sext' 'conv7_i_61_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv7_i_60_cast = sext i24 %conv7_i_60_read"   --->   Operation 74 'sext' 'conv7_i_60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv7_i_59_cast = sext i24 %conv7_i_59_read"   --->   Operation 75 'sext' 'conv7_i_59_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv7_i_58_cast = sext i24 %conv7_i_58_read"   --->   Operation 76 'sext' 'conv7_i_58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%conv7_i_57_cast = sext i24 %conv7_i_57_read"   --->   Operation 77 'sext' 'conv7_i_57_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv7_i_56_cast = sext i24 %conv7_i_56_read"   --->   Operation 78 'sext' 'conv7_i_56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv7_i_55_cast = sext i24 %conv7_i_55_read"   --->   Operation 79 'sext' 'conv7_i_55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%conv7_i_54_cast = sext i24 %conv7_i_54_read"   --->   Operation 80 'sext' 'conv7_i_54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%conv7_i_53_cast = sext i24 %conv7_i_53_read"   --->   Operation 81 'sext' 'conv7_i_53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv7_i_52_cast = sext i24 %conv7_i_52_read"   --->   Operation 82 'sext' 'conv7_i_52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv7_i_51_cast = sext i24 %conv7_i_51_read"   --->   Operation 83 'sext' 'conv7_i_51_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv7_i_50_cast = sext i24 %conv7_i_50_read"   --->   Operation 84 'sext' 'conv7_i_50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv7_i_49_cast = sext i24 %conv7_i_49_read"   --->   Operation 85 'sext' 'conv7_i_49_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%conv7_i_48_cast = sext i24 %conv7_i_48_read"   --->   Operation 86 'sext' 'conv7_i_48_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%conv7_i_47_cast = sext i24 %conv7_i_47_read"   --->   Operation 87 'sext' 'conv7_i_47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%conv7_i_46_cast = sext i24 %conv7_i_46_read"   --->   Operation 88 'sext' 'conv7_i_46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%conv7_i_45_cast = sext i24 %conv7_i_45_read"   --->   Operation 89 'sext' 'conv7_i_45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%conv7_i_44_cast = sext i24 %conv7_i_44_read"   --->   Operation 90 'sext' 'conv7_i_44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv7_i_43_cast = sext i24 %conv7_i_43_read"   --->   Operation 91 'sext' 'conv7_i_43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%conv7_i_42_cast = sext i24 %conv7_i_42_read"   --->   Operation 92 'sext' 'conv7_i_42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%conv7_i_41_cast = sext i24 %conv7_i_41_read"   --->   Operation 93 'sext' 'conv7_i_41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv7_i_40_cast = sext i24 %conv7_i_40_read"   --->   Operation 94 'sext' 'conv7_i_40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv7_i_39_cast = sext i24 %conv7_i_39_read"   --->   Operation 95 'sext' 'conv7_i_39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv7_i_38_cast = sext i24 %conv7_i_38_read"   --->   Operation 96 'sext' 'conv7_i_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv7_i_37_cast = sext i24 %conv7_i_37_read"   --->   Operation 97 'sext' 'conv7_i_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv7_i_36_cast = sext i24 %conv7_i_36_read"   --->   Operation 98 'sext' 'conv7_i_36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv7_i_35_cast = sext i24 %conv7_i_35_read"   --->   Operation 99 'sext' 'conv7_i_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv7_i_34_cast = sext i24 %conv7_i_34_read"   --->   Operation 100 'sext' 'conv7_i_34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv7_i_33_cast = sext i24 %conv7_i_33_read"   --->   Operation 101 'sext' 'conv7_i_33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv7_i_32_cast = sext i24 %conv7_i_32_read"   --->   Operation 102 'sext' 'conv7_i_32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv7_i_31_cast = sext i24 %conv7_i_31_read"   --->   Operation 103 'sext' 'conv7_i_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv7_i_30_cast = sext i24 %conv7_i_30_read"   --->   Operation 104 'sext' 'conv7_i_30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv7_i_29_cast = sext i24 %conv7_i_29_read"   --->   Operation 105 'sext' 'conv7_i_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%conv7_i_28_cast = sext i24 %conv7_i_28_read"   --->   Operation 106 'sext' 'conv7_i_28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv7_i_27_cast = sext i24 %conv7_i_27_read"   --->   Operation 107 'sext' 'conv7_i_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%conv7_i_26_cast = sext i24 %conv7_i_26_read"   --->   Operation 108 'sext' 'conv7_i_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%conv7_i_25_cast = sext i24 %conv7_i_25_read"   --->   Operation 109 'sext' 'conv7_i_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%conv7_i_24_cast = sext i24 %conv7_i_24_read"   --->   Operation 110 'sext' 'conv7_i_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv7_i_23_cast = sext i24 %conv7_i_23_read"   --->   Operation 111 'sext' 'conv7_i_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%conv7_i_22_cast = sext i24 %conv7_i_22_read"   --->   Operation 112 'sext' 'conv7_i_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv7_i_21_cast = sext i24 %conv7_i_21_read"   --->   Operation 113 'sext' 'conv7_i_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv7_i_20_cast = sext i24 %conv7_i_20_read"   --->   Operation 114 'sext' 'conv7_i_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv7_i_19_cast = sext i24 %conv7_i_19_read"   --->   Operation 115 'sext' 'conv7_i_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%conv7_i_18_cast = sext i24 %conv7_i_18_read"   --->   Operation 116 'sext' 'conv7_i_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%conv7_i_17_cast = sext i24 %conv7_i_17_read"   --->   Operation 117 'sext' 'conv7_i_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%conv7_i_16_cast = sext i24 %conv7_i_16_read"   --->   Operation 118 'sext' 'conv7_i_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%conv7_i_15_cast = sext i24 %conv7_i_15_read"   --->   Operation 119 'sext' 'conv7_i_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%conv7_i_14_cast = sext i24 %conv7_i_14_read"   --->   Operation 120 'sext' 'conv7_i_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%conv7_i_13_cast = sext i24 %conv7_i_13_read"   --->   Operation 121 'sext' 'conv7_i_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv7_i_12_cast = sext i24 %conv7_i_12_read"   --->   Operation 122 'sext' 'conv7_i_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%conv7_i_11_cast = sext i24 %conv7_i_11_read"   --->   Operation 123 'sext' 'conv7_i_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%conv7_i_10_cast = sext i24 %conv7_i_10_read"   --->   Operation 124 'sext' 'conv7_i_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%conv7_i_9_cast = sext i24 %conv7_i_9_read"   --->   Operation 125 'sext' 'conv7_i_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%conv7_i_8_cast = sext i24 %conv7_i_8_read"   --->   Operation 126 'sext' 'conv7_i_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%conv7_i_7_cast = sext i24 %conv7_i_7_read"   --->   Operation 127 'sext' 'conv7_i_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%conv7_i_6_cast = sext i24 %conv7_i_6_read"   --->   Operation 128 'sext' 'conv7_i_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%conv7_i_5_cast = sext i24 %conv7_i_5_read"   --->   Operation 129 'sext' 'conv7_i_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%conv7_i_4_cast = sext i24 %conv7_i_4_read"   --->   Operation 130 'sext' 'conv7_i_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%conv7_i_3_cast = sext i24 %conv7_i_3_read"   --->   Operation 131 'sext' 'conv7_i_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%conv7_i_2_cast = sext i24 %conv7_i_2_read"   --->   Operation 132 'sext' 'conv7_i_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%conv7_i_1_cast = sext i24 %conv7_i_1_read"   --->   Operation 133 'sext' 'conv7_i_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%conv7_i_cast = sext i24 %conv7_i_read"   --->   Operation 134 'sext' 'conv7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1536 %C, void @empty, i32 0, i32 0, void @empty_53, i32 4294967295, i32 0, void @empty_53, void @empty_53, void @empty_53, i32 0, i32 0, i32 0, i32 0, void @empty_53, void @empty_53, i32 4294967295, i32 0, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.48ns)   --->   "%store_ln102 = store i9 0, i9 %i_1" [top.cpp:102]   --->   Operation 136 'store' 'store_ln102' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %Col_Update_Loop"   --->   Operation 137 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%i = load i9 %i_1" [top.cpp:102]   --->   Operation 138 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.92ns)   --->   "%icmp_ln102 = icmp_eq  i9 %i, i9 256" [top.cpp:102]   --->   Operation 139 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.92ns)   --->   "%add_ln102 = add i9 %i, i9 1" [top.cpp:102]   --->   Operation 140 'add' 'add_ln102' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %Col_Update_Loop.split, void %for.end84.exitStub" [top.cpp:102]   --->   Operation 141 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i9 %i" [top.cpp:102]   --->   Operation 142 'zext' 'zext_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 143 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 144 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:107]   --->   Operation 144 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 145 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr" [top.cpp:107]   --->   Operation 146 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 147 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:107]   --->   Operation 148 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 149 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr" [top.cpp:107]   --->   Operation 150 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 151 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:107]   --->   Operation 152 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 153 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 154 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr" [top.cpp:107]   --->   Operation 154 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 155 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 156 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:107]   --->   Operation 156 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 157 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:107]   --->   Operation 158 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 159 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 160 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:107]   --->   Operation 160 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 161 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 162 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:107]   --->   Operation 162 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_43, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 163 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_184 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" [top.cpp:107]   --->   Operation 164 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_184' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_185 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_44, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 165 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_185' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 166 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_186 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_185" [top.cpp:107]   --->   Operation 166 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_186' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_187 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_45, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 167 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_187' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 168 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_188 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_187" [top.cpp:107]   --->   Operation 168 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_188' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_189 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_46, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 169 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_189' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 170 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_190 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_189" [top.cpp:107]   --->   Operation 170 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_190' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_191 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_47, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 171 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_191' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 172 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_192 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_191" [top.cpp:107]   --->   Operation 172 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_192' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_193 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_48, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 173 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_193' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 174 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_194 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_193" [top.cpp:107]   --->   Operation 174 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_194' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_195 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_49, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 175 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_195' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 176 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_196 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_195" [top.cpp:107]   --->   Operation 176 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_196' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_197 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_50, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 177 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_197' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 178 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_198 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_197" [top.cpp:107]   --->   Operation 178 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_198' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_199 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_51, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 179 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_199' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 180 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_200 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_199" [top.cpp:107]   --->   Operation 180 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_200' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_201 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_52, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 181 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_201' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 182 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_202 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_201" [top.cpp:107]   --->   Operation 182 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_202' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_203 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 183 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_203' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 184 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_204 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_203" [top.cpp:107]   --->   Operation 184 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_204' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_205 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 185 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_205' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 186 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_206 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_205" [top.cpp:107]   --->   Operation 186 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_206' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_207 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 187 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_207' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 188 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_208 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_207" [top.cpp:107]   --->   Operation 188 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_208' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_209 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 189 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_209' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 190 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_210 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_209" [top.cpp:107]   --->   Operation 190 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_210' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_211 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 191 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_211' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 192 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_212 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_211" [top.cpp:107]   --->   Operation 192 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_212' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_213 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_38, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 193 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_213' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 194 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_214 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_213" [top.cpp:107]   --->   Operation 194 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_214' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_215 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_39, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 195 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_215' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 196 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_216 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_215" [top.cpp:107]   --->   Operation 196 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_216' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_217 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_40, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 197 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_217' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 198 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_218 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_217" [top.cpp:107]   --->   Operation 198 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_218' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_219 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_41, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 199 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_219' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 200 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_220 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_219" [top.cpp:107]   --->   Operation 200 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_220' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_221 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_42, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 201 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_221' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 202 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_222 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_221" [top.cpp:107]   --->   Operation 202 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_222' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_223 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_23, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 203 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_223' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 204 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_224 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_223" [top.cpp:107]   --->   Operation 204 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_224' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_225 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_24, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 205 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_225' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 206 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_226 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_225" [top.cpp:107]   --->   Operation 206 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_226' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_227 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 207 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_227' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 208 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_228 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_227" [top.cpp:107]   --->   Operation 208 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_228' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_229 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_26, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 209 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_229' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 210 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_230 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_229" [top.cpp:107]   --->   Operation 210 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_230' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_231 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 211 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_231' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 212 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_232 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_231" [top.cpp:107]   --->   Operation 212 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_232' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_233 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 213 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_233' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 214 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_234 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_233" [top.cpp:107]   --->   Operation 214 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_234' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_235 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 215 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_235' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 216 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_236 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_235" [top.cpp:107]   --->   Operation 216 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_236' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_237 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 217 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_237' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 218 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_238 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_237" [top.cpp:107]   --->   Operation 218 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_238' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_239 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 219 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_239' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 220 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_240 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_239" [top.cpp:107]   --->   Operation 220 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_240' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_241 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 221 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_241' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 222 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_242 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_241" [top.cpp:107]   --->   Operation 222 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_242' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_243 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 223 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_243' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 224 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_244 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_243" [top.cpp:107]   --->   Operation 224 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_244' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_245 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 225 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_245' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 226 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_246 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_245" [top.cpp:107]   --->   Operation 226 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_246' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_247 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 227 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_247' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 228 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_248 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_247" [top.cpp:107]   --->   Operation 228 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_248' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_249 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 229 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_249' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 230 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_250 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_249" [top.cpp:107]   --->   Operation 230 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_250' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_251 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 231 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_251' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 232 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_252 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_251" [top.cpp:107]   --->   Operation 232 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_252' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_253 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 233 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_253' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 234 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_254 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_253" [top.cpp:107]   --->   Operation 234 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_254' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_255 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 235 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_255' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 236 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_256 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_255" [top.cpp:107]   --->   Operation 236 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_256' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_257 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 237 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_257' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 238 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_258 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_257" [top.cpp:107]   --->   Operation 238 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_258' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_259 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_21, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 239 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_259' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 240 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_260 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_259" [top.cpp:107]   --->   Operation 240 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_260' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_261 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_22, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 241 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_261' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 242 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_262 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_261" [top.cpp:107]   --->   Operation 242 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_262' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_263 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 243 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_263' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 244 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_264 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_263" [top.cpp:107]   --->   Operation 244 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_264' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_265 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 245 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_265' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 246 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_266 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_265" [top.cpp:107]   --->   Operation 246 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_266' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_267 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 247 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_267' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 248 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_268 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_267" [top.cpp:107]   --->   Operation 248 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_268' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_269 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 249 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_269' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 250 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_270 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_269" [top.cpp:107]   --->   Operation 250 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_270' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_271 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 251 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_271' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 252 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_272 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_271" [top.cpp:107]   --->   Operation 252 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_272' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_273 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 253 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_273' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 254 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_274 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_273" [top.cpp:107]   --->   Operation 254 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_274' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_275 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 255 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_275' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 256 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_276 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_275" [top.cpp:107]   --->   Operation 256 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_276' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_277 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 257 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_277' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 258 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_278 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_277" [top.cpp:107]   --->   Operation 258 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_278' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_279 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 259 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_279' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 260 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_280 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_279" [top.cpp:107]   --->   Operation 260 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_280' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_281 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 261 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_281' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 262 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_282 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_281" [top.cpp:107]   --->   Operation 262 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_282' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_283 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 263 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_283' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 264 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_284 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_283" [top.cpp:107]   --->   Operation 264 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_284' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_285 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 265 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_285' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 266 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_286 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_285" [top.cpp:107]   --->   Operation 266 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_286' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_287 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 267 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_287' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 268 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_288 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_287" [top.cpp:107]   --->   Operation 268 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_288' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_289 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 269 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_289' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 270 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_290 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_289" [top.cpp:107]   --->   Operation 270 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_290' <Predicate = (!icmp_ln102)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 271 [1/1] (0.48ns)   --->   "%store_ln102 = store i9 %add_ln102, i9 %i_1" [top.cpp:102]   --->   Operation 271 'store' 'store_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 272 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:107]   --->   Operation 272 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load" [top.cpp:107]   --->   Operation 273 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (3.38ns)   --->   "%mul_ln107 = mul i48 %sext_ln107, i48 %conv7_i_cast" [top.cpp:107]   --->   Operation 274 'mul' 'mul_ln107' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107, i32 47" [top.cpp:107]   --->   Operation 275 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107, i32 16, i32 39" [top.cpp:107]   --->   Operation 276 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_573 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107, i32 15" [top.cpp:107]   --->   Operation 277 'bitselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln107)   --->   "%tmp_574 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107, i32 39" [top.cpp:107]   --->   Operation 278 'bitselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i1 %tmp_573" [top.cpp:107]   --->   Operation 279 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (1.10ns)   --->   "%add_ln107 = add i24 %trunc_ln2, i24 %zext_ln107" [top.cpp:107]   --->   Operation 280 'add' 'add_ln107' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107, i32 23" [top.cpp:107]   --->   Operation 281 'bitselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln107)   --->   "%xor_ln107 = xor i1 %tmp_575, i1 1" [top.cpp:107]   --->   Operation 282 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107 = and i1 %tmp_574, i1 %xor_ln107" [top.cpp:107]   --->   Operation 283 'and' 'and_ln107' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_4)   --->   "%tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107, i32 40" [top.cpp:107]   --->   Operation 284 'bitselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107, i32 41" [top.cpp:107]   --->   Operation 285 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.89ns)   --->   "%icmp_ln107 = icmp_eq  i7 %tmp_s, i7 127" [top.cpp:107]   --->   Operation 286 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_571 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107, i32 40" [top.cpp:107]   --->   Operation 287 'partselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.90ns)   --->   "%icmp_ln107_1 = icmp_eq  i8 %tmp_571, i8 255" [top.cpp:107]   --->   Operation 288 'icmp' 'icmp_ln107_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.90ns)   --->   "%icmp_ln107_2 = icmp_eq  i8 %tmp_571, i8 0" [top.cpp:107]   --->   Operation 289 'icmp' 'icmp_ln107_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_3)   --->   "%select_ln107 = select i1 %and_ln107, i1 %icmp_ln107_1, i1 %icmp_ln107_2" [top.cpp:107]   --->   Operation 290 'select' 'select_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_4)   --->   "%xor_ln107_1 = xor i1 %tmp_576, i1 1" [top.cpp:107]   --->   Operation 291 'xor' 'xor_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_4)   --->   "%and_ln107_1 = and i1 %icmp_ln107, i1 %xor_ln107_1" [top.cpp:107]   --->   Operation 292 'and' 'and_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_4)   --->   "%select_ln107_1 = select i1 %and_ln107, i1 %and_ln107_1, i1 %icmp_ln107_1" [top.cpp:107]   --->   Operation 293 'select' 'select_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_1)   --->   "%and_ln107_2 = and i1 %and_ln107, i1 %icmp_ln107_1" [top.cpp:107]   --->   Operation 294 'and' 'and_ln107_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_3)   --->   "%xor_ln107_2 = xor i1 %select_ln107, i1 1" [top.cpp:107]   --->   Operation 295 'xor' 'xor_ln107_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_3)   --->   "%or_ln107 = or i1 %tmp_575, i1 %xor_ln107_2" [top.cpp:107]   --->   Operation 296 'or' 'or_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_3)   --->   "%xor_ln107_3 = xor i1 %tmp, i1 1" [top.cpp:107]   --->   Operation 297 'xor' 'xor_ln107_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_3 = and i1 %or_ln107, i1 %xor_ln107_3" [top.cpp:107]   --->   Operation 298 'and' 'and_ln107_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_4 = and i1 %tmp_575, i1 %select_ln107_1" [top.cpp:107]   --->   Operation 299 'and' 'and_ln107_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_1)   --->   "%or_ln107_128 = or i1 %and_ln107_2, i1 %and_ln107_4" [top.cpp:107]   --->   Operation 300 'or' 'or_ln107_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_1)   --->   "%xor_ln107_4 = xor i1 %or_ln107_128, i1 1" [top.cpp:107]   --->   Operation 301 'xor' 'xor_ln107_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_1)   --->   "%and_ln107_5 = and i1 %tmp, i1 %xor_ln107_4" [top.cpp:107]   --->   Operation 302 'and' 'and_ln107_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_3)   --->   "%select_ln107_2 = select i1 %and_ln107_3, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 303 'select' 'select_ln107_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_1 = or i1 %and_ln107_3, i1 %and_ln107_5" [top.cpp:107]   --->   Operation 304 'or' 'or_ln107_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_3 = select i1 %or_ln107_1, i24 %select_ln107_2, i24 %add_ln107" [top.cpp:107]   --->   Operation 305 'select' 'select_ln107_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 306 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr" [top.cpp:107]   --->   Operation 306 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln107_1 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load" [top.cpp:107]   --->   Operation 307 'sext' 'sext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (3.38ns)   --->   "%mul_ln107_1 = mul i48 %sext_ln107_1, i48 %conv7_i_1_cast" [top.cpp:107]   --->   Operation 308 'mul' 'mul_ln107_1' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_577 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_1, i32 47" [top.cpp:107]   --->   Operation 309 'bitselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_1, i32 16, i32 39" [top.cpp:107]   --->   Operation 310 'partselect' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_1, i32 15" [top.cpp:107]   --->   Operation 311 'bitselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_6)   --->   "%tmp_579 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_1, i32 39" [top.cpp:107]   --->   Operation 312 'bitselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i1 %tmp_578" [top.cpp:107]   --->   Operation 313 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (1.10ns)   --->   "%add_ln107_1 = add i24 %trunc_ln107_1, i24 %zext_ln107_1" [top.cpp:107]   --->   Operation 314 'add' 'add_ln107_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_580 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_1, i32 23" [top.cpp:107]   --->   Operation 315 'bitselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_6)   --->   "%xor_ln107_5 = xor i1 %tmp_580, i1 1" [top.cpp:107]   --->   Operation 316 'xor' 'xor_ln107_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_6 = and i1 %tmp_579, i1 %xor_ln107_5" [top.cpp:107]   --->   Operation 317 'and' 'and_ln107_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_10)   --->   "%tmp_581 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_1, i32 40" [top.cpp:107]   --->   Operation 318 'bitselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_572 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_1, i32 41" [top.cpp:107]   --->   Operation 319 'partselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.89ns)   --->   "%icmp_ln107_3 = icmp_eq  i7 %tmp_572, i7 127" [top.cpp:107]   --->   Operation 320 'icmp' 'icmp_ln107_3' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_582 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_1, i32 40" [top.cpp:107]   --->   Operation 321 'partselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.90ns)   --->   "%icmp_ln107_4 = icmp_eq  i8 %tmp_582, i8 255" [top.cpp:107]   --->   Operation 322 'icmp' 'icmp_ln107_4' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.90ns)   --->   "%icmp_ln107_5 = icmp_eq  i8 %tmp_582, i8 0" [top.cpp:107]   --->   Operation 323 'icmp' 'icmp_ln107_5' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_9)   --->   "%select_ln107_4 = select i1 %and_ln107_6, i1 %icmp_ln107_4, i1 %icmp_ln107_5" [top.cpp:107]   --->   Operation 324 'select' 'select_ln107_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_10)   --->   "%xor_ln107_6 = xor i1 %tmp_581, i1 1" [top.cpp:107]   --->   Operation 325 'xor' 'xor_ln107_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_10)   --->   "%and_ln107_7 = and i1 %icmp_ln107_3, i1 %xor_ln107_6" [top.cpp:107]   --->   Operation 326 'and' 'and_ln107_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_10)   --->   "%select_ln107_5 = select i1 %and_ln107_6, i1 %and_ln107_7, i1 %icmp_ln107_4" [top.cpp:107]   --->   Operation 327 'select' 'select_ln107_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_3)   --->   "%and_ln107_8 = and i1 %and_ln107_6, i1 %icmp_ln107_4" [top.cpp:107]   --->   Operation 328 'and' 'and_ln107_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_9)   --->   "%xor_ln107_7 = xor i1 %select_ln107_4, i1 1" [top.cpp:107]   --->   Operation 329 'xor' 'xor_ln107_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_9)   --->   "%or_ln107_2 = or i1 %tmp_580, i1 %xor_ln107_7" [top.cpp:107]   --->   Operation 330 'or' 'or_ln107_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_9)   --->   "%xor_ln107_8 = xor i1 %tmp_577, i1 1" [top.cpp:107]   --->   Operation 331 'xor' 'xor_ln107_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_9 = and i1 %or_ln107_2, i1 %xor_ln107_8" [top.cpp:107]   --->   Operation 332 'and' 'and_ln107_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_10 = and i1 %tmp_580, i1 %select_ln107_5" [top.cpp:107]   --->   Operation 333 'and' 'and_ln107_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_3)   --->   "%or_ln107_129 = or i1 %and_ln107_8, i1 %and_ln107_10" [top.cpp:107]   --->   Operation 334 'or' 'or_ln107_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_3)   --->   "%xor_ln107_9 = xor i1 %or_ln107_129, i1 1" [top.cpp:107]   --->   Operation 335 'xor' 'xor_ln107_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_3)   --->   "%and_ln107_11 = and i1 %tmp_577, i1 %xor_ln107_9" [top.cpp:107]   --->   Operation 336 'and' 'and_ln107_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_7)   --->   "%select_ln107_6 = select i1 %and_ln107_9, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 337 'select' 'select_ln107_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_3 = or i1 %and_ln107_9, i1 %and_ln107_11" [top.cpp:107]   --->   Operation 338 'or' 'or_ln107_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_7 = select i1 %or_ln107_3, i24 %select_ln107_6, i24 %add_ln107_1" [top.cpp:107]   --->   Operation 339 'select' 'select_ln107_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 340 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:107]   --->   Operation 340 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln107_2 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load" [top.cpp:107]   --->   Operation 341 'sext' 'sext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (3.38ns)   --->   "%mul_ln107_2 = mul i48 %sext_ln107_2, i48 %conv7_i_2_cast" [top.cpp:107]   --->   Operation 342 'mul' 'mul_ln107_2' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_583 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_2, i32 47" [top.cpp:107]   --->   Operation 343 'bitselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_2, i32 16, i32 39" [top.cpp:107]   --->   Operation 344 'partselect' 'trunc_ln107_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_2, i32 15" [top.cpp:107]   --->   Operation 345 'bitselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_12)   --->   "%tmp_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_2, i32 39" [top.cpp:107]   --->   Operation 346 'bitselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i1 %tmp_584" [top.cpp:107]   --->   Operation 347 'zext' 'zext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (1.10ns)   --->   "%add_ln107_2 = add i24 %trunc_ln107_2, i24 %zext_ln107_2" [top.cpp:107]   --->   Operation 348 'add' 'add_ln107_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_586 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_2, i32 23" [top.cpp:107]   --->   Operation 349 'bitselect' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_12)   --->   "%xor_ln107_10 = xor i1 %tmp_586, i1 1" [top.cpp:107]   --->   Operation 350 'xor' 'xor_ln107_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_12 = and i1 %tmp_585, i1 %xor_ln107_10" [top.cpp:107]   --->   Operation 351 'and' 'and_ln107_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_16)   --->   "%tmp_587 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_2, i32 40" [top.cpp:107]   --->   Operation 352 'bitselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_588 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_2, i32 41" [top.cpp:107]   --->   Operation 353 'partselect' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.89ns)   --->   "%icmp_ln107_6 = icmp_eq  i7 %tmp_588, i7 127" [top.cpp:107]   --->   Operation 354 'icmp' 'icmp_ln107_6' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_589 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_2, i32 40" [top.cpp:107]   --->   Operation 355 'partselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.90ns)   --->   "%icmp_ln107_7 = icmp_eq  i8 %tmp_589, i8 255" [top.cpp:107]   --->   Operation 356 'icmp' 'icmp_ln107_7' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.90ns)   --->   "%icmp_ln107_8 = icmp_eq  i8 %tmp_589, i8 0" [top.cpp:107]   --->   Operation 357 'icmp' 'icmp_ln107_8' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_15)   --->   "%select_ln107_8 = select i1 %and_ln107_12, i1 %icmp_ln107_7, i1 %icmp_ln107_8" [top.cpp:107]   --->   Operation 358 'select' 'select_ln107_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_16)   --->   "%xor_ln107_11 = xor i1 %tmp_587, i1 1" [top.cpp:107]   --->   Operation 359 'xor' 'xor_ln107_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_16)   --->   "%and_ln107_13 = and i1 %icmp_ln107_6, i1 %xor_ln107_11" [top.cpp:107]   --->   Operation 360 'and' 'and_ln107_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_16)   --->   "%select_ln107_9 = select i1 %and_ln107_12, i1 %and_ln107_13, i1 %icmp_ln107_7" [top.cpp:107]   --->   Operation 361 'select' 'select_ln107_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_5)   --->   "%and_ln107_14 = and i1 %and_ln107_12, i1 %icmp_ln107_7" [top.cpp:107]   --->   Operation 362 'and' 'and_ln107_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_15)   --->   "%xor_ln107_12 = xor i1 %select_ln107_8, i1 1" [top.cpp:107]   --->   Operation 363 'xor' 'xor_ln107_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_15)   --->   "%or_ln107_4 = or i1 %tmp_586, i1 %xor_ln107_12" [top.cpp:107]   --->   Operation 364 'or' 'or_ln107_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_15)   --->   "%xor_ln107_13 = xor i1 %tmp_583, i1 1" [top.cpp:107]   --->   Operation 365 'xor' 'xor_ln107_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_15 = and i1 %or_ln107_4, i1 %xor_ln107_13" [top.cpp:107]   --->   Operation 366 'and' 'and_ln107_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_16 = and i1 %tmp_586, i1 %select_ln107_9" [top.cpp:107]   --->   Operation 367 'and' 'and_ln107_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_5)   --->   "%or_ln107_130 = or i1 %and_ln107_14, i1 %and_ln107_16" [top.cpp:107]   --->   Operation 368 'or' 'or_ln107_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_5)   --->   "%xor_ln107_14 = xor i1 %or_ln107_130, i1 1" [top.cpp:107]   --->   Operation 369 'xor' 'xor_ln107_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_5)   --->   "%and_ln107_17 = and i1 %tmp_583, i1 %xor_ln107_14" [top.cpp:107]   --->   Operation 370 'and' 'and_ln107_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_11)   --->   "%select_ln107_10 = select i1 %and_ln107_15, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 371 'select' 'select_ln107_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_5 = or i1 %and_ln107_15, i1 %and_ln107_17" [top.cpp:107]   --->   Operation 372 'or' 'or_ln107_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_11 = select i1 %or_ln107_5, i24 %select_ln107_10, i24 %add_ln107_2" [top.cpp:107]   --->   Operation 373 'select' 'select_ln107_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 374 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr" [top.cpp:107]   --->   Operation 374 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln107_3 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load" [top.cpp:107]   --->   Operation 375 'sext' 'sext_ln107_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (3.38ns)   --->   "%mul_ln107_3 = mul i48 %sext_ln107_3, i48 %conv7_i_3_cast" [top.cpp:107]   --->   Operation 376 'mul' 'mul_ln107_3' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_590 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_3, i32 47" [top.cpp:107]   --->   Operation 377 'bitselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln107_3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_3, i32 16, i32 39" [top.cpp:107]   --->   Operation 378 'partselect' 'trunc_ln107_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_3, i32 15" [top.cpp:107]   --->   Operation 379 'bitselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_18)   --->   "%tmp_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_3, i32 39" [top.cpp:107]   --->   Operation 380 'bitselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln107_3 = zext i1 %tmp_591" [top.cpp:107]   --->   Operation 381 'zext' 'zext_ln107_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (1.10ns)   --->   "%add_ln107_3 = add i24 %trunc_ln107_3, i24 %zext_ln107_3" [top.cpp:107]   --->   Operation 382 'add' 'add_ln107_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_3, i32 23" [top.cpp:107]   --->   Operation 383 'bitselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_18)   --->   "%xor_ln107_15 = xor i1 %tmp_593, i1 1" [top.cpp:107]   --->   Operation 384 'xor' 'xor_ln107_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_18 = and i1 %tmp_592, i1 %xor_ln107_15" [top.cpp:107]   --->   Operation 385 'and' 'and_ln107_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_22)   --->   "%tmp_594 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_3, i32 40" [top.cpp:107]   --->   Operation 386 'bitselect' 'tmp_594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_595 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_3, i32 41" [top.cpp:107]   --->   Operation 387 'partselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.89ns)   --->   "%icmp_ln107_9 = icmp_eq  i7 %tmp_595, i7 127" [top.cpp:107]   --->   Operation 388 'icmp' 'icmp_ln107_9' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_596 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_3, i32 40" [top.cpp:107]   --->   Operation 389 'partselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.90ns)   --->   "%icmp_ln107_10 = icmp_eq  i8 %tmp_596, i8 255" [top.cpp:107]   --->   Operation 390 'icmp' 'icmp_ln107_10' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.90ns)   --->   "%icmp_ln107_11 = icmp_eq  i8 %tmp_596, i8 0" [top.cpp:107]   --->   Operation 391 'icmp' 'icmp_ln107_11' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_21)   --->   "%select_ln107_12 = select i1 %and_ln107_18, i1 %icmp_ln107_10, i1 %icmp_ln107_11" [top.cpp:107]   --->   Operation 392 'select' 'select_ln107_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_22)   --->   "%xor_ln107_16 = xor i1 %tmp_594, i1 1" [top.cpp:107]   --->   Operation 393 'xor' 'xor_ln107_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_22)   --->   "%and_ln107_19 = and i1 %icmp_ln107_9, i1 %xor_ln107_16" [top.cpp:107]   --->   Operation 394 'and' 'and_ln107_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_22)   --->   "%select_ln107_13 = select i1 %and_ln107_18, i1 %and_ln107_19, i1 %icmp_ln107_10" [top.cpp:107]   --->   Operation 395 'select' 'select_ln107_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_7)   --->   "%and_ln107_20 = and i1 %and_ln107_18, i1 %icmp_ln107_10" [top.cpp:107]   --->   Operation 396 'and' 'and_ln107_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_21)   --->   "%xor_ln107_17 = xor i1 %select_ln107_12, i1 1" [top.cpp:107]   --->   Operation 397 'xor' 'xor_ln107_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_21)   --->   "%or_ln107_6 = or i1 %tmp_593, i1 %xor_ln107_17" [top.cpp:107]   --->   Operation 398 'or' 'or_ln107_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_21)   --->   "%xor_ln107_18 = xor i1 %tmp_590, i1 1" [top.cpp:107]   --->   Operation 399 'xor' 'xor_ln107_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_21 = and i1 %or_ln107_6, i1 %xor_ln107_18" [top.cpp:107]   --->   Operation 400 'and' 'and_ln107_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_22 = and i1 %tmp_593, i1 %select_ln107_13" [top.cpp:107]   --->   Operation 401 'and' 'and_ln107_22' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_7)   --->   "%or_ln107_131 = or i1 %and_ln107_20, i1 %and_ln107_22" [top.cpp:107]   --->   Operation 402 'or' 'or_ln107_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_7)   --->   "%xor_ln107_19 = xor i1 %or_ln107_131, i1 1" [top.cpp:107]   --->   Operation 403 'xor' 'xor_ln107_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_7)   --->   "%and_ln107_23 = and i1 %tmp_590, i1 %xor_ln107_19" [top.cpp:107]   --->   Operation 404 'and' 'and_ln107_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_15)   --->   "%select_ln107_14 = select i1 %and_ln107_21, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 405 'select' 'select_ln107_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_7 = or i1 %and_ln107_21, i1 %and_ln107_23" [top.cpp:107]   --->   Operation 406 'or' 'or_ln107_7' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_15 = select i1 %or_ln107_7, i24 %select_ln107_14, i24 %add_ln107_3" [top.cpp:107]   --->   Operation 407 'select' 'select_ln107_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 408 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:107]   --->   Operation 408 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln107_4 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load" [top.cpp:107]   --->   Operation 409 'sext' 'sext_ln107_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (3.38ns)   --->   "%mul_ln107_4 = mul i48 %sext_ln107_4, i48 %conv7_i_4_cast" [top.cpp:107]   --->   Operation 410 'mul' 'mul_ln107_4' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_597 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_4, i32 47" [top.cpp:107]   --->   Operation 411 'bitselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln107_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_4, i32 16, i32 39" [top.cpp:107]   --->   Operation 412 'partselect' 'trunc_ln107_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_598 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_4, i32 15" [top.cpp:107]   --->   Operation 413 'bitselect' 'tmp_598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_24)   --->   "%tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_4, i32 39" [top.cpp:107]   --->   Operation 414 'bitselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln107_4 = zext i1 %tmp_598" [top.cpp:107]   --->   Operation 415 'zext' 'zext_ln107_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (1.10ns)   --->   "%add_ln107_4 = add i24 %trunc_ln107_4, i24 %zext_ln107_4" [top.cpp:107]   --->   Operation 416 'add' 'add_ln107_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_4, i32 23" [top.cpp:107]   --->   Operation 417 'bitselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_24)   --->   "%xor_ln107_20 = xor i1 %tmp_600, i1 1" [top.cpp:107]   --->   Operation 418 'xor' 'xor_ln107_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_24 = and i1 %tmp_599, i1 %xor_ln107_20" [top.cpp:107]   --->   Operation 419 'and' 'and_ln107_24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_28)   --->   "%tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_4, i32 40" [top.cpp:107]   --->   Operation 420 'bitselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_602 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_4, i32 41" [top.cpp:107]   --->   Operation 421 'partselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.89ns)   --->   "%icmp_ln107_12 = icmp_eq  i7 %tmp_602, i7 127" [top.cpp:107]   --->   Operation 422 'icmp' 'icmp_ln107_12' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_603 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_4, i32 40" [top.cpp:107]   --->   Operation 423 'partselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.90ns)   --->   "%icmp_ln107_13 = icmp_eq  i8 %tmp_603, i8 255" [top.cpp:107]   --->   Operation 424 'icmp' 'icmp_ln107_13' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.90ns)   --->   "%icmp_ln107_14 = icmp_eq  i8 %tmp_603, i8 0" [top.cpp:107]   --->   Operation 425 'icmp' 'icmp_ln107_14' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_27)   --->   "%select_ln107_16 = select i1 %and_ln107_24, i1 %icmp_ln107_13, i1 %icmp_ln107_14" [top.cpp:107]   --->   Operation 426 'select' 'select_ln107_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_28)   --->   "%xor_ln107_21 = xor i1 %tmp_601, i1 1" [top.cpp:107]   --->   Operation 427 'xor' 'xor_ln107_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_28)   --->   "%and_ln107_25 = and i1 %icmp_ln107_12, i1 %xor_ln107_21" [top.cpp:107]   --->   Operation 428 'and' 'and_ln107_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_28)   --->   "%select_ln107_17 = select i1 %and_ln107_24, i1 %and_ln107_25, i1 %icmp_ln107_13" [top.cpp:107]   --->   Operation 429 'select' 'select_ln107_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_9)   --->   "%and_ln107_26 = and i1 %and_ln107_24, i1 %icmp_ln107_13" [top.cpp:107]   --->   Operation 430 'and' 'and_ln107_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_27)   --->   "%xor_ln107_22 = xor i1 %select_ln107_16, i1 1" [top.cpp:107]   --->   Operation 431 'xor' 'xor_ln107_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_27)   --->   "%or_ln107_8 = or i1 %tmp_600, i1 %xor_ln107_22" [top.cpp:107]   --->   Operation 432 'or' 'or_ln107_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_27)   --->   "%xor_ln107_23 = xor i1 %tmp_597, i1 1" [top.cpp:107]   --->   Operation 433 'xor' 'xor_ln107_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_27 = and i1 %or_ln107_8, i1 %xor_ln107_23" [top.cpp:107]   --->   Operation 434 'and' 'and_ln107_27' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_28 = and i1 %tmp_600, i1 %select_ln107_17" [top.cpp:107]   --->   Operation 435 'and' 'and_ln107_28' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_9)   --->   "%or_ln107_132 = or i1 %and_ln107_26, i1 %and_ln107_28" [top.cpp:107]   --->   Operation 436 'or' 'or_ln107_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_9)   --->   "%xor_ln107_24 = xor i1 %or_ln107_132, i1 1" [top.cpp:107]   --->   Operation 437 'xor' 'xor_ln107_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_9)   --->   "%and_ln107_29 = and i1 %tmp_597, i1 %xor_ln107_24" [top.cpp:107]   --->   Operation 438 'and' 'and_ln107_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_19)   --->   "%select_ln107_18 = select i1 %and_ln107_27, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 439 'select' 'select_ln107_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_9 = or i1 %and_ln107_27, i1 %and_ln107_29" [top.cpp:107]   --->   Operation 440 'or' 'or_ln107_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_19 = select i1 %or_ln107_9, i24 %select_ln107_18, i24 %add_ln107_4" [top.cpp:107]   --->   Operation 441 'select' 'select_ln107_19' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 442 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr" [top.cpp:107]   --->   Operation 442 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln107_5 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load" [top.cpp:107]   --->   Operation 443 'sext' 'sext_ln107_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (3.38ns)   --->   "%mul_ln107_5 = mul i48 %sext_ln107_5, i48 %conv7_i_5_cast" [top.cpp:107]   --->   Operation 444 'mul' 'mul_ln107_5' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_5, i32 47" [top.cpp:107]   --->   Operation 445 'bitselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln107_5 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_5, i32 16, i32 39" [top.cpp:107]   --->   Operation 446 'partselect' 'trunc_ln107_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_5, i32 15" [top.cpp:107]   --->   Operation 447 'bitselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_30)   --->   "%tmp_606 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_5, i32 39" [top.cpp:107]   --->   Operation 448 'bitselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln107_5 = zext i1 %tmp_605" [top.cpp:107]   --->   Operation 449 'zext' 'zext_ln107_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (1.10ns)   --->   "%add_ln107_5 = add i24 %trunc_ln107_5, i24 %zext_ln107_5" [top.cpp:107]   --->   Operation 450 'add' 'add_ln107_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_5, i32 23" [top.cpp:107]   --->   Operation 451 'bitselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_30)   --->   "%xor_ln107_25 = xor i1 %tmp_607, i1 1" [top.cpp:107]   --->   Operation 452 'xor' 'xor_ln107_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_30 = and i1 %tmp_606, i1 %xor_ln107_25" [top.cpp:107]   --->   Operation 453 'and' 'and_ln107_30' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_34)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_5, i32 40" [top.cpp:107]   --->   Operation 454 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_609 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_5, i32 41" [top.cpp:107]   --->   Operation 455 'partselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.89ns)   --->   "%icmp_ln107_15 = icmp_eq  i7 %tmp_609, i7 127" [top.cpp:107]   --->   Operation 456 'icmp' 'icmp_ln107_15' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_610 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_5, i32 40" [top.cpp:107]   --->   Operation 457 'partselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.90ns)   --->   "%icmp_ln107_16 = icmp_eq  i8 %tmp_610, i8 255" [top.cpp:107]   --->   Operation 458 'icmp' 'icmp_ln107_16' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.90ns)   --->   "%icmp_ln107_17 = icmp_eq  i8 %tmp_610, i8 0" [top.cpp:107]   --->   Operation 459 'icmp' 'icmp_ln107_17' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_33)   --->   "%select_ln107_20 = select i1 %and_ln107_30, i1 %icmp_ln107_16, i1 %icmp_ln107_17" [top.cpp:107]   --->   Operation 460 'select' 'select_ln107_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_34)   --->   "%xor_ln107_26 = xor i1 %tmp_608, i1 1" [top.cpp:107]   --->   Operation 461 'xor' 'xor_ln107_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_34)   --->   "%and_ln107_31 = and i1 %icmp_ln107_15, i1 %xor_ln107_26" [top.cpp:107]   --->   Operation 462 'and' 'and_ln107_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_34)   --->   "%select_ln107_21 = select i1 %and_ln107_30, i1 %and_ln107_31, i1 %icmp_ln107_16" [top.cpp:107]   --->   Operation 463 'select' 'select_ln107_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_11)   --->   "%and_ln107_32 = and i1 %and_ln107_30, i1 %icmp_ln107_16" [top.cpp:107]   --->   Operation 464 'and' 'and_ln107_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_33)   --->   "%xor_ln107_27 = xor i1 %select_ln107_20, i1 1" [top.cpp:107]   --->   Operation 465 'xor' 'xor_ln107_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_33)   --->   "%or_ln107_10 = or i1 %tmp_607, i1 %xor_ln107_27" [top.cpp:107]   --->   Operation 466 'or' 'or_ln107_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_33)   --->   "%xor_ln107_28 = xor i1 %tmp_604, i1 1" [top.cpp:107]   --->   Operation 467 'xor' 'xor_ln107_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_33 = and i1 %or_ln107_10, i1 %xor_ln107_28" [top.cpp:107]   --->   Operation 468 'and' 'and_ln107_33' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_34 = and i1 %tmp_607, i1 %select_ln107_21" [top.cpp:107]   --->   Operation 469 'and' 'and_ln107_34' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_11)   --->   "%or_ln107_133 = or i1 %and_ln107_32, i1 %and_ln107_34" [top.cpp:107]   --->   Operation 470 'or' 'or_ln107_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_11)   --->   "%xor_ln107_29 = xor i1 %or_ln107_133, i1 1" [top.cpp:107]   --->   Operation 471 'xor' 'xor_ln107_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_11)   --->   "%and_ln107_35 = and i1 %tmp_604, i1 %xor_ln107_29" [top.cpp:107]   --->   Operation 472 'and' 'and_ln107_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_23)   --->   "%select_ln107_22 = select i1 %and_ln107_33, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 473 'select' 'select_ln107_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_11 = or i1 %and_ln107_33, i1 %and_ln107_35" [top.cpp:107]   --->   Operation 474 'or' 'or_ln107_11' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_23 = select i1 %or_ln107_11, i24 %select_ln107_22, i24 %add_ln107_5" [top.cpp:107]   --->   Operation 475 'select' 'select_ln107_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 476 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:107]   --->   Operation 476 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln107_6 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load" [top.cpp:107]   --->   Operation 477 'sext' 'sext_ln107_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (3.38ns)   --->   "%mul_ln107_6 = mul i48 %sext_ln107_6, i48 %conv7_i_6_cast" [top.cpp:107]   --->   Operation 478 'mul' 'mul_ln107_6' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_6, i32 47" [top.cpp:107]   --->   Operation 479 'bitselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln107_6 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_6, i32 16, i32 39" [top.cpp:107]   --->   Operation 480 'partselect' 'trunc_ln107_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_6, i32 15" [top.cpp:107]   --->   Operation 481 'bitselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_36)   --->   "%tmp_613 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_6, i32 39" [top.cpp:107]   --->   Operation 482 'bitselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln107_6 = zext i1 %tmp_612" [top.cpp:107]   --->   Operation 483 'zext' 'zext_ln107_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (1.10ns)   --->   "%add_ln107_6 = add i24 %trunc_ln107_6, i24 %zext_ln107_6" [top.cpp:107]   --->   Operation 484 'add' 'add_ln107_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_6, i32 23" [top.cpp:107]   --->   Operation 485 'bitselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_36)   --->   "%xor_ln107_30 = xor i1 %tmp_614, i1 1" [top.cpp:107]   --->   Operation 486 'xor' 'xor_ln107_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_36 = and i1 %tmp_613, i1 %xor_ln107_30" [top.cpp:107]   --->   Operation 487 'and' 'and_ln107_36' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_40)   --->   "%tmp_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_6, i32 40" [top.cpp:107]   --->   Operation 488 'bitselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_616 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_6, i32 41" [top.cpp:107]   --->   Operation 489 'partselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.89ns)   --->   "%icmp_ln107_18 = icmp_eq  i7 %tmp_616, i7 127" [top.cpp:107]   --->   Operation 490 'icmp' 'icmp_ln107_18' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_617 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_6, i32 40" [top.cpp:107]   --->   Operation 491 'partselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.90ns)   --->   "%icmp_ln107_19 = icmp_eq  i8 %tmp_617, i8 255" [top.cpp:107]   --->   Operation 492 'icmp' 'icmp_ln107_19' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.90ns)   --->   "%icmp_ln107_20 = icmp_eq  i8 %tmp_617, i8 0" [top.cpp:107]   --->   Operation 493 'icmp' 'icmp_ln107_20' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_39)   --->   "%select_ln107_24 = select i1 %and_ln107_36, i1 %icmp_ln107_19, i1 %icmp_ln107_20" [top.cpp:107]   --->   Operation 494 'select' 'select_ln107_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_40)   --->   "%xor_ln107_31 = xor i1 %tmp_615, i1 1" [top.cpp:107]   --->   Operation 495 'xor' 'xor_ln107_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_40)   --->   "%and_ln107_37 = and i1 %icmp_ln107_18, i1 %xor_ln107_31" [top.cpp:107]   --->   Operation 496 'and' 'and_ln107_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_40)   --->   "%select_ln107_25 = select i1 %and_ln107_36, i1 %and_ln107_37, i1 %icmp_ln107_19" [top.cpp:107]   --->   Operation 497 'select' 'select_ln107_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_13)   --->   "%and_ln107_38 = and i1 %and_ln107_36, i1 %icmp_ln107_19" [top.cpp:107]   --->   Operation 498 'and' 'and_ln107_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_39)   --->   "%xor_ln107_32 = xor i1 %select_ln107_24, i1 1" [top.cpp:107]   --->   Operation 499 'xor' 'xor_ln107_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_39)   --->   "%or_ln107_12 = or i1 %tmp_614, i1 %xor_ln107_32" [top.cpp:107]   --->   Operation 500 'or' 'or_ln107_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_39)   --->   "%xor_ln107_33 = xor i1 %tmp_611, i1 1" [top.cpp:107]   --->   Operation 501 'xor' 'xor_ln107_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_39 = and i1 %or_ln107_12, i1 %xor_ln107_33" [top.cpp:107]   --->   Operation 502 'and' 'and_ln107_39' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_40 = and i1 %tmp_614, i1 %select_ln107_25" [top.cpp:107]   --->   Operation 503 'and' 'and_ln107_40' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_13)   --->   "%or_ln107_134 = or i1 %and_ln107_38, i1 %and_ln107_40" [top.cpp:107]   --->   Operation 504 'or' 'or_ln107_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_13)   --->   "%xor_ln107_34 = xor i1 %or_ln107_134, i1 1" [top.cpp:107]   --->   Operation 505 'xor' 'xor_ln107_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_13)   --->   "%and_ln107_41 = and i1 %tmp_611, i1 %xor_ln107_34" [top.cpp:107]   --->   Operation 506 'and' 'and_ln107_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_27)   --->   "%select_ln107_26 = select i1 %and_ln107_39, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 507 'select' 'select_ln107_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_13 = or i1 %and_ln107_39, i1 %and_ln107_41" [top.cpp:107]   --->   Operation 508 'or' 'or_ln107_13' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_27 = select i1 %or_ln107_13, i24 %select_ln107_26, i24 %add_ln107_6" [top.cpp:107]   --->   Operation 509 'select' 'select_ln107_27' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 510 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:107]   --->   Operation 510 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln107_7 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load" [top.cpp:107]   --->   Operation 511 'sext' 'sext_ln107_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (3.38ns)   --->   "%mul_ln107_7 = mul i48 %sext_ln107_7, i48 %conv7_i_7_cast" [top.cpp:107]   --->   Operation 512 'mul' 'mul_ln107_7' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_7, i32 47" [top.cpp:107]   --->   Operation 513 'bitselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln107_7 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_7, i32 16, i32 39" [top.cpp:107]   --->   Operation 514 'partselect' 'trunc_ln107_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_7, i32 15" [top.cpp:107]   --->   Operation 515 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_42)   --->   "%tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_7, i32 39" [top.cpp:107]   --->   Operation 516 'bitselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln107_7 = zext i1 %tmp_619" [top.cpp:107]   --->   Operation 517 'zext' 'zext_ln107_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (1.10ns)   --->   "%add_ln107_7 = add i24 %trunc_ln107_7, i24 %zext_ln107_7" [top.cpp:107]   --->   Operation 518 'add' 'add_ln107_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_621 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_7, i32 23" [top.cpp:107]   --->   Operation 519 'bitselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_42)   --->   "%xor_ln107_35 = xor i1 %tmp_621, i1 1" [top.cpp:107]   --->   Operation 520 'xor' 'xor_ln107_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_42 = and i1 %tmp_620, i1 %xor_ln107_35" [top.cpp:107]   --->   Operation 521 'and' 'and_ln107_42' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_46)   --->   "%tmp_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_7, i32 40" [top.cpp:107]   --->   Operation 522 'bitselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_623 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_7, i32 41" [top.cpp:107]   --->   Operation 523 'partselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.89ns)   --->   "%icmp_ln107_21 = icmp_eq  i7 %tmp_623, i7 127" [top.cpp:107]   --->   Operation 524 'icmp' 'icmp_ln107_21' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_624 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_7, i32 40" [top.cpp:107]   --->   Operation 525 'partselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.90ns)   --->   "%icmp_ln107_22 = icmp_eq  i8 %tmp_624, i8 255" [top.cpp:107]   --->   Operation 526 'icmp' 'icmp_ln107_22' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.90ns)   --->   "%icmp_ln107_23 = icmp_eq  i8 %tmp_624, i8 0" [top.cpp:107]   --->   Operation 527 'icmp' 'icmp_ln107_23' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_45)   --->   "%select_ln107_28 = select i1 %and_ln107_42, i1 %icmp_ln107_22, i1 %icmp_ln107_23" [top.cpp:107]   --->   Operation 528 'select' 'select_ln107_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_46)   --->   "%xor_ln107_36 = xor i1 %tmp_622, i1 1" [top.cpp:107]   --->   Operation 529 'xor' 'xor_ln107_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_46)   --->   "%and_ln107_43 = and i1 %icmp_ln107_21, i1 %xor_ln107_36" [top.cpp:107]   --->   Operation 530 'and' 'and_ln107_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_46)   --->   "%select_ln107_29 = select i1 %and_ln107_42, i1 %and_ln107_43, i1 %icmp_ln107_22" [top.cpp:107]   --->   Operation 531 'select' 'select_ln107_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_15)   --->   "%and_ln107_44 = and i1 %and_ln107_42, i1 %icmp_ln107_22" [top.cpp:107]   --->   Operation 532 'and' 'and_ln107_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_45)   --->   "%xor_ln107_37 = xor i1 %select_ln107_28, i1 1" [top.cpp:107]   --->   Operation 533 'xor' 'xor_ln107_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_45)   --->   "%or_ln107_14 = or i1 %tmp_621, i1 %xor_ln107_37" [top.cpp:107]   --->   Operation 534 'or' 'or_ln107_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_45)   --->   "%xor_ln107_38 = xor i1 %tmp_618, i1 1" [top.cpp:107]   --->   Operation 535 'xor' 'xor_ln107_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_45 = and i1 %or_ln107_14, i1 %xor_ln107_38" [top.cpp:107]   --->   Operation 536 'and' 'and_ln107_45' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_46 = and i1 %tmp_621, i1 %select_ln107_29" [top.cpp:107]   --->   Operation 537 'and' 'and_ln107_46' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_15)   --->   "%or_ln107_135 = or i1 %and_ln107_44, i1 %and_ln107_46" [top.cpp:107]   --->   Operation 538 'or' 'or_ln107_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_15)   --->   "%xor_ln107_39 = xor i1 %or_ln107_135, i1 1" [top.cpp:107]   --->   Operation 539 'xor' 'xor_ln107_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_15)   --->   "%and_ln107_47 = and i1 %tmp_618, i1 %xor_ln107_39" [top.cpp:107]   --->   Operation 540 'and' 'and_ln107_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_31)   --->   "%select_ln107_30 = select i1 %and_ln107_45, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 541 'select' 'select_ln107_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_15 = or i1 %and_ln107_45, i1 %and_ln107_47" [top.cpp:107]   --->   Operation 542 'or' 'or_ln107_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_31 = select i1 %or_ln107_15, i24 %select_ln107_30, i24 %add_ln107_7" [top.cpp:107]   --->   Operation 543 'select' 'select_ln107_31' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 544 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:107]   --->   Operation 544 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln107_8 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load" [top.cpp:107]   --->   Operation 545 'sext' 'sext_ln107_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (3.38ns)   --->   "%mul_ln107_8 = mul i48 %sext_ln107_8, i48 %conv7_i_8_cast" [top.cpp:107]   --->   Operation 546 'mul' 'mul_ln107_8' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_8, i32 47" [top.cpp:107]   --->   Operation 547 'bitselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln107_8 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_8, i32 16, i32 39" [top.cpp:107]   --->   Operation 548 'partselect' 'trunc_ln107_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_8, i32 15" [top.cpp:107]   --->   Operation 549 'bitselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_48)   --->   "%tmp_627 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_8, i32 39" [top.cpp:107]   --->   Operation 550 'bitselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln107_8 = zext i1 %tmp_626" [top.cpp:107]   --->   Operation 551 'zext' 'zext_ln107_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (1.10ns)   --->   "%add_ln107_8 = add i24 %trunc_ln107_8, i24 %zext_ln107_8" [top.cpp:107]   --->   Operation 552 'add' 'add_ln107_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_628 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_8, i32 23" [top.cpp:107]   --->   Operation 553 'bitselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_48)   --->   "%xor_ln107_40 = xor i1 %tmp_628, i1 1" [top.cpp:107]   --->   Operation 554 'xor' 'xor_ln107_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_48 = and i1 %tmp_627, i1 %xor_ln107_40" [top.cpp:107]   --->   Operation 555 'and' 'and_ln107_48' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_52)   --->   "%tmp_629 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_8, i32 40" [top.cpp:107]   --->   Operation 556 'bitselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_630 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_8, i32 41" [top.cpp:107]   --->   Operation 557 'partselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.89ns)   --->   "%icmp_ln107_24 = icmp_eq  i7 %tmp_630, i7 127" [top.cpp:107]   --->   Operation 558 'icmp' 'icmp_ln107_24' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_631 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_8, i32 40" [top.cpp:107]   --->   Operation 559 'partselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.90ns)   --->   "%icmp_ln107_25 = icmp_eq  i8 %tmp_631, i8 255" [top.cpp:107]   --->   Operation 560 'icmp' 'icmp_ln107_25' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.90ns)   --->   "%icmp_ln107_26 = icmp_eq  i8 %tmp_631, i8 0" [top.cpp:107]   --->   Operation 561 'icmp' 'icmp_ln107_26' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_51)   --->   "%select_ln107_32 = select i1 %and_ln107_48, i1 %icmp_ln107_25, i1 %icmp_ln107_26" [top.cpp:107]   --->   Operation 562 'select' 'select_ln107_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_52)   --->   "%xor_ln107_41 = xor i1 %tmp_629, i1 1" [top.cpp:107]   --->   Operation 563 'xor' 'xor_ln107_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_52)   --->   "%and_ln107_49 = and i1 %icmp_ln107_24, i1 %xor_ln107_41" [top.cpp:107]   --->   Operation 564 'and' 'and_ln107_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_52)   --->   "%select_ln107_33 = select i1 %and_ln107_48, i1 %and_ln107_49, i1 %icmp_ln107_25" [top.cpp:107]   --->   Operation 565 'select' 'select_ln107_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_17)   --->   "%and_ln107_50 = and i1 %and_ln107_48, i1 %icmp_ln107_25" [top.cpp:107]   --->   Operation 566 'and' 'and_ln107_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_51)   --->   "%xor_ln107_42 = xor i1 %select_ln107_32, i1 1" [top.cpp:107]   --->   Operation 567 'xor' 'xor_ln107_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_51)   --->   "%or_ln107_16 = or i1 %tmp_628, i1 %xor_ln107_42" [top.cpp:107]   --->   Operation 568 'or' 'or_ln107_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_51)   --->   "%xor_ln107_43 = xor i1 %tmp_625, i1 1" [top.cpp:107]   --->   Operation 569 'xor' 'xor_ln107_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_51 = and i1 %or_ln107_16, i1 %xor_ln107_43" [top.cpp:107]   --->   Operation 570 'and' 'and_ln107_51' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_52 = and i1 %tmp_628, i1 %select_ln107_33" [top.cpp:107]   --->   Operation 571 'and' 'and_ln107_52' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_17)   --->   "%or_ln107_136 = or i1 %and_ln107_50, i1 %and_ln107_52" [top.cpp:107]   --->   Operation 572 'or' 'or_ln107_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_17)   --->   "%xor_ln107_44 = xor i1 %or_ln107_136, i1 1" [top.cpp:107]   --->   Operation 573 'xor' 'xor_ln107_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_17)   --->   "%and_ln107_53 = and i1 %tmp_625, i1 %xor_ln107_44" [top.cpp:107]   --->   Operation 574 'and' 'and_ln107_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_35)   --->   "%select_ln107_34 = select i1 %and_ln107_51, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 575 'select' 'select_ln107_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_17 = or i1 %and_ln107_51, i1 %and_ln107_53" [top.cpp:107]   --->   Operation 576 'or' 'or_ln107_17' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_35 = select i1 %or_ln107_17, i24 %select_ln107_34, i24 %add_ln107_8" [top.cpp:107]   --->   Operation 577 'select' 'select_ln107_35' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 578 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:107]   --->   Operation 578 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln107_9 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load" [top.cpp:107]   --->   Operation 579 'sext' 'sext_ln107_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (3.38ns)   --->   "%mul_ln107_9 = mul i48 %sext_ln107_9, i48 %conv7_i_9_cast" [top.cpp:107]   --->   Operation 580 'mul' 'mul_ln107_9' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_9, i32 47" [top.cpp:107]   --->   Operation 581 'bitselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln107_9 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_9, i32 16, i32 39" [top.cpp:107]   --->   Operation 582 'partselect' 'trunc_ln107_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_633 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_9, i32 15" [top.cpp:107]   --->   Operation 583 'bitselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_54)   --->   "%tmp_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_9, i32 39" [top.cpp:107]   --->   Operation 584 'bitselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln107_9 = zext i1 %tmp_633" [top.cpp:107]   --->   Operation 585 'zext' 'zext_ln107_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (1.10ns)   --->   "%add_ln107_9 = add i24 %trunc_ln107_9, i24 %zext_ln107_9" [top.cpp:107]   --->   Operation 586 'add' 'add_ln107_9' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_9, i32 23" [top.cpp:107]   --->   Operation 587 'bitselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_54)   --->   "%xor_ln107_45 = xor i1 %tmp_635, i1 1" [top.cpp:107]   --->   Operation 588 'xor' 'xor_ln107_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_54 = and i1 %tmp_634, i1 %xor_ln107_45" [top.cpp:107]   --->   Operation 589 'and' 'and_ln107_54' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_58)   --->   "%tmp_636 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_9, i32 40" [top.cpp:107]   --->   Operation 590 'bitselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_637 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_9, i32 41" [top.cpp:107]   --->   Operation 591 'partselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.89ns)   --->   "%icmp_ln107_27 = icmp_eq  i7 %tmp_637, i7 127" [top.cpp:107]   --->   Operation 592 'icmp' 'icmp_ln107_27' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_638 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_9, i32 40" [top.cpp:107]   --->   Operation 593 'partselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.90ns)   --->   "%icmp_ln107_28 = icmp_eq  i8 %tmp_638, i8 255" [top.cpp:107]   --->   Operation 594 'icmp' 'icmp_ln107_28' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.90ns)   --->   "%icmp_ln107_29 = icmp_eq  i8 %tmp_638, i8 0" [top.cpp:107]   --->   Operation 595 'icmp' 'icmp_ln107_29' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_57)   --->   "%select_ln107_36 = select i1 %and_ln107_54, i1 %icmp_ln107_28, i1 %icmp_ln107_29" [top.cpp:107]   --->   Operation 596 'select' 'select_ln107_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_58)   --->   "%xor_ln107_46 = xor i1 %tmp_636, i1 1" [top.cpp:107]   --->   Operation 597 'xor' 'xor_ln107_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_58)   --->   "%and_ln107_55 = and i1 %icmp_ln107_27, i1 %xor_ln107_46" [top.cpp:107]   --->   Operation 598 'and' 'and_ln107_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_58)   --->   "%select_ln107_37 = select i1 %and_ln107_54, i1 %and_ln107_55, i1 %icmp_ln107_28" [top.cpp:107]   --->   Operation 599 'select' 'select_ln107_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_19)   --->   "%and_ln107_56 = and i1 %and_ln107_54, i1 %icmp_ln107_28" [top.cpp:107]   --->   Operation 600 'and' 'and_ln107_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_57)   --->   "%xor_ln107_47 = xor i1 %select_ln107_36, i1 1" [top.cpp:107]   --->   Operation 601 'xor' 'xor_ln107_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_57)   --->   "%or_ln107_18 = or i1 %tmp_635, i1 %xor_ln107_47" [top.cpp:107]   --->   Operation 602 'or' 'or_ln107_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_57)   --->   "%xor_ln107_48 = xor i1 %tmp_632, i1 1" [top.cpp:107]   --->   Operation 603 'xor' 'xor_ln107_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_57 = and i1 %or_ln107_18, i1 %xor_ln107_48" [top.cpp:107]   --->   Operation 604 'and' 'and_ln107_57' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_58 = and i1 %tmp_635, i1 %select_ln107_37" [top.cpp:107]   --->   Operation 605 'and' 'and_ln107_58' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_19)   --->   "%or_ln107_137 = or i1 %and_ln107_56, i1 %and_ln107_58" [top.cpp:107]   --->   Operation 606 'or' 'or_ln107_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_19)   --->   "%xor_ln107_49 = xor i1 %or_ln107_137, i1 1" [top.cpp:107]   --->   Operation 607 'xor' 'xor_ln107_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_19)   --->   "%and_ln107_59 = and i1 %tmp_632, i1 %xor_ln107_49" [top.cpp:107]   --->   Operation 608 'and' 'and_ln107_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_39)   --->   "%select_ln107_38 = select i1 %and_ln107_57, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 609 'select' 'select_ln107_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_19 = or i1 %and_ln107_57, i1 %and_ln107_59" [top.cpp:107]   --->   Operation 610 'or' 'or_ln107_19' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_39 = select i1 %or_ln107_19, i24 %select_ln107_38, i24 %add_ln107_9" [top.cpp:107]   --->   Operation 611 'select' 'select_ln107_39' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 612 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_184 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" [top.cpp:107]   --->   Operation 612 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_184' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln107_10 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_184" [top.cpp:107]   --->   Operation 613 'sext' 'sext_ln107_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (3.38ns)   --->   "%mul_ln107_10 = mul i48 %sext_ln107_10, i48 %conv7_i_10_cast" [top.cpp:107]   --->   Operation 614 'mul' 'mul_ln107_10' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_10, i32 47" [top.cpp:107]   --->   Operation 615 'bitselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln107_s = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_10, i32 16, i32 39" [top.cpp:107]   --->   Operation 616 'partselect' 'trunc_ln107_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_10, i32 15" [top.cpp:107]   --->   Operation 617 'bitselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_60)   --->   "%tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_10, i32 39" [top.cpp:107]   --->   Operation 618 'bitselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln107_10 = zext i1 %tmp_640" [top.cpp:107]   --->   Operation 619 'zext' 'zext_ln107_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (1.10ns)   --->   "%add_ln107_10 = add i24 %trunc_ln107_s, i24 %zext_ln107_10" [top.cpp:107]   --->   Operation 620 'add' 'add_ln107_10' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_10, i32 23" [top.cpp:107]   --->   Operation 621 'bitselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_60)   --->   "%xor_ln107_50 = xor i1 %tmp_642, i1 1" [top.cpp:107]   --->   Operation 622 'xor' 'xor_ln107_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_60 = and i1 %tmp_641, i1 %xor_ln107_50" [top.cpp:107]   --->   Operation 623 'and' 'and_ln107_60' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_64)   --->   "%tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_10, i32 40" [top.cpp:107]   --->   Operation 624 'bitselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_644 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_10, i32 41" [top.cpp:107]   --->   Operation 625 'partselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.89ns)   --->   "%icmp_ln107_30 = icmp_eq  i7 %tmp_644, i7 127" [top.cpp:107]   --->   Operation 626 'icmp' 'icmp_ln107_30' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_645 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_10, i32 40" [top.cpp:107]   --->   Operation 627 'partselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.90ns)   --->   "%icmp_ln107_31 = icmp_eq  i8 %tmp_645, i8 255" [top.cpp:107]   --->   Operation 628 'icmp' 'icmp_ln107_31' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.90ns)   --->   "%icmp_ln107_32 = icmp_eq  i8 %tmp_645, i8 0" [top.cpp:107]   --->   Operation 629 'icmp' 'icmp_ln107_32' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_63)   --->   "%select_ln107_40 = select i1 %and_ln107_60, i1 %icmp_ln107_31, i1 %icmp_ln107_32" [top.cpp:107]   --->   Operation 630 'select' 'select_ln107_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_64)   --->   "%xor_ln107_51 = xor i1 %tmp_643, i1 1" [top.cpp:107]   --->   Operation 631 'xor' 'xor_ln107_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_64)   --->   "%and_ln107_61 = and i1 %icmp_ln107_30, i1 %xor_ln107_51" [top.cpp:107]   --->   Operation 632 'and' 'and_ln107_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_64)   --->   "%select_ln107_41 = select i1 %and_ln107_60, i1 %and_ln107_61, i1 %icmp_ln107_31" [top.cpp:107]   --->   Operation 633 'select' 'select_ln107_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_21)   --->   "%and_ln107_62 = and i1 %and_ln107_60, i1 %icmp_ln107_31" [top.cpp:107]   --->   Operation 634 'and' 'and_ln107_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_63)   --->   "%xor_ln107_52 = xor i1 %select_ln107_40, i1 1" [top.cpp:107]   --->   Operation 635 'xor' 'xor_ln107_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_63)   --->   "%or_ln107_20 = or i1 %tmp_642, i1 %xor_ln107_52" [top.cpp:107]   --->   Operation 636 'or' 'or_ln107_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_63)   --->   "%xor_ln107_53 = xor i1 %tmp_639, i1 1" [top.cpp:107]   --->   Operation 637 'xor' 'xor_ln107_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_63 = and i1 %or_ln107_20, i1 %xor_ln107_53" [top.cpp:107]   --->   Operation 638 'and' 'and_ln107_63' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_64 = and i1 %tmp_642, i1 %select_ln107_41" [top.cpp:107]   --->   Operation 639 'and' 'and_ln107_64' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_21)   --->   "%or_ln107_138 = or i1 %and_ln107_62, i1 %and_ln107_64" [top.cpp:107]   --->   Operation 640 'or' 'or_ln107_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_21)   --->   "%xor_ln107_54 = xor i1 %or_ln107_138, i1 1" [top.cpp:107]   --->   Operation 641 'xor' 'xor_ln107_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_21)   --->   "%and_ln107_65 = and i1 %tmp_639, i1 %xor_ln107_54" [top.cpp:107]   --->   Operation 642 'and' 'and_ln107_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_43)   --->   "%select_ln107_42 = select i1 %and_ln107_63, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 643 'select' 'select_ln107_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_21 = or i1 %and_ln107_63, i1 %and_ln107_65" [top.cpp:107]   --->   Operation 644 'or' 'or_ln107_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_43 = select i1 %or_ln107_21, i24 %select_ln107_42, i24 %add_ln107_10" [top.cpp:107]   --->   Operation 645 'select' 'select_ln107_43' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 646 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_186 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_185" [top.cpp:107]   --->   Operation 646 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_186' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln107_11 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_186" [top.cpp:107]   --->   Operation 647 'sext' 'sext_ln107_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (3.38ns)   --->   "%mul_ln107_11 = mul i48 %sext_ln107_11, i48 %conv7_i_11_cast" [top.cpp:107]   --->   Operation 648 'mul' 'mul_ln107_11' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_646 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_11, i32 47" [top.cpp:107]   --->   Operation 649 'bitselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln107_10 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_11, i32 16, i32 39" [top.cpp:107]   --->   Operation 650 'partselect' 'trunc_ln107_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_11, i32 15" [top.cpp:107]   --->   Operation 651 'bitselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_66)   --->   "%tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_11, i32 39" [top.cpp:107]   --->   Operation 652 'bitselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln107_11 = zext i1 %tmp_647" [top.cpp:107]   --->   Operation 653 'zext' 'zext_ln107_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (1.10ns)   --->   "%add_ln107_11 = add i24 %trunc_ln107_10, i24 %zext_ln107_11" [top.cpp:107]   --->   Operation 654 'add' 'add_ln107_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_11, i32 23" [top.cpp:107]   --->   Operation 655 'bitselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_66)   --->   "%xor_ln107_55 = xor i1 %tmp_649, i1 1" [top.cpp:107]   --->   Operation 656 'xor' 'xor_ln107_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 657 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_66 = and i1 %tmp_648, i1 %xor_ln107_55" [top.cpp:107]   --->   Operation 657 'and' 'and_ln107_66' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_70)   --->   "%tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_11, i32 40" [top.cpp:107]   --->   Operation 658 'bitselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_651 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_11, i32 41" [top.cpp:107]   --->   Operation 659 'partselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.89ns)   --->   "%icmp_ln107_33 = icmp_eq  i7 %tmp_651, i7 127" [top.cpp:107]   --->   Operation 660 'icmp' 'icmp_ln107_33' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_652 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_11, i32 40" [top.cpp:107]   --->   Operation 661 'partselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.90ns)   --->   "%icmp_ln107_34 = icmp_eq  i8 %tmp_652, i8 255" [top.cpp:107]   --->   Operation 662 'icmp' 'icmp_ln107_34' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.90ns)   --->   "%icmp_ln107_35 = icmp_eq  i8 %tmp_652, i8 0" [top.cpp:107]   --->   Operation 663 'icmp' 'icmp_ln107_35' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_69)   --->   "%select_ln107_44 = select i1 %and_ln107_66, i1 %icmp_ln107_34, i1 %icmp_ln107_35" [top.cpp:107]   --->   Operation 664 'select' 'select_ln107_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_70)   --->   "%xor_ln107_56 = xor i1 %tmp_650, i1 1" [top.cpp:107]   --->   Operation 665 'xor' 'xor_ln107_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_70)   --->   "%and_ln107_67 = and i1 %icmp_ln107_33, i1 %xor_ln107_56" [top.cpp:107]   --->   Operation 666 'and' 'and_ln107_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_70)   --->   "%select_ln107_45 = select i1 %and_ln107_66, i1 %and_ln107_67, i1 %icmp_ln107_34" [top.cpp:107]   --->   Operation 667 'select' 'select_ln107_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_23)   --->   "%and_ln107_68 = and i1 %and_ln107_66, i1 %icmp_ln107_34" [top.cpp:107]   --->   Operation 668 'and' 'and_ln107_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_69)   --->   "%xor_ln107_57 = xor i1 %select_ln107_44, i1 1" [top.cpp:107]   --->   Operation 669 'xor' 'xor_ln107_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_69)   --->   "%or_ln107_22 = or i1 %tmp_649, i1 %xor_ln107_57" [top.cpp:107]   --->   Operation 670 'or' 'or_ln107_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_69)   --->   "%xor_ln107_58 = xor i1 %tmp_646, i1 1" [top.cpp:107]   --->   Operation 671 'xor' 'xor_ln107_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_69 = and i1 %or_ln107_22, i1 %xor_ln107_58" [top.cpp:107]   --->   Operation 672 'and' 'and_ln107_69' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_70 = and i1 %tmp_649, i1 %select_ln107_45" [top.cpp:107]   --->   Operation 673 'and' 'and_ln107_70' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_23)   --->   "%or_ln107_139 = or i1 %and_ln107_68, i1 %and_ln107_70" [top.cpp:107]   --->   Operation 674 'or' 'or_ln107_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_23)   --->   "%xor_ln107_59 = xor i1 %or_ln107_139, i1 1" [top.cpp:107]   --->   Operation 675 'xor' 'xor_ln107_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_23)   --->   "%and_ln107_71 = and i1 %tmp_646, i1 %xor_ln107_59" [top.cpp:107]   --->   Operation 676 'and' 'and_ln107_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_47)   --->   "%select_ln107_46 = select i1 %and_ln107_69, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 677 'select' 'select_ln107_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_23 = or i1 %and_ln107_69, i1 %and_ln107_71" [top.cpp:107]   --->   Operation 678 'or' 'or_ln107_23' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_47 = select i1 %or_ln107_23, i24 %select_ln107_46, i24 %add_ln107_11" [top.cpp:107]   --->   Operation 679 'select' 'select_ln107_47' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 680 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_188 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_187" [top.cpp:107]   --->   Operation 680 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_188' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln107_12 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_188" [top.cpp:107]   --->   Operation 681 'sext' 'sext_ln107_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (3.38ns)   --->   "%mul_ln107_12 = mul i48 %sext_ln107_12, i48 %conv7_i_12_cast" [top.cpp:107]   --->   Operation 682 'mul' 'mul_ln107_12' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_653 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_12, i32 47" [top.cpp:107]   --->   Operation 683 'bitselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln107_11 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_12, i32 16, i32 39" [top.cpp:107]   --->   Operation 684 'partselect' 'trunc_ln107_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_12, i32 15" [top.cpp:107]   --->   Operation 685 'bitselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_72)   --->   "%tmp_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_12, i32 39" [top.cpp:107]   --->   Operation 686 'bitselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln107_12 = zext i1 %tmp_654" [top.cpp:107]   --->   Operation 687 'zext' 'zext_ln107_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (1.10ns)   --->   "%add_ln107_12 = add i24 %trunc_ln107_11, i24 %zext_ln107_12" [top.cpp:107]   --->   Operation 688 'add' 'add_ln107_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_12, i32 23" [top.cpp:107]   --->   Operation 689 'bitselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_72)   --->   "%xor_ln107_60 = xor i1 %tmp_656, i1 1" [top.cpp:107]   --->   Operation 690 'xor' 'xor_ln107_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 691 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_72 = and i1 %tmp_655, i1 %xor_ln107_60" [top.cpp:107]   --->   Operation 691 'and' 'and_ln107_72' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_76)   --->   "%tmp_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_12, i32 40" [top.cpp:107]   --->   Operation 692 'bitselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_658 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_12, i32 41" [top.cpp:107]   --->   Operation 693 'partselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.89ns)   --->   "%icmp_ln107_36 = icmp_eq  i7 %tmp_658, i7 127" [top.cpp:107]   --->   Operation 694 'icmp' 'icmp_ln107_36' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_659 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_12, i32 40" [top.cpp:107]   --->   Operation 695 'partselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.90ns)   --->   "%icmp_ln107_37 = icmp_eq  i8 %tmp_659, i8 255" [top.cpp:107]   --->   Operation 696 'icmp' 'icmp_ln107_37' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.90ns)   --->   "%icmp_ln107_38 = icmp_eq  i8 %tmp_659, i8 0" [top.cpp:107]   --->   Operation 697 'icmp' 'icmp_ln107_38' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_75)   --->   "%select_ln107_48 = select i1 %and_ln107_72, i1 %icmp_ln107_37, i1 %icmp_ln107_38" [top.cpp:107]   --->   Operation 698 'select' 'select_ln107_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_76)   --->   "%xor_ln107_61 = xor i1 %tmp_657, i1 1" [top.cpp:107]   --->   Operation 699 'xor' 'xor_ln107_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_76)   --->   "%and_ln107_73 = and i1 %icmp_ln107_36, i1 %xor_ln107_61" [top.cpp:107]   --->   Operation 700 'and' 'and_ln107_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_76)   --->   "%select_ln107_49 = select i1 %and_ln107_72, i1 %and_ln107_73, i1 %icmp_ln107_37" [top.cpp:107]   --->   Operation 701 'select' 'select_ln107_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_25)   --->   "%and_ln107_74 = and i1 %and_ln107_72, i1 %icmp_ln107_37" [top.cpp:107]   --->   Operation 702 'and' 'and_ln107_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_75)   --->   "%xor_ln107_62 = xor i1 %select_ln107_48, i1 1" [top.cpp:107]   --->   Operation 703 'xor' 'xor_ln107_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_75)   --->   "%or_ln107_24 = or i1 %tmp_656, i1 %xor_ln107_62" [top.cpp:107]   --->   Operation 704 'or' 'or_ln107_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_75)   --->   "%xor_ln107_63 = xor i1 %tmp_653, i1 1" [top.cpp:107]   --->   Operation 705 'xor' 'xor_ln107_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_75 = and i1 %or_ln107_24, i1 %xor_ln107_63" [top.cpp:107]   --->   Operation 706 'and' 'and_ln107_75' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_76 = and i1 %tmp_656, i1 %select_ln107_49" [top.cpp:107]   --->   Operation 707 'and' 'and_ln107_76' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_25)   --->   "%or_ln107_140 = or i1 %and_ln107_74, i1 %and_ln107_76" [top.cpp:107]   --->   Operation 708 'or' 'or_ln107_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_25)   --->   "%xor_ln107_64 = xor i1 %or_ln107_140, i1 1" [top.cpp:107]   --->   Operation 709 'xor' 'xor_ln107_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_25)   --->   "%and_ln107_77 = and i1 %tmp_653, i1 %xor_ln107_64" [top.cpp:107]   --->   Operation 710 'and' 'and_ln107_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_51)   --->   "%select_ln107_50 = select i1 %and_ln107_75, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 711 'select' 'select_ln107_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_25 = or i1 %and_ln107_75, i1 %and_ln107_77" [top.cpp:107]   --->   Operation 712 'or' 'or_ln107_25' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_51 = select i1 %or_ln107_25, i24 %select_ln107_50, i24 %add_ln107_12" [top.cpp:107]   --->   Operation 713 'select' 'select_ln107_51' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 714 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_190 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_189" [top.cpp:107]   --->   Operation 714 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_190' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln107_13 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_190" [top.cpp:107]   --->   Operation 715 'sext' 'sext_ln107_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (3.38ns)   --->   "%mul_ln107_13 = mul i48 %sext_ln107_13, i48 %conv7_i_13_cast" [top.cpp:107]   --->   Operation 716 'mul' 'mul_ln107_13' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_13, i32 47" [top.cpp:107]   --->   Operation 717 'bitselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%trunc_ln107_12 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_13, i32 16, i32 39" [top.cpp:107]   --->   Operation 718 'partselect' 'trunc_ln107_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_13, i32 15" [top.cpp:107]   --->   Operation 719 'bitselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_78)   --->   "%tmp_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_13, i32 39" [top.cpp:107]   --->   Operation 720 'bitselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln107_13 = zext i1 %tmp_661" [top.cpp:107]   --->   Operation 721 'zext' 'zext_ln107_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (1.10ns)   --->   "%add_ln107_13 = add i24 %trunc_ln107_12, i24 %zext_ln107_13" [top.cpp:107]   --->   Operation 722 'add' 'add_ln107_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_13, i32 23" [top.cpp:107]   --->   Operation 723 'bitselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_78)   --->   "%xor_ln107_65 = xor i1 %tmp_663, i1 1" [top.cpp:107]   --->   Operation 724 'xor' 'xor_ln107_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_78 = and i1 %tmp_662, i1 %xor_ln107_65" [top.cpp:107]   --->   Operation 725 'and' 'and_ln107_78' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_82)   --->   "%tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_13, i32 40" [top.cpp:107]   --->   Operation 726 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_665 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_13, i32 41" [top.cpp:107]   --->   Operation 727 'partselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.89ns)   --->   "%icmp_ln107_39 = icmp_eq  i7 %tmp_665, i7 127" [top.cpp:107]   --->   Operation 728 'icmp' 'icmp_ln107_39' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_666 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_13, i32 40" [top.cpp:107]   --->   Operation 729 'partselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.90ns)   --->   "%icmp_ln107_40 = icmp_eq  i8 %tmp_666, i8 255" [top.cpp:107]   --->   Operation 730 'icmp' 'icmp_ln107_40' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.90ns)   --->   "%icmp_ln107_41 = icmp_eq  i8 %tmp_666, i8 0" [top.cpp:107]   --->   Operation 731 'icmp' 'icmp_ln107_41' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_81)   --->   "%select_ln107_52 = select i1 %and_ln107_78, i1 %icmp_ln107_40, i1 %icmp_ln107_41" [top.cpp:107]   --->   Operation 732 'select' 'select_ln107_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_82)   --->   "%xor_ln107_66 = xor i1 %tmp_664, i1 1" [top.cpp:107]   --->   Operation 733 'xor' 'xor_ln107_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_82)   --->   "%and_ln107_79 = and i1 %icmp_ln107_39, i1 %xor_ln107_66" [top.cpp:107]   --->   Operation 734 'and' 'and_ln107_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_82)   --->   "%select_ln107_53 = select i1 %and_ln107_78, i1 %and_ln107_79, i1 %icmp_ln107_40" [top.cpp:107]   --->   Operation 735 'select' 'select_ln107_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_27)   --->   "%and_ln107_80 = and i1 %and_ln107_78, i1 %icmp_ln107_40" [top.cpp:107]   --->   Operation 736 'and' 'and_ln107_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_81)   --->   "%xor_ln107_67 = xor i1 %select_ln107_52, i1 1" [top.cpp:107]   --->   Operation 737 'xor' 'xor_ln107_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_81)   --->   "%or_ln107_26 = or i1 %tmp_663, i1 %xor_ln107_67" [top.cpp:107]   --->   Operation 738 'or' 'or_ln107_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_81)   --->   "%xor_ln107_68 = xor i1 %tmp_660, i1 1" [top.cpp:107]   --->   Operation 739 'xor' 'xor_ln107_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_81 = and i1 %or_ln107_26, i1 %xor_ln107_68" [top.cpp:107]   --->   Operation 740 'and' 'and_ln107_81' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_82 = and i1 %tmp_663, i1 %select_ln107_53" [top.cpp:107]   --->   Operation 741 'and' 'and_ln107_82' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_27)   --->   "%or_ln107_141 = or i1 %and_ln107_80, i1 %and_ln107_82" [top.cpp:107]   --->   Operation 742 'or' 'or_ln107_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_27)   --->   "%xor_ln107_69 = xor i1 %or_ln107_141, i1 1" [top.cpp:107]   --->   Operation 743 'xor' 'xor_ln107_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_27)   --->   "%and_ln107_83 = and i1 %tmp_660, i1 %xor_ln107_69" [top.cpp:107]   --->   Operation 744 'and' 'and_ln107_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_55)   --->   "%select_ln107_54 = select i1 %and_ln107_81, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 745 'select' 'select_ln107_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_27 = or i1 %and_ln107_81, i1 %and_ln107_83" [top.cpp:107]   --->   Operation 746 'or' 'or_ln107_27' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_55 = select i1 %or_ln107_27, i24 %select_ln107_54, i24 %add_ln107_13" [top.cpp:107]   --->   Operation 747 'select' 'select_ln107_55' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 748 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_192 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_191" [top.cpp:107]   --->   Operation 748 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_192' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln107_14 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_192" [top.cpp:107]   --->   Operation 749 'sext' 'sext_ln107_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (3.38ns)   --->   "%mul_ln107_14 = mul i48 %sext_ln107_14, i48 %conv7_i_14_cast" [top.cpp:107]   --->   Operation 750 'mul' 'mul_ln107_14' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_667 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_14, i32 47" [top.cpp:107]   --->   Operation 751 'bitselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln107_13 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_14, i32 16, i32 39" [top.cpp:107]   --->   Operation 752 'partselect' 'trunc_ln107_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_14, i32 15" [top.cpp:107]   --->   Operation 753 'bitselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_84)   --->   "%tmp_669 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_14, i32 39" [top.cpp:107]   --->   Operation 754 'bitselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln107_14 = zext i1 %tmp_668" [top.cpp:107]   --->   Operation 755 'zext' 'zext_ln107_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (1.10ns)   --->   "%add_ln107_14 = add i24 %trunc_ln107_13, i24 %zext_ln107_14" [top.cpp:107]   --->   Operation 756 'add' 'add_ln107_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_670 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_14, i32 23" [top.cpp:107]   --->   Operation 757 'bitselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_84)   --->   "%xor_ln107_70 = xor i1 %tmp_670, i1 1" [top.cpp:107]   --->   Operation 758 'xor' 'xor_ln107_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_84 = and i1 %tmp_669, i1 %xor_ln107_70" [top.cpp:107]   --->   Operation 759 'and' 'and_ln107_84' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_88)   --->   "%tmp_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_14, i32 40" [top.cpp:107]   --->   Operation 760 'bitselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_672 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_14, i32 41" [top.cpp:107]   --->   Operation 761 'partselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (0.89ns)   --->   "%icmp_ln107_42 = icmp_eq  i7 %tmp_672, i7 127" [top.cpp:107]   --->   Operation 762 'icmp' 'icmp_ln107_42' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_673 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_14, i32 40" [top.cpp:107]   --->   Operation 763 'partselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.90ns)   --->   "%icmp_ln107_43 = icmp_eq  i8 %tmp_673, i8 255" [top.cpp:107]   --->   Operation 764 'icmp' 'icmp_ln107_43' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.90ns)   --->   "%icmp_ln107_44 = icmp_eq  i8 %tmp_673, i8 0" [top.cpp:107]   --->   Operation 765 'icmp' 'icmp_ln107_44' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_87)   --->   "%select_ln107_56 = select i1 %and_ln107_84, i1 %icmp_ln107_43, i1 %icmp_ln107_44" [top.cpp:107]   --->   Operation 766 'select' 'select_ln107_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_88)   --->   "%xor_ln107_71 = xor i1 %tmp_671, i1 1" [top.cpp:107]   --->   Operation 767 'xor' 'xor_ln107_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_88)   --->   "%and_ln107_85 = and i1 %icmp_ln107_42, i1 %xor_ln107_71" [top.cpp:107]   --->   Operation 768 'and' 'and_ln107_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_88)   --->   "%select_ln107_57 = select i1 %and_ln107_84, i1 %and_ln107_85, i1 %icmp_ln107_43" [top.cpp:107]   --->   Operation 769 'select' 'select_ln107_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_29)   --->   "%and_ln107_86 = and i1 %and_ln107_84, i1 %icmp_ln107_43" [top.cpp:107]   --->   Operation 770 'and' 'and_ln107_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_87)   --->   "%xor_ln107_72 = xor i1 %select_ln107_56, i1 1" [top.cpp:107]   --->   Operation 771 'xor' 'xor_ln107_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_87)   --->   "%or_ln107_28 = or i1 %tmp_670, i1 %xor_ln107_72" [top.cpp:107]   --->   Operation 772 'or' 'or_ln107_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_87)   --->   "%xor_ln107_73 = xor i1 %tmp_667, i1 1" [top.cpp:107]   --->   Operation 773 'xor' 'xor_ln107_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_87 = and i1 %or_ln107_28, i1 %xor_ln107_73" [top.cpp:107]   --->   Operation 774 'and' 'and_ln107_87' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_88 = and i1 %tmp_670, i1 %select_ln107_57" [top.cpp:107]   --->   Operation 775 'and' 'and_ln107_88' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_29)   --->   "%or_ln107_142 = or i1 %and_ln107_86, i1 %and_ln107_88" [top.cpp:107]   --->   Operation 776 'or' 'or_ln107_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_29)   --->   "%xor_ln107_74 = xor i1 %or_ln107_142, i1 1" [top.cpp:107]   --->   Operation 777 'xor' 'xor_ln107_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_29)   --->   "%and_ln107_89 = and i1 %tmp_667, i1 %xor_ln107_74" [top.cpp:107]   --->   Operation 778 'and' 'and_ln107_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_59)   --->   "%select_ln107_58 = select i1 %and_ln107_87, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 779 'select' 'select_ln107_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_29 = or i1 %and_ln107_87, i1 %and_ln107_89" [top.cpp:107]   --->   Operation 780 'or' 'or_ln107_29' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_59 = select i1 %or_ln107_29, i24 %select_ln107_58, i24 %add_ln107_14" [top.cpp:107]   --->   Operation 781 'select' 'select_ln107_59' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 782 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_194 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_193" [top.cpp:107]   --->   Operation 782 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_194' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln107_15 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_194" [top.cpp:107]   --->   Operation 783 'sext' 'sext_ln107_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (3.38ns)   --->   "%mul_ln107_15 = mul i48 %sext_ln107_15, i48 %conv7_i_15_cast" [top.cpp:107]   --->   Operation 784 'mul' 'mul_ln107_15' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_15, i32 47" [top.cpp:107]   --->   Operation 785 'bitselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%trunc_ln107_14 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_15, i32 16, i32 39" [top.cpp:107]   --->   Operation 786 'partselect' 'trunc_ln107_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_15, i32 15" [top.cpp:107]   --->   Operation 787 'bitselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_90)   --->   "%tmp_676 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_15, i32 39" [top.cpp:107]   --->   Operation 788 'bitselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln107_15 = zext i1 %tmp_675" [top.cpp:107]   --->   Operation 789 'zext' 'zext_ln107_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (1.10ns)   --->   "%add_ln107_15 = add i24 %trunc_ln107_14, i24 %zext_ln107_15" [top.cpp:107]   --->   Operation 790 'add' 'add_ln107_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_677 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_15, i32 23" [top.cpp:107]   --->   Operation 791 'bitselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_90)   --->   "%xor_ln107_75 = xor i1 %tmp_677, i1 1" [top.cpp:107]   --->   Operation 792 'xor' 'xor_ln107_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 793 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_90 = and i1 %tmp_676, i1 %xor_ln107_75" [top.cpp:107]   --->   Operation 793 'and' 'and_ln107_90' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_94)   --->   "%tmp_678 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_15, i32 40" [top.cpp:107]   --->   Operation 794 'bitselect' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_679 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_15, i32 41" [top.cpp:107]   --->   Operation 795 'partselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.89ns)   --->   "%icmp_ln107_45 = icmp_eq  i7 %tmp_679, i7 127" [top.cpp:107]   --->   Operation 796 'icmp' 'icmp_ln107_45' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_680 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_15, i32 40" [top.cpp:107]   --->   Operation 797 'partselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.90ns)   --->   "%icmp_ln107_46 = icmp_eq  i8 %tmp_680, i8 255" [top.cpp:107]   --->   Operation 798 'icmp' 'icmp_ln107_46' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.90ns)   --->   "%icmp_ln107_47 = icmp_eq  i8 %tmp_680, i8 0" [top.cpp:107]   --->   Operation 799 'icmp' 'icmp_ln107_47' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_93)   --->   "%select_ln107_60 = select i1 %and_ln107_90, i1 %icmp_ln107_46, i1 %icmp_ln107_47" [top.cpp:107]   --->   Operation 800 'select' 'select_ln107_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_94)   --->   "%xor_ln107_76 = xor i1 %tmp_678, i1 1" [top.cpp:107]   --->   Operation 801 'xor' 'xor_ln107_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_94)   --->   "%and_ln107_91 = and i1 %icmp_ln107_45, i1 %xor_ln107_76" [top.cpp:107]   --->   Operation 802 'and' 'and_ln107_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_94)   --->   "%select_ln107_61 = select i1 %and_ln107_90, i1 %and_ln107_91, i1 %icmp_ln107_46" [top.cpp:107]   --->   Operation 803 'select' 'select_ln107_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_31)   --->   "%and_ln107_92 = and i1 %and_ln107_90, i1 %icmp_ln107_46" [top.cpp:107]   --->   Operation 804 'and' 'and_ln107_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_93)   --->   "%xor_ln107_77 = xor i1 %select_ln107_60, i1 1" [top.cpp:107]   --->   Operation 805 'xor' 'xor_ln107_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_93)   --->   "%or_ln107_30 = or i1 %tmp_677, i1 %xor_ln107_77" [top.cpp:107]   --->   Operation 806 'or' 'or_ln107_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_93)   --->   "%xor_ln107_78 = xor i1 %tmp_674, i1 1" [top.cpp:107]   --->   Operation 807 'xor' 'xor_ln107_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_93 = and i1 %or_ln107_30, i1 %xor_ln107_78" [top.cpp:107]   --->   Operation 808 'and' 'and_ln107_93' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_94 = and i1 %tmp_677, i1 %select_ln107_61" [top.cpp:107]   --->   Operation 809 'and' 'and_ln107_94' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_31)   --->   "%or_ln107_143 = or i1 %and_ln107_92, i1 %and_ln107_94" [top.cpp:107]   --->   Operation 810 'or' 'or_ln107_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_31)   --->   "%xor_ln107_79 = xor i1 %or_ln107_143, i1 1" [top.cpp:107]   --->   Operation 811 'xor' 'xor_ln107_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_31)   --->   "%and_ln107_95 = and i1 %tmp_674, i1 %xor_ln107_79" [top.cpp:107]   --->   Operation 812 'and' 'and_ln107_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_63)   --->   "%select_ln107_62 = select i1 %and_ln107_93, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 813 'select' 'select_ln107_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_31 = or i1 %and_ln107_93, i1 %and_ln107_95" [top.cpp:107]   --->   Operation 814 'or' 'or_ln107_31' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_63 = select i1 %or_ln107_31, i24 %select_ln107_62, i24 %add_ln107_15" [top.cpp:107]   --->   Operation 815 'select' 'select_ln107_63' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 816 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_196 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_195" [top.cpp:107]   --->   Operation 816 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_196' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln107_16 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_196" [top.cpp:107]   --->   Operation 817 'sext' 'sext_ln107_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 818 [1/1] (3.38ns)   --->   "%mul_ln107_16 = mul i48 %sext_ln107_16, i48 %conv7_i_16_cast" [top.cpp:107]   --->   Operation 818 'mul' 'mul_ln107_16' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_681 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_16, i32 47" [top.cpp:107]   --->   Operation 819 'bitselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%trunc_ln107_15 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_16, i32 16, i32 39" [top.cpp:107]   --->   Operation 820 'partselect' 'trunc_ln107_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_682 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_16, i32 15" [top.cpp:107]   --->   Operation 821 'bitselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_96)   --->   "%tmp_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_16, i32 39" [top.cpp:107]   --->   Operation 822 'bitselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln107_16 = zext i1 %tmp_682" [top.cpp:107]   --->   Operation 823 'zext' 'zext_ln107_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (1.10ns)   --->   "%add_ln107_16 = add i24 %trunc_ln107_15, i24 %zext_ln107_16" [top.cpp:107]   --->   Operation 824 'add' 'add_ln107_16' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_684 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_16, i32 23" [top.cpp:107]   --->   Operation 825 'bitselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_96)   --->   "%xor_ln107_80 = xor i1 %tmp_684, i1 1" [top.cpp:107]   --->   Operation 826 'xor' 'xor_ln107_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_96 = and i1 %tmp_683, i1 %xor_ln107_80" [top.cpp:107]   --->   Operation 827 'and' 'and_ln107_96' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_100)   --->   "%tmp_685 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_16, i32 40" [top.cpp:107]   --->   Operation 828 'bitselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_686 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_16, i32 41" [top.cpp:107]   --->   Operation 829 'partselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 830 [1/1] (0.89ns)   --->   "%icmp_ln107_48 = icmp_eq  i7 %tmp_686, i7 127" [top.cpp:107]   --->   Operation 830 'icmp' 'icmp_ln107_48' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_687 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_16, i32 40" [top.cpp:107]   --->   Operation 831 'partselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.90ns)   --->   "%icmp_ln107_49 = icmp_eq  i8 %tmp_687, i8 255" [top.cpp:107]   --->   Operation 832 'icmp' 'icmp_ln107_49' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.90ns)   --->   "%icmp_ln107_50 = icmp_eq  i8 %tmp_687, i8 0" [top.cpp:107]   --->   Operation 833 'icmp' 'icmp_ln107_50' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_99)   --->   "%select_ln107_64 = select i1 %and_ln107_96, i1 %icmp_ln107_49, i1 %icmp_ln107_50" [top.cpp:107]   --->   Operation 834 'select' 'select_ln107_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_100)   --->   "%xor_ln107_81 = xor i1 %tmp_685, i1 1" [top.cpp:107]   --->   Operation 835 'xor' 'xor_ln107_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_100)   --->   "%and_ln107_97 = and i1 %icmp_ln107_48, i1 %xor_ln107_81" [top.cpp:107]   --->   Operation 836 'and' 'and_ln107_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_100)   --->   "%select_ln107_65 = select i1 %and_ln107_96, i1 %and_ln107_97, i1 %icmp_ln107_49" [top.cpp:107]   --->   Operation 837 'select' 'select_ln107_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_33)   --->   "%and_ln107_98 = and i1 %and_ln107_96, i1 %icmp_ln107_49" [top.cpp:107]   --->   Operation 838 'and' 'and_ln107_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_99)   --->   "%xor_ln107_82 = xor i1 %select_ln107_64, i1 1" [top.cpp:107]   --->   Operation 839 'xor' 'xor_ln107_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_99)   --->   "%or_ln107_32 = or i1 %tmp_684, i1 %xor_ln107_82" [top.cpp:107]   --->   Operation 840 'or' 'or_ln107_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_99)   --->   "%xor_ln107_83 = xor i1 %tmp_681, i1 1" [top.cpp:107]   --->   Operation 841 'xor' 'xor_ln107_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_99 = and i1 %or_ln107_32, i1 %xor_ln107_83" [top.cpp:107]   --->   Operation 842 'and' 'and_ln107_99' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_100 = and i1 %tmp_684, i1 %select_ln107_65" [top.cpp:107]   --->   Operation 843 'and' 'and_ln107_100' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_33)   --->   "%or_ln107_144 = or i1 %and_ln107_98, i1 %and_ln107_100" [top.cpp:107]   --->   Operation 844 'or' 'or_ln107_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_33)   --->   "%xor_ln107_84 = xor i1 %or_ln107_144, i1 1" [top.cpp:107]   --->   Operation 845 'xor' 'xor_ln107_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_33)   --->   "%and_ln107_101 = and i1 %tmp_681, i1 %xor_ln107_84" [top.cpp:107]   --->   Operation 846 'and' 'and_ln107_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_67)   --->   "%select_ln107_66 = select i1 %and_ln107_99, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 847 'select' 'select_ln107_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_33 = or i1 %and_ln107_99, i1 %and_ln107_101" [top.cpp:107]   --->   Operation 848 'or' 'or_ln107_33' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_67 = select i1 %or_ln107_33, i24 %select_ln107_66, i24 %add_ln107_16" [top.cpp:107]   --->   Operation 849 'select' 'select_ln107_67' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 850 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_198 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_197" [top.cpp:107]   --->   Operation 850 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_198' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln107_17 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_198" [top.cpp:107]   --->   Operation 851 'sext' 'sext_ln107_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (3.38ns)   --->   "%mul_ln107_17 = mul i48 %sext_ln107_17, i48 %conv7_i_17_cast" [top.cpp:107]   --->   Operation 852 'mul' 'mul_ln107_17' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_688 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_17, i32 47" [top.cpp:107]   --->   Operation 853 'bitselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln107_16 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_17, i32 16, i32 39" [top.cpp:107]   --->   Operation 854 'partselect' 'trunc_ln107_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_689 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_17, i32 15" [top.cpp:107]   --->   Operation 855 'bitselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_102)   --->   "%tmp_690 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_17, i32 39" [top.cpp:107]   --->   Operation 856 'bitselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln107_17 = zext i1 %tmp_689" [top.cpp:107]   --->   Operation 857 'zext' 'zext_ln107_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 858 [1/1] (1.10ns)   --->   "%add_ln107_17 = add i24 %trunc_ln107_16, i24 %zext_ln107_17" [top.cpp:107]   --->   Operation 858 'add' 'add_ln107_17' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_691 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_17, i32 23" [top.cpp:107]   --->   Operation 859 'bitselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_102)   --->   "%xor_ln107_85 = xor i1 %tmp_691, i1 1" [top.cpp:107]   --->   Operation 860 'xor' 'xor_ln107_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_102 = and i1 %tmp_690, i1 %xor_ln107_85" [top.cpp:107]   --->   Operation 861 'and' 'and_ln107_102' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_106)   --->   "%tmp_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_17, i32 40" [top.cpp:107]   --->   Operation 862 'bitselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_693 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_17, i32 41" [top.cpp:107]   --->   Operation 863 'partselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (0.89ns)   --->   "%icmp_ln107_51 = icmp_eq  i7 %tmp_693, i7 127" [top.cpp:107]   --->   Operation 864 'icmp' 'icmp_ln107_51' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_694 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_17, i32 40" [top.cpp:107]   --->   Operation 865 'partselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 866 [1/1] (0.90ns)   --->   "%icmp_ln107_52 = icmp_eq  i8 %tmp_694, i8 255" [top.cpp:107]   --->   Operation 866 'icmp' 'icmp_ln107_52' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.90ns)   --->   "%icmp_ln107_53 = icmp_eq  i8 %tmp_694, i8 0" [top.cpp:107]   --->   Operation 867 'icmp' 'icmp_ln107_53' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_105)   --->   "%select_ln107_68 = select i1 %and_ln107_102, i1 %icmp_ln107_52, i1 %icmp_ln107_53" [top.cpp:107]   --->   Operation 868 'select' 'select_ln107_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_106)   --->   "%xor_ln107_86 = xor i1 %tmp_692, i1 1" [top.cpp:107]   --->   Operation 869 'xor' 'xor_ln107_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_106)   --->   "%and_ln107_103 = and i1 %icmp_ln107_51, i1 %xor_ln107_86" [top.cpp:107]   --->   Operation 870 'and' 'and_ln107_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_106)   --->   "%select_ln107_69 = select i1 %and_ln107_102, i1 %and_ln107_103, i1 %icmp_ln107_52" [top.cpp:107]   --->   Operation 871 'select' 'select_ln107_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_35)   --->   "%and_ln107_104 = and i1 %and_ln107_102, i1 %icmp_ln107_52" [top.cpp:107]   --->   Operation 872 'and' 'and_ln107_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_105)   --->   "%xor_ln107_87 = xor i1 %select_ln107_68, i1 1" [top.cpp:107]   --->   Operation 873 'xor' 'xor_ln107_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_105)   --->   "%or_ln107_34 = or i1 %tmp_691, i1 %xor_ln107_87" [top.cpp:107]   --->   Operation 874 'or' 'or_ln107_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_105)   --->   "%xor_ln107_88 = xor i1 %tmp_688, i1 1" [top.cpp:107]   --->   Operation 875 'xor' 'xor_ln107_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_105 = and i1 %or_ln107_34, i1 %xor_ln107_88" [top.cpp:107]   --->   Operation 876 'and' 'and_ln107_105' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_106 = and i1 %tmp_691, i1 %select_ln107_69" [top.cpp:107]   --->   Operation 877 'and' 'and_ln107_106' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_35)   --->   "%or_ln107_145 = or i1 %and_ln107_104, i1 %and_ln107_106" [top.cpp:107]   --->   Operation 878 'or' 'or_ln107_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_35)   --->   "%xor_ln107_89 = xor i1 %or_ln107_145, i1 1" [top.cpp:107]   --->   Operation 879 'xor' 'xor_ln107_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_35)   --->   "%and_ln107_107 = and i1 %tmp_688, i1 %xor_ln107_89" [top.cpp:107]   --->   Operation 880 'and' 'and_ln107_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_71)   --->   "%select_ln107_70 = select i1 %and_ln107_105, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 881 'select' 'select_ln107_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_35 = or i1 %and_ln107_105, i1 %and_ln107_107" [top.cpp:107]   --->   Operation 882 'or' 'or_ln107_35' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_71 = select i1 %or_ln107_35, i24 %select_ln107_70, i24 %add_ln107_17" [top.cpp:107]   --->   Operation 883 'select' 'select_ln107_71' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 884 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_200 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_199" [top.cpp:107]   --->   Operation 884 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_200' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln107_18 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_200" [top.cpp:107]   --->   Operation 885 'sext' 'sext_ln107_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (3.38ns)   --->   "%mul_ln107_18 = mul i48 %sext_ln107_18, i48 %conv7_i_18_cast" [top.cpp:107]   --->   Operation 886 'mul' 'mul_ln107_18' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_695 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_18, i32 47" [top.cpp:107]   --->   Operation 887 'bitselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln107_17 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_18, i32 16, i32 39" [top.cpp:107]   --->   Operation 888 'partselect' 'trunc_ln107_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_18, i32 15" [top.cpp:107]   --->   Operation 889 'bitselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_108)   --->   "%tmp_697 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_18, i32 39" [top.cpp:107]   --->   Operation 890 'bitselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln107_18 = zext i1 %tmp_696" [top.cpp:107]   --->   Operation 891 'zext' 'zext_ln107_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (1.10ns)   --->   "%add_ln107_18 = add i24 %trunc_ln107_17, i24 %zext_ln107_18" [top.cpp:107]   --->   Operation 892 'add' 'add_ln107_18' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_18, i32 23" [top.cpp:107]   --->   Operation 893 'bitselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_108)   --->   "%xor_ln107_90 = xor i1 %tmp_698, i1 1" [top.cpp:107]   --->   Operation 894 'xor' 'xor_ln107_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_108 = and i1 %tmp_697, i1 %xor_ln107_90" [top.cpp:107]   --->   Operation 895 'and' 'and_ln107_108' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_112)   --->   "%tmp_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_18, i32 40" [top.cpp:107]   --->   Operation 896 'bitselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_700 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_18, i32 41" [top.cpp:107]   --->   Operation 897 'partselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (0.89ns)   --->   "%icmp_ln107_54 = icmp_eq  i7 %tmp_700, i7 127" [top.cpp:107]   --->   Operation 898 'icmp' 'icmp_ln107_54' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_701 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_18, i32 40" [top.cpp:107]   --->   Operation 899 'partselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.90ns)   --->   "%icmp_ln107_55 = icmp_eq  i8 %tmp_701, i8 255" [top.cpp:107]   --->   Operation 900 'icmp' 'icmp_ln107_55' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.90ns)   --->   "%icmp_ln107_56 = icmp_eq  i8 %tmp_701, i8 0" [top.cpp:107]   --->   Operation 901 'icmp' 'icmp_ln107_56' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_111)   --->   "%select_ln107_72 = select i1 %and_ln107_108, i1 %icmp_ln107_55, i1 %icmp_ln107_56" [top.cpp:107]   --->   Operation 902 'select' 'select_ln107_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_112)   --->   "%xor_ln107_91 = xor i1 %tmp_699, i1 1" [top.cpp:107]   --->   Operation 903 'xor' 'xor_ln107_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_112)   --->   "%and_ln107_109 = and i1 %icmp_ln107_54, i1 %xor_ln107_91" [top.cpp:107]   --->   Operation 904 'and' 'and_ln107_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_112)   --->   "%select_ln107_73 = select i1 %and_ln107_108, i1 %and_ln107_109, i1 %icmp_ln107_55" [top.cpp:107]   --->   Operation 905 'select' 'select_ln107_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_37)   --->   "%and_ln107_110 = and i1 %and_ln107_108, i1 %icmp_ln107_55" [top.cpp:107]   --->   Operation 906 'and' 'and_ln107_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_111)   --->   "%xor_ln107_92 = xor i1 %select_ln107_72, i1 1" [top.cpp:107]   --->   Operation 907 'xor' 'xor_ln107_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_111)   --->   "%or_ln107_36 = or i1 %tmp_698, i1 %xor_ln107_92" [top.cpp:107]   --->   Operation 908 'or' 'or_ln107_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_111)   --->   "%xor_ln107_93 = xor i1 %tmp_695, i1 1" [top.cpp:107]   --->   Operation 909 'xor' 'xor_ln107_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_111 = and i1 %or_ln107_36, i1 %xor_ln107_93" [top.cpp:107]   --->   Operation 910 'and' 'and_ln107_111' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_112 = and i1 %tmp_698, i1 %select_ln107_73" [top.cpp:107]   --->   Operation 911 'and' 'and_ln107_112' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_37)   --->   "%or_ln107_146 = or i1 %and_ln107_110, i1 %and_ln107_112" [top.cpp:107]   --->   Operation 912 'or' 'or_ln107_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_37)   --->   "%xor_ln107_94 = xor i1 %or_ln107_146, i1 1" [top.cpp:107]   --->   Operation 913 'xor' 'xor_ln107_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_37)   --->   "%and_ln107_113 = and i1 %tmp_695, i1 %xor_ln107_94" [top.cpp:107]   --->   Operation 914 'and' 'and_ln107_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_75)   --->   "%select_ln107_74 = select i1 %and_ln107_111, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 915 'select' 'select_ln107_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 916 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_37 = or i1 %and_ln107_111, i1 %and_ln107_113" [top.cpp:107]   --->   Operation 916 'or' 'or_ln107_37' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 917 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_75 = select i1 %or_ln107_37, i24 %select_ln107_74, i24 %add_ln107_18" [top.cpp:107]   --->   Operation 917 'select' 'select_ln107_75' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 918 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_202 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_201" [top.cpp:107]   --->   Operation 918 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_202' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln107_19 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_202" [top.cpp:107]   --->   Operation 919 'sext' 'sext_ln107_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (3.38ns)   --->   "%mul_ln107_19 = mul i48 %sext_ln107_19, i48 %conv7_i_19_cast" [top.cpp:107]   --->   Operation 920 'mul' 'mul_ln107_19' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_702 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_19, i32 47" [top.cpp:107]   --->   Operation 921 'bitselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln107_18 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_19, i32 16, i32 39" [top.cpp:107]   --->   Operation 922 'partselect' 'trunc_ln107_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_19, i32 15" [top.cpp:107]   --->   Operation 923 'bitselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_114)   --->   "%tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_19, i32 39" [top.cpp:107]   --->   Operation 924 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln107_19 = zext i1 %tmp_703" [top.cpp:107]   --->   Operation 925 'zext' 'zext_ln107_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (1.10ns)   --->   "%add_ln107_19 = add i24 %trunc_ln107_18, i24 %zext_ln107_19" [top.cpp:107]   --->   Operation 926 'add' 'add_ln107_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_705 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_19, i32 23" [top.cpp:107]   --->   Operation 927 'bitselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_114)   --->   "%xor_ln107_95 = xor i1 %tmp_705, i1 1" [top.cpp:107]   --->   Operation 928 'xor' 'xor_ln107_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_114 = and i1 %tmp_704, i1 %xor_ln107_95" [top.cpp:107]   --->   Operation 929 'and' 'and_ln107_114' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_118)   --->   "%tmp_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_19, i32 40" [top.cpp:107]   --->   Operation 930 'bitselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_707 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_19, i32 41" [top.cpp:107]   --->   Operation 931 'partselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.89ns)   --->   "%icmp_ln107_57 = icmp_eq  i7 %tmp_707, i7 127" [top.cpp:107]   --->   Operation 932 'icmp' 'icmp_ln107_57' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_708 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_19, i32 40" [top.cpp:107]   --->   Operation 933 'partselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 934 [1/1] (0.90ns)   --->   "%icmp_ln107_58 = icmp_eq  i8 %tmp_708, i8 255" [top.cpp:107]   --->   Operation 934 'icmp' 'icmp_ln107_58' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 935 [1/1] (0.90ns)   --->   "%icmp_ln107_59 = icmp_eq  i8 %tmp_708, i8 0" [top.cpp:107]   --->   Operation 935 'icmp' 'icmp_ln107_59' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_117)   --->   "%select_ln107_76 = select i1 %and_ln107_114, i1 %icmp_ln107_58, i1 %icmp_ln107_59" [top.cpp:107]   --->   Operation 936 'select' 'select_ln107_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_118)   --->   "%xor_ln107_96 = xor i1 %tmp_706, i1 1" [top.cpp:107]   --->   Operation 937 'xor' 'xor_ln107_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_118)   --->   "%and_ln107_115 = and i1 %icmp_ln107_57, i1 %xor_ln107_96" [top.cpp:107]   --->   Operation 938 'and' 'and_ln107_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_118)   --->   "%select_ln107_77 = select i1 %and_ln107_114, i1 %and_ln107_115, i1 %icmp_ln107_58" [top.cpp:107]   --->   Operation 939 'select' 'select_ln107_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_39)   --->   "%and_ln107_116 = and i1 %and_ln107_114, i1 %icmp_ln107_58" [top.cpp:107]   --->   Operation 940 'and' 'and_ln107_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_117)   --->   "%xor_ln107_97 = xor i1 %select_ln107_76, i1 1" [top.cpp:107]   --->   Operation 941 'xor' 'xor_ln107_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_117)   --->   "%or_ln107_38 = or i1 %tmp_705, i1 %xor_ln107_97" [top.cpp:107]   --->   Operation 942 'or' 'or_ln107_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_117)   --->   "%xor_ln107_98 = xor i1 %tmp_702, i1 1" [top.cpp:107]   --->   Operation 943 'xor' 'xor_ln107_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 944 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_117 = and i1 %or_ln107_38, i1 %xor_ln107_98" [top.cpp:107]   --->   Operation 944 'and' 'and_ln107_117' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 945 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_118 = and i1 %tmp_705, i1 %select_ln107_77" [top.cpp:107]   --->   Operation 945 'and' 'and_ln107_118' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_39)   --->   "%or_ln107_147 = or i1 %and_ln107_116, i1 %and_ln107_118" [top.cpp:107]   --->   Operation 946 'or' 'or_ln107_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_39)   --->   "%xor_ln107_99 = xor i1 %or_ln107_147, i1 1" [top.cpp:107]   --->   Operation 947 'xor' 'xor_ln107_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_39)   --->   "%and_ln107_119 = and i1 %tmp_702, i1 %xor_ln107_99" [top.cpp:107]   --->   Operation 948 'and' 'and_ln107_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_79)   --->   "%select_ln107_78 = select i1 %and_ln107_117, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 949 'select' 'select_ln107_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 950 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_39 = or i1 %and_ln107_117, i1 %and_ln107_119" [top.cpp:107]   --->   Operation 950 'or' 'or_ln107_39' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 951 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_79 = select i1 %or_ln107_39, i24 %select_ln107_78, i24 %add_ln107_19" [top.cpp:107]   --->   Operation 951 'select' 'select_ln107_79' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 952 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_204 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_203" [top.cpp:107]   --->   Operation 952 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_204' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln107_20 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_204" [top.cpp:107]   --->   Operation 953 'sext' 'sext_ln107_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (3.38ns)   --->   "%mul_ln107_20 = mul i48 %sext_ln107_20, i48 %conv7_i_20_cast" [top.cpp:107]   --->   Operation 954 'mul' 'mul_ln107_20' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_709 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_20, i32 47" [top.cpp:107]   --->   Operation 955 'bitselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln107_19 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_20, i32 16, i32 39" [top.cpp:107]   --->   Operation 956 'partselect' 'trunc_ln107_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_710 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_20, i32 15" [top.cpp:107]   --->   Operation 957 'bitselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_120)   --->   "%tmp_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_20, i32 39" [top.cpp:107]   --->   Operation 958 'bitselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln107_20 = zext i1 %tmp_710" [top.cpp:107]   --->   Operation 959 'zext' 'zext_ln107_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 960 [1/1] (1.10ns)   --->   "%add_ln107_20 = add i24 %trunc_ln107_19, i24 %zext_ln107_20" [top.cpp:107]   --->   Operation 960 'add' 'add_ln107_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_20, i32 23" [top.cpp:107]   --->   Operation 961 'bitselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_120)   --->   "%xor_ln107_100 = xor i1 %tmp_712, i1 1" [top.cpp:107]   --->   Operation 962 'xor' 'xor_ln107_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 963 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_120 = and i1 %tmp_711, i1 %xor_ln107_100" [top.cpp:107]   --->   Operation 963 'and' 'and_ln107_120' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_124)   --->   "%tmp_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_20, i32 40" [top.cpp:107]   --->   Operation 964 'bitselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_714 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_20, i32 41" [top.cpp:107]   --->   Operation 965 'partselect' 'tmp_714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.89ns)   --->   "%icmp_ln107_60 = icmp_eq  i7 %tmp_714, i7 127" [top.cpp:107]   --->   Operation 966 'icmp' 'icmp_ln107_60' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_715 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_20, i32 40" [top.cpp:107]   --->   Operation 967 'partselect' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (0.90ns)   --->   "%icmp_ln107_61 = icmp_eq  i8 %tmp_715, i8 255" [top.cpp:107]   --->   Operation 968 'icmp' 'icmp_ln107_61' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.90ns)   --->   "%icmp_ln107_62 = icmp_eq  i8 %tmp_715, i8 0" [top.cpp:107]   --->   Operation 969 'icmp' 'icmp_ln107_62' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_123)   --->   "%select_ln107_80 = select i1 %and_ln107_120, i1 %icmp_ln107_61, i1 %icmp_ln107_62" [top.cpp:107]   --->   Operation 970 'select' 'select_ln107_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_124)   --->   "%xor_ln107_101 = xor i1 %tmp_713, i1 1" [top.cpp:107]   --->   Operation 971 'xor' 'xor_ln107_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_124)   --->   "%and_ln107_121 = and i1 %icmp_ln107_60, i1 %xor_ln107_101" [top.cpp:107]   --->   Operation 972 'and' 'and_ln107_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_124)   --->   "%select_ln107_81 = select i1 %and_ln107_120, i1 %and_ln107_121, i1 %icmp_ln107_61" [top.cpp:107]   --->   Operation 973 'select' 'select_ln107_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_41)   --->   "%and_ln107_122 = and i1 %and_ln107_120, i1 %icmp_ln107_61" [top.cpp:107]   --->   Operation 974 'and' 'and_ln107_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_123)   --->   "%xor_ln107_102 = xor i1 %select_ln107_80, i1 1" [top.cpp:107]   --->   Operation 975 'xor' 'xor_ln107_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_123)   --->   "%or_ln107_40 = or i1 %tmp_712, i1 %xor_ln107_102" [top.cpp:107]   --->   Operation 976 'or' 'or_ln107_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_123)   --->   "%xor_ln107_103 = xor i1 %tmp_709, i1 1" [top.cpp:107]   --->   Operation 977 'xor' 'xor_ln107_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_123 = and i1 %or_ln107_40, i1 %xor_ln107_103" [top.cpp:107]   --->   Operation 978 'and' 'and_ln107_123' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 979 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_124 = and i1 %tmp_712, i1 %select_ln107_81" [top.cpp:107]   --->   Operation 979 'and' 'and_ln107_124' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_41)   --->   "%or_ln107_148 = or i1 %and_ln107_122, i1 %and_ln107_124" [top.cpp:107]   --->   Operation 980 'or' 'or_ln107_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_41)   --->   "%xor_ln107_104 = xor i1 %or_ln107_148, i1 1" [top.cpp:107]   --->   Operation 981 'xor' 'xor_ln107_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_41)   --->   "%and_ln107_125 = and i1 %tmp_709, i1 %xor_ln107_104" [top.cpp:107]   --->   Operation 982 'and' 'and_ln107_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_83)   --->   "%select_ln107_82 = select i1 %and_ln107_123, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 983 'select' 'select_ln107_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 984 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_41 = or i1 %and_ln107_123, i1 %and_ln107_125" [top.cpp:107]   --->   Operation 984 'or' 'or_ln107_41' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 985 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_83 = select i1 %or_ln107_41, i24 %select_ln107_82, i24 %add_ln107_20" [top.cpp:107]   --->   Operation 985 'select' 'select_ln107_83' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 986 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_206 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_205" [top.cpp:107]   --->   Operation 986 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_206' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln107_21 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_206" [top.cpp:107]   --->   Operation 987 'sext' 'sext_ln107_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 988 [1/1] (3.38ns)   --->   "%mul_ln107_21 = mul i48 %sext_ln107_21, i48 %conv7_i_21_cast" [top.cpp:107]   --->   Operation 988 'mul' 'mul_ln107_21' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 989 [1/1] (0.00ns)   --->   "%tmp_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_21, i32 47" [top.cpp:107]   --->   Operation 989 'bitselect' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln107_20 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_21, i32 16, i32 39" [top.cpp:107]   --->   Operation 990 'partselect' 'trunc_ln107_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_717 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_21, i32 15" [top.cpp:107]   --->   Operation 991 'bitselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_126)   --->   "%tmp_718 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_21, i32 39" [top.cpp:107]   --->   Operation 992 'bitselect' 'tmp_718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln107_21 = zext i1 %tmp_717" [top.cpp:107]   --->   Operation 993 'zext' 'zext_ln107_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 994 [1/1] (1.10ns)   --->   "%add_ln107_21 = add i24 %trunc_ln107_20, i24 %zext_ln107_21" [top.cpp:107]   --->   Operation 994 'add' 'add_ln107_21' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_21, i32 23" [top.cpp:107]   --->   Operation 995 'bitselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_126)   --->   "%xor_ln107_105 = xor i1 %tmp_719, i1 1" [top.cpp:107]   --->   Operation 996 'xor' 'xor_ln107_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 997 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_126 = and i1 %tmp_718, i1 %xor_ln107_105" [top.cpp:107]   --->   Operation 997 'and' 'and_ln107_126' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_130)   --->   "%tmp_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_21, i32 40" [top.cpp:107]   --->   Operation 998 'bitselect' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_721 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_21, i32 41" [top.cpp:107]   --->   Operation 999 'partselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (0.89ns)   --->   "%icmp_ln107_63 = icmp_eq  i7 %tmp_721, i7 127" [top.cpp:107]   --->   Operation 1000 'icmp' 'icmp_ln107_63' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_722 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_21, i32 40" [top.cpp:107]   --->   Operation 1001 'partselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.90ns)   --->   "%icmp_ln107_64 = icmp_eq  i8 %tmp_722, i8 255" [top.cpp:107]   --->   Operation 1002 'icmp' 'icmp_ln107_64' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1003 [1/1] (0.90ns)   --->   "%icmp_ln107_65 = icmp_eq  i8 %tmp_722, i8 0" [top.cpp:107]   --->   Operation 1003 'icmp' 'icmp_ln107_65' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_129)   --->   "%select_ln107_84 = select i1 %and_ln107_126, i1 %icmp_ln107_64, i1 %icmp_ln107_65" [top.cpp:107]   --->   Operation 1004 'select' 'select_ln107_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_130)   --->   "%xor_ln107_106 = xor i1 %tmp_720, i1 1" [top.cpp:107]   --->   Operation 1005 'xor' 'xor_ln107_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_130)   --->   "%and_ln107_127 = and i1 %icmp_ln107_63, i1 %xor_ln107_106" [top.cpp:107]   --->   Operation 1006 'and' 'and_ln107_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_130)   --->   "%select_ln107_85 = select i1 %and_ln107_126, i1 %and_ln107_127, i1 %icmp_ln107_64" [top.cpp:107]   --->   Operation 1007 'select' 'select_ln107_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_43)   --->   "%and_ln107_128 = and i1 %and_ln107_126, i1 %icmp_ln107_64" [top.cpp:107]   --->   Operation 1008 'and' 'and_ln107_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_129)   --->   "%xor_ln107_107 = xor i1 %select_ln107_84, i1 1" [top.cpp:107]   --->   Operation 1009 'xor' 'xor_ln107_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_129)   --->   "%or_ln107_42 = or i1 %tmp_719, i1 %xor_ln107_107" [top.cpp:107]   --->   Operation 1010 'or' 'or_ln107_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_129)   --->   "%xor_ln107_108 = xor i1 %tmp_716, i1 1" [top.cpp:107]   --->   Operation 1011 'xor' 'xor_ln107_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1012 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_129 = and i1 %or_ln107_42, i1 %xor_ln107_108" [top.cpp:107]   --->   Operation 1012 'and' 'and_ln107_129' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1013 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_130 = and i1 %tmp_719, i1 %select_ln107_85" [top.cpp:107]   --->   Operation 1013 'and' 'and_ln107_130' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_43)   --->   "%or_ln107_149 = or i1 %and_ln107_128, i1 %and_ln107_130" [top.cpp:107]   --->   Operation 1014 'or' 'or_ln107_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_43)   --->   "%xor_ln107_109 = xor i1 %or_ln107_149, i1 1" [top.cpp:107]   --->   Operation 1015 'xor' 'xor_ln107_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_43)   --->   "%and_ln107_131 = and i1 %tmp_716, i1 %xor_ln107_109" [top.cpp:107]   --->   Operation 1016 'and' 'and_ln107_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_87)   --->   "%select_ln107_86 = select i1 %and_ln107_129, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1017 'select' 'select_ln107_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1018 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_43 = or i1 %and_ln107_129, i1 %and_ln107_131" [top.cpp:107]   --->   Operation 1018 'or' 'or_ln107_43' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1019 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_87 = select i1 %or_ln107_43, i24 %select_ln107_86, i24 %add_ln107_21" [top.cpp:107]   --->   Operation 1019 'select' 'select_ln107_87' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1020 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_208 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_207" [top.cpp:107]   --->   Operation 1020 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_208' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln107_22 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_208" [top.cpp:107]   --->   Operation 1021 'sext' 'sext_ln107_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1022 [1/1] (3.38ns)   --->   "%mul_ln107_22 = mul i48 %sext_ln107_22, i48 %conv7_i_22_cast" [top.cpp:107]   --->   Operation 1022 'mul' 'mul_ln107_22' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_723 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_22, i32 47" [top.cpp:107]   --->   Operation 1023 'bitselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln107_21 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_22, i32 16, i32 39" [top.cpp:107]   --->   Operation 1024 'partselect' 'trunc_ln107_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_724 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_22, i32 15" [top.cpp:107]   --->   Operation 1025 'bitselect' 'tmp_724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_132)   --->   "%tmp_725 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_22, i32 39" [top.cpp:107]   --->   Operation 1026 'bitselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln107_22 = zext i1 %tmp_724" [top.cpp:107]   --->   Operation 1027 'zext' 'zext_ln107_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (1.10ns)   --->   "%add_ln107_22 = add i24 %trunc_ln107_21, i24 %zext_ln107_22" [top.cpp:107]   --->   Operation 1028 'add' 'add_ln107_22' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_726 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_22, i32 23" [top.cpp:107]   --->   Operation 1029 'bitselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_132)   --->   "%xor_ln107_110 = xor i1 %tmp_726, i1 1" [top.cpp:107]   --->   Operation 1030 'xor' 'xor_ln107_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1031 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_132 = and i1 %tmp_725, i1 %xor_ln107_110" [top.cpp:107]   --->   Operation 1031 'and' 'and_ln107_132' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_136)   --->   "%tmp_727 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_22, i32 40" [top.cpp:107]   --->   Operation 1032 'bitselect' 'tmp_727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_728 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_22, i32 41" [top.cpp:107]   --->   Operation 1033 'partselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (0.89ns)   --->   "%icmp_ln107_66 = icmp_eq  i7 %tmp_728, i7 127" [top.cpp:107]   --->   Operation 1034 'icmp' 'icmp_ln107_66' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1035 [1/1] (0.00ns)   --->   "%tmp_729 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_22, i32 40" [top.cpp:107]   --->   Operation 1035 'partselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1036 [1/1] (0.90ns)   --->   "%icmp_ln107_67 = icmp_eq  i8 %tmp_729, i8 255" [top.cpp:107]   --->   Operation 1036 'icmp' 'icmp_ln107_67' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1037 [1/1] (0.90ns)   --->   "%icmp_ln107_68 = icmp_eq  i8 %tmp_729, i8 0" [top.cpp:107]   --->   Operation 1037 'icmp' 'icmp_ln107_68' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_135)   --->   "%select_ln107_88 = select i1 %and_ln107_132, i1 %icmp_ln107_67, i1 %icmp_ln107_68" [top.cpp:107]   --->   Operation 1038 'select' 'select_ln107_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_136)   --->   "%xor_ln107_111 = xor i1 %tmp_727, i1 1" [top.cpp:107]   --->   Operation 1039 'xor' 'xor_ln107_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_136)   --->   "%and_ln107_133 = and i1 %icmp_ln107_66, i1 %xor_ln107_111" [top.cpp:107]   --->   Operation 1040 'and' 'and_ln107_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_136)   --->   "%select_ln107_89 = select i1 %and_ln107_132, i1 %and_ln107_133, i1 %icmp_ln107_67" [top.cpp:107]   --->   Operation 1041 'select' 'select_ln107_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_45)   --->   "%and_ln107_134 = and i1 %and_ln107_132, i1 %icmp_ln107_67" [top.cpp:107]   --->   Operation 1042 'and' 'and_ln107_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_135)   --->   "%xor_ln107_112 = xor i1 %select_ln107_88, i1 1" [top.cpp:107]   --->   Operation 1043 'xor' 'xor_ln107_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_135)   --->   "%or_ln107_44 = or i1 %tmp_726, i1 %xor_ln107_112" [top.cpp:107]   --->   Operation 1044 'or' 'or_ln107_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_135)   --->   "%xor_ln107_113 = xor i1 %tmp_723, i1 1" [top.cpp:107]   --->   Operation 1045 'xor' 'xor_ln107_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1046 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_135 = and i1 %or_ln107_44, i1 %xor_ln107_113" [top.cpp:107]   --->   Operation 1046 'and' 'and_ln107_135' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1047 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_136 = and i1 %tmp_726, i1 %select_ln107_89" [top.cpp:107]   --->   Operation 1047 'and' 'and_ln107_136' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_45)   --->   "%or_ln107_150 = or i1 %and_ln107_134, i1 %and_ln107_136" [top.cpp:107]   --->   Operation 1048 'or' 'or_ln107_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_45)   --->   "%xor_ln107_114 = xor i1 %or_ln107_150, i1 1" [top.cpp:107]   --->   Operation 1049 'xor' 'xor_ln107_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_45)   --->   "%and_ln107_137 = and i1 %tmp_723, i1 %xor_ln107_114" [top.cpp:107]   --->   Operation 1050 'and' 'and_ln107_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_91)   --->   "%select_ln107_90 = select i1 %and_ln107_135, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1051 'select' 'select_ln107_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1052 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_45 = or i1 %and_ln107_135, i1 %and_ln107_137" [top.cpp:107]   --->   Operation 1052 'or' 'or_ln107_45' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1053 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_91 = select i1 %or_ln107_45, i24 %select_ln107_90, i24 %add_ln107_22" [top.cpp:107]   --->   Operation 1053 'select' 'select_ln107_91' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1054 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_210 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_209" [top.cpp:107]   --->   Operation 1054 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_210' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln107_23 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_210" [top.cpp:107]   --->   Operation 1055 'sext' 'sext_ln107_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1056 [1/1] (3.38ns)   --->   "%mul_ln107_23 = mul i48 %sext_ln107_23, i48 %conv7_i_23_cast" [top.cpp:107]   --->   Operation 1056 'mul' 'mul_ln107_23' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_730 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_23, i32 47" [top.cpp:107]   --->   Operation 1057 'bitselect' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%trunc_ln107_22 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_23, i32 16, i32 39" [top.cpp:107]   --->   Operation 1058 'partselect' 'trunc_ln107_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_731 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_23, i32 15" [top.cpp:107]   --->   Operation 1059 'bitselect' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_138)   --->   "%tmp_732 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_23, i32 39" [top.cpp:107]   --->   Operation 1060 'bitselect' 'tmp_732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln107_23 = zext i1 %tmp_731" [top.cpp:107]   --->   Operation 1061 'zext' 'zext_ln107_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (1.10ns)   --->   "%add_ln107_23 = add i24 %trunc_ln107_22, i24 %zext_ln107_23" [top.cpp:107]   --->   Operation 1062 'add' 'add_ln107_23' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_733 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_23, i32 23" [top.cpp:107]   --->   Operation 1063 'bitselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_138)   --->   "%xor_ln107_115 = xor i1 %tmp_733, i1 1" [top.cpp:107]   --->   Operation 1064 'xor' 'xor_ln107_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1065 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_138 = and i1 %tmp_732, i1 %xor_ln107_115" [top.cpp:107]   --->   Operation 1065 'and' 'and_ln107_138' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_142)   --->   "%tmp_734 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_23, i32 40" [top.cpp:107]   --->   Operation 1066 'bitselect' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_735 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_23, i32 41" [top.cpp:107]   --->   Operation 1067 'partselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1068 [1/1] (0.89ns)   --->   "%icmp_ln107_69 = icmp_eq  i7 %tmp_735, i7 127" [top.cpp:107]   --->   Operation 1068 'icmp' 'icmp_ln107_69' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_736 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_23, i32 40" [top.cpp:107]   --->   Operation 1069 'partselect' 'tmp_736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1070 [1/1] (0.90ns)   --->   "%icmp_ln107_70 = icmp_eq  i8 %tmp_736, i8 255" [top.cpp:107]   --->   Operation 1070 'icmp' 'icmp_ln107_70' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1071 [1/1] (0.90ns)   --->   "%icmp_ln107_71 = icmp_eq  i8 %tmp_736, i8 0" [top.cpp:107]   --->   Operation 1071 'icmp' 'icmp_ln107_71' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_141)   --->   "%select_ln107_92 = select i1 %and_ln107_138, i1 %icmp_ln107_70, i1 %icmp_ln107_71" [top.cpp:107]   --->   Operation 1072 'select' 'select_ln107_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_142)   --->   "%xor_ln107_116 = xor i1 %tmp_734, i1 1" [top.cpp:107]   --->   Operation 1073 'xor' 'xor_ln107_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_142)   --->   "%and_ln107_139 = and i1 %icmp_ln107_69, i1 %xor_ln107_116" [top.cpp:107]   --->   Operation 1074 'and' 'and_ln107_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_142)   --->   "%select_ln107_93 = select i1 %and_ln107_138, i1 %and_ln107_139, i1 %icmp_ln107_70" [top.cpp:107]   --->   Operation 1075 'select' 'select_ln107_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_47)   --->   "%and_ln107_140 = and i1 %and_ln107_138, i1 %icmp_ln107_70" [top.cpp:107]   --->   Operation 1076 'and' 'and_ln107_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_141)   --->   "%xor_ln107_117 = xor i1 %select_ln107_92, i1 1" [top.cpp:107]   --->   Operation 1077 'xor' 'xor_ln107_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_141)   --->   "%or_ln107_46 = or i1 %tmp_733, i1 %xor_ln107_117" [top.cpp:107]   --->   Operation 1078 'or' 'or_ln107_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_141)   --->   "%xor_ln107_118 = xor i1 %tmp_730, i1 1" [top.cpp:107]   --->   Operation 1079 'xor' 'xor_ln107_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1080 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_141 = and i1 %or_ln107_46, i1 %xor_ln107_118" [top.cpp:107]   --->   Operation 1080 'and' 'and_ln107_141' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1081 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_142 = and i1 %tmp_733, i1 %select_ln107_93" [top.cpp:107]   --->   Operation 1081 'and' 'and_ln107_142' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_47)   --->   "%or_ln107_151 = or i1 %and_ln107_140, i1 %and_ln107_142" [top.cpp:107]   --->   Operation 1082 'or' 'or_ln107_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_47)   --->   "%xor_ln107_119 = xor i1 %or_ln107_151, i1 1" [top.cpp:107]   --->   Operation 1083 'xor' 'xor_ln107_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_47)   --->   "%and_ln107_143 = and i1 %tmp_730, i1 %xor_ln107_119" [top.cpp:107]   --->   Operation 1084 'and' 'and_ln107_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_95)   --->   "%select_ln107_94 = select i1 %and_ln107_141, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1085 'select' 'select_ln107_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1086 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_47 = or i1 %and_ln107_141, i1 %and_ln107_143" [top.cpp:107]   --->   Operation 1086 'or' 'or_ln107_47' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1087 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_95 = select i1 %or_ln107_47, i24 %select_ln107_94, i24 %add_ln107_23" [top.cpp:107]   --->   Operation 1087 'select' 'select_ln107_95' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1088 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_212 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_211" [top.cpp:107]   --->   Operation 1088 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_212' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln107_24 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_212" [top.cpp:107]   --->   Operation 1089 'sext' 'sext_ln107_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1090 [1/1] (3.38ns)   --->   "%mul_ln107_24 = mul i48 %sext_ln107_24, i48 %conv7_i_24_cast" [top.cpp:107]   --->   Operation 1090 'mul' 'mul_ln107_24' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_737 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_24, i32 47" [top.cpp:107]   --->   Operation 1091 'bitselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln107_23 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_24, i32 16, i32 39" [top.cpp:107]   --->   Operation 1092 'partselect' 'trunc_ln107_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_738 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_24, i32 15" [top.cpp:107]   --->   Operation 1093 'bitselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_144)   --->   "%tmp_739 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_24, i32 39" [top.cpp:107]   --->   Operation 1094 'bitselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln107_24 = zext i1 %tmp_738" [top.cpp:107]   --->   Operation 1095 'zext' 'zext_ln107_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1096 [1/1] (1.10ns)   --->   "%add_ln107_24 = add i24 %trunc_ln107_23, i24 %zext_ln107_24" [top.cpp:107]   --->   Operation 1096 'add' 'add_ln107_24' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_24, i32 23" [top.cpp:107]   --->   Operation 1097 'bitselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_144)   --->   "%xor_ln107_120 = xor i1 %tmp_740, i1 1" [top.cpp:107]   --->   Operation 1098 'xor' 'xor_ln107_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1099 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_144 = and i1 %tmp_739, i1 %xor_ln107_120" [top.cpp:107]   --->   Operation 1099 'and' 'and_ln107_144' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_148)   --->   "%tmp_741 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_24, i32 40" [top.cpp:107]   --->   Operation 1100 'bitselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_742 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_24, i32 41" [top.cpp:107]   --->   Operation 1101 'partselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1102 [1/1] (0.89ns)   --->   "%icmp_ln107_72 = icmp_eq  i7 %tmp_742, i7 127" [top.cpp:107]   --->   Operation 1102 'icmp' 'icmp_ln107_72' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_743 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_24, i32 40" [top.cpp:107]   --->   Operation 1103 'partselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1104 [1/1] (0.90ns)   --->   "%icmp_ln107_73 = icmp_eq  i8 %tmp_743, i8 255" [top.cpp:107]   --->   Operation 1104 'icmp' 'icmp_ln107_73' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [1/1] (0.90ns)   --->   "%icmp_ln107_74 = icmp_eq  i8 %tmp_743, i8 0" [top.cpp:107]   --->   Operation 1105 'icmp' 'icmp_ln107_74' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_147)   --->   "%select_ln107_96 = select i1 %and_ln107_144, i1 %icmp_ln107_73, i1 %icmp_ln107_74" [top.cpp:107]   --->   Operation 1106 'select' 'select_ln107_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_148)   --->   "%xor_ln107_121 = xor i1 %tmp_741, i1 1" [top.cpp:107]   --->   Operation 1107 'xor' 'xor_ln107_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_148)   --->   "%and_ln107_145 = and i1 %icmp_ln107_72, i1 %xor_ln107_121" [top.cpp:107]   --->   Operation 1108 'and' 'and_ln107_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_148)   --->   "%select_ln107_97 = select i1 %and_ln107_144, i1 %and_ln107_145, i1 %icmp_ln107_73" [top.cpp:107]   --->   Operation 1109 'select' 'select_ln107_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_49)   --->   "%and_ln107_146 = and i1 %and_ln107_144, i1 %icmp_ln107_73" [top.cpp:107]   --->   Operation 1110 'and' 'and_ln107_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_147)   --->   "%xor_ln107_122 = xor i1 %select_ln107_96, i1 1" [top.cpp:107]   --->   Operation 1111 'xor' 'xor_ln107_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_147)   --->   "%or_ln107_48 = or i1 %tmp_740, i1 %xor_ln107_122" [top.cpp:107]   --->   Operation 1112 'or' 'or_ln107_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_147)   --->   "%xor_ln107_123 = xor i1 %tmp_737, i1 1" [top.cpp:107]   --->   Operation 1113 'xor' 'xor_ln107_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1114 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_147 = and i1 %or_ln107_48, i1 %xor_ln107_123" [top.cpp:107]   --->   Operation 1114 'and' 'and_ln107_147' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1115 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_148 = and i1 %tmp_740, i1 %select_ln107_97" [top.cpp:107]   --->   Operation 1115 'and' 'and_ln107_148' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_49)   --->   "%or_ln107_152 = or i1 %and_ln107_146, i1 %and_ln107_148" [top.cpp:107]   --->   Operation 1116 'or' 'or_ln107_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_49)   --->   "%xor_ln107_124 = xor i1 %or_ln107_152, i1 1" [top.cpp:107]   --->   Operation 1117 'xor' 'xor_ln107_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_49)   --->   "%and_ln107_149 = and i1 %tmp_737, i1 %xor_ln107_124" [top.cpp:107]   --->   Operation 1118 'and' 'and_ln107_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_99)   --->   "%select_ln107_98 = select i1 %and_ln107_147, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1119 'select' 'select_ln107_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1120 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_49 = or i1 %and_ln107_147, i1 %and_ln107_149" [top.cpp:107]   --->   Operation 1120 'or' 'or_ln107_49' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1121 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_99 = select i1 %or_ln107_49, i24 %select_ln107_98, i24 %add_ln107_24" [top.cpp:107]   --->   Operation 1121 'select' 'select_ln107_99' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1122 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_214 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_213" [top.cpp:107]   --->   Operation 1122 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_214' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln107_25 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_214" [top.cpp:107]   --->   Operation 1123 'sext' 'sext_ln107_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1124 [1/1] (3.38ns)   --->   "%mul_ln107_25 = mul i48 %sext_ln107_25, i48 %conv7_i_25_cast" [top.cpp:107]   --->   Operation 1124 'mul' 'mul_ln107_25' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_25, i32 47" [top.cpp:107]   --->   Operation 1125 'bitselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln107_24 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_25, i32 16, i32 39" [top.cpp:107]   --->   Operation 1126 'partselect' 'trunc_ln107_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_745 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_25, i32 15" [top.cpp:107]   --->   Operation 1127 'bitselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_150)   --->   "%tmp_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_25, i32 39" [top.cpp:107]   --->   Operation 1128 'bitselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln107_25 = zext i1 %tmp_745" [top.cpp:107]   --->   Operation 1129 'zext' 'zext_ln107_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1130 [1/1] (1.10ns)   --->   "%add_ln107_25 = add i24 %trunc_ln107_24, i24 %zext_ln107_25" [top.cpp:107]   --->   Operation 1130 'add' 'add_ln107_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_25, i32 23" [top.cpp:107]   --->   Operation 1131 'bitselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_150)   --->   "%xor_ln107_125 = xor i1 %tmp_747, i1 1" [top.cpp:107]   --->   Operation 1132 'xor' 'xor_ln107_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1133 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_150 = and i1 %tmp_746, i1 %xor_ln107_125" [top.cpp:107]   --->   Operation 1133 'and' 'and_ln107_150' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_154)   --->   "%tmp_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_25, i32 40" [top.cpp:107]   --->   Operation 1134 'bitselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_749 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_25, i32 41" [top.cpp:107]   --->   Operation 1135 'partselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1136 [1/1] (0.89ns)   --->   "%icmp_ln107_75 = icmp_eq  i7 %tmp_749, i7 127" [top.cpp:107]   --->   Operation 1136 'icmp' 'icmp_ln107_75' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_750 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_25, i32 40" [top.cpp:107]   --->   Operation 1137 'partselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1138 [1/1] (0.90ns)   --->   "%icmp_ln107_76 = icmp_eq  i8 %tmp_750, i8 255" [top.cpp:107]   --->   Operation 1138 'icmp' 'icmp_ln107_76' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1139 [1/1] (0.90ns)   --->   "%icmp_ln107_77 = icmp_eq  i8 %tmp_750, i8 0" [top.cpp:107]   --->   Operation 1139 'icmp' 'icmp_ln107_77' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_153)   --->   "%select_ln107_100 = select i1 %and_ln107_150, i1 %icmp_ln107_76, i1 %icmp_ln107_77" [top.cpp:107]   --->   Operation 1140 'select' 'select_ln107_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_154)   --->   "%xor_ln107_126 = xor i1 %tmp_748, i1 1" [top.cpp:107]   --->   Operation 1141 'xor' 'xor_ln107_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_154)   --->   "%and_ln107_151 = and i1 %icmp_ln107_75, i1 %xor_ln107_126" [top.cpp:107]   --->   Operation 1142 'and' 'and_ln107_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_154)   --->   "%select_ln107_101 = select i1 %and_ln107_150, i1 %and_ln107_151, i1 %icmp_ln107_76" [top.cpp:107]   --->   Operation 1143 'select' 'select_ln107_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_51)   --->   "%and_ln107_152 = and i1 %and_ln107_150, i1 %icmp_ln107_76" [top.cpp:107]   --->   Operation 1144 'and' 'and_ln107_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_153)   --->   "%xor_ln107_127 = xor i1 %select_ln107_100, i1 1" [top.cpp:107]   --->   Operation 1145 'xor' 'xor_ln107_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_153)   --->   "%or_ln107_50 = or i1 %tmp_747, i1 %xor_ln107_127" [top.cpp:107]   --->   Operation 1146 'or' 'or_ln107_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_153)   --->   "%xor_ln107_128 = xor i1 %tmp_744, i1 1" [top.cpp:107]   --->   Operation 1147 'xor' 'xor_ln107_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1148 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_153 = and i1 %or_ln107_50, i1 %xor_ln107_128" [top.cpp:107]   --->   Operation 1148 'and' 'and_ln107_153' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1149 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_154 = and i1 %tmp_747, i1 %select_ln107_101" [top.cpp:107]   --->   Operation 1149 'and' 'and_ln107_154' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_51)   --->   "%or_ln107_153 = or i1 %and_ln107_152, i1 %and_ln107_154" [top.cpp:107]   --->   Operation 1150 'or' 'or_ln107_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_51)   --->   "%xor_ln107_129 = xor i1 %or_ln107_153, i1 1" [top.cpp:107]   --->   Operation 1151 'xor' 'xor_ln107_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_51)   --->   "%and_ln107_155 = and i1 %tmp_744, i1 %xor_ln107_129" [top.cpp:107]   --->   Operation 1152 'and' 'and_ln107_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_103)   --->   "%select_ln107_102 = select i1 %and_ln107_153, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1153 'select' 'select_ln107_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1154 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_51 = or i1 %and_ln107_153, i1 %and_ln107_155" [top.cpp:107]   --->   Operation 1154 'or' 'or_ln107_51' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1155 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_103 = select i1 %or_ln107_51, i24 %select_ln107_102, i24 %add_ln107_25" [top.cpp:107]   --->   Operation 1155 'select' 'select_ln107_103' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1156 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_216 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_215" [top.cpp:107]   --->   Operation 1156 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_216' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln107_26 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_216" [top.cpp:107]   --->   Operation 1157 'sext' 'sext_ln107_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (3.38ns)   --->   "%mul_ln107_26 = mul i48 %sext_ln107_26, i48 %conv7_i_26_cast" [top.cpp:107]   --->   Operation 1158 'mul' 'mul_ln107_26' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_26, i32 47" [top.cpp:107]   --->   Operation 1159 'bitselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (0.00ns)   --->   "%trunc_ln107_25 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_26, i32 16, i32 39" [top.cpp:107]   --->   Operation 1160 'partselect' 'trunc_ln107_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_26, i32 15" [top.cpp:107]   --->   Operation 1161 'bitselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_156)   --->   "%tmp_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_26, i32 39" [top.cpp:107]   --->   Operation 1162 'bitselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln107_26 = zext i1 %tmp_752" [top.cpp:107]   --->   Operation 1163 'zext' 'zext_ln107_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (1.10ns)   --->   "%add_ln107_26 = add i24 %trunc_ln107_25, i24 %zext_ln107_26" [top.cpp:107]   --->   Operation 1164 'add' 'add_ln107_26' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1165 [1/1] (0.00ns)   --->   "%tmp_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_26, i32 23" [top.cpp:107]   --->   Operation 1165 'bitselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_156)   --->   "%xor_ln107_130 = xor i1 %tmp_754, i1 1" [top.cpp:107]   --->   Operation 1166 'xor' 'xor_ln107_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1167 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_156 = and i1 %tmp_753, i1 %xor_ln107_130" [top.cpp:107]   --->   Operation 1167 'and' 'and_ln107_156' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_160)   --->   "%tmp_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_26, i32 40" [top.cpp:107]   --->   Operation 1168 'bitselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_756 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_26, i32 41" [top.cpp:107]   --->   Operation 1169 'partselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.89ns)   --->   "%icmp_ln107_78 = icmp_eq  i7 %tmp_756, i7 127" [top.cpp:107]   --->   Operation 1170 'icmp' 'icmp_ln107_78' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%tmp_757 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_26, i32 40" [top.cpp:107]   --->   Operation 1171 'partselect' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.90ns)   --->   "%icmp_ln107_79 = icmp_eq  i8 %tmp_757, i8 255" [top.cpp:107]   --->   Operation 1172 'icmp' 'icmp_ln107_79' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1173 [1/1] (0.90ns)   --->   "%icmp_ln107_80 = icmp_eq  i8 %tmp_757, i8 0" [top.cpp:107]   --->   Operation 1173 'icmp' 'icmp_ln107_80' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_159)   --->   "%select_ln107_104 = select i1 %and_ln107_156, i1 %icmp_ln107_79, i1 %icmp_ln107_80" [top.cpp:107]   --->   Operation 1174 'select' 'select_ln107_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_160)   --->   "%xor_ln107_131 = xor i1 %tmp_755, i1 1" [top.cpp:107]   --->   Operation 1175 'xor' 'xor_ln107_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_160)   --->   "%and_ln107_157 = and i1 %icmp_ln107_78, i1 %xor_ln107_131" [top.cpp:107]   --->   Operation 1176 'and' 'and_ln107_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_160)   --->   "%select_ln107_105 = select i1 %and_ln107_156, i1 %and_ln107_157, i1 %icmp_ln107_79" [top.cpp:107]   --->   Operation 1177 'select' 'select_ln107_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_53)   --->   "%and_ln107_158 = and i1 %and_ln107_156, i1 %icmp_ln107_79" [top.cpp:107]   --->   Operation 1178 'and' 'and_ln107_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_159)   --->   "%xor_ln107_132 = xor i1 %select_ln107_104, i1 1" [top.cpp:107]   --->   Operation 1179 'xor' 'xor_ln107_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_159)   --->   "%or_ln107_52 = or i1 %tmp_754, i1 %xor_ln107_132" [top.cpp:107]   --->   Operation 1180 'or' 'or_ln107_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_159)   --->   "%xor_ln107_133 = xor i1 %tmp_751, i1 1" [top.cpp:107]   --->   Operation 1181 'xor' 'xor_ln107_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1182 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_159 = and i1 %or_ln107_52, i1 %xor_ln107_133" [top.cpp:107]   --->   Operation 1182 'and' 'and_ln107_159' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1183 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_160 = and i1 %tmp_754, i1 %select_ln107_105" [top.cpp:107]   --->   Operation 1183 'and' 'and_ln107_160' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_53)   --->   "%or_ln107_154 = or i1 %and_ln107_158, i1 %and_ln107_160" [top.cpp:107]   --->   Operation 1184 'or' 'or_ln107_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_53)   --->   "%xor_ln107_134 = xor i1 %or_ln107_154, i1 1" [top.cpp:107]   --->   Operation 1185 'xor' 'xor_ln107_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_53)   --->   "%and_ln107_161 = and i1 %tmp_751, i1 %xor_ln107_134" [top.cpp:107]   --->   Operation 1186 'and' 'and_ln107_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_107)   --->   "%select_ln107_106 = select i1 %and_ln107_159, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1187 'select' 'select_ln107_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1188 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_53 = or i1 %and_ln107_159, i1 %and_ln107_161" [top.cpp:107]   --->   Operation 1188 'or' 'or_ln107_53' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1189 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_107 = select i1 %or_ln107_53, i24 %select_ln107_106, i24 %add_ln107_26" [top.cpp:107]   --->   Operation 1189 'select' 'select_ln107_107' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1190 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_218 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_217" [top.cpp:107]   --->   Operation 1190 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_218' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln107_27 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_218" [top.cpp:107]   --->   Operation 1191 'sext' 'sext_ln107_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (3.38ns)   --->   "%mul_ln107_27 = mul i48 %sext_ln107_27, i48 %conv7_i_27_cast" [top.cpp:107]   --->   Operation 1192 'mul' 'mul_ln107_27' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_758 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_27, i32 47" [top.cpp:107]   --->   Operation 1193 'bitselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1194 [1/1] (0.00ns)   --->   "%trunc_ln107_26 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_27, i32 16, i32 39" [top.cpp:107]   --->   Operation 1194 'partselect' 'trunc_ln107_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_27, i32 15" [top.cpp:107]   --->   Operation 1195 'bitselect' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_162)   --->   "%tmp_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_27, i32 39" [top.cpp:107]   --->   Operation 1196 'bitselect' 'tmp_760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln107_27 = zext i1 %tmp_759" [top.cpp:107]   --->   Operation 1197 'zext' 'zext_ln107_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1198 [1/1] (1.10ns)   --->   "%add_ln107_27 = add i24 %trunc_ln107_26, i24 %zext_ln107_27" [top.cpp:107]   --->   Operation 1198 'add' 'add_ln107_27' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_27, i32 23" [top.cpp:107]   --->   Operation 1199 'bitselect' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_162)   --->   "%xor_ln107_135 = xor i1 %tmp_761, i1 1" [top.cpp:107]   --->   Operation 1200 'xor' 'xor_ln107_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1201 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_162 = and i1 %tmp_760, i1 %xor_ln107_135" [top.cpp:107]   --->   Operation 1201 'and' 'and_ln107_162' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_166)   --->   "%tmp_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_27, i32 40" [top.cpp:107]   --->   Operation 1202 'bitselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp_763 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_27, i32 41" [top.cpp:107]   --->   Operation 1203 'partselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1204 [1/1] (0.89ns)   --->   "%icmp_ln107_81 = icmp_eq  i7 %tmp_763, i7 127" [top.cpp:107]   --->   Operation 1204 'icmp' 'icmp_ln107_81' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp_764 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_27, i32 40" [top.cpp:107]   --->   Operation 1205 'partselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1206 [1/1] (0.90ns)   --->   "%icmp_ln107_82 = icmp_eq  i8 %tmp_764, i8 255" [top.cpp:107]   --->   Operation 1206 'icmp' 'icmp_ln107_82' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1207 [1/1] (0.90ns)   --->   "%icmp_ln107_83 = icmp_eq  i8 %tmp_764, i8 0" [top.cpp:107]   --->   Operation 1207 'icmp' 'icmp_ln107_83' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_165)   --->   "%select_ln107_108 = select i1 %and_ln107_162, i1 %icmp_ln107_82, i1 %icmp_ln107_83" [top.cpp:107]   --->   Operation 1208 'select' 'select_ln107_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_166)   --->   "%xor_ln107_136 = xor i1 %tmp_762, i1 1" [top.cpp:107]   --->   Operation 1209 'xor' 'xor_ln107_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_166)   --->   "%and_ln107_163 = and i1 %icmp_ln107_81, i1 %xor_ln107_136" [top.cpp:107]   --->   Operation 1210 'and' 'and_ln107_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_166)   --->   "%select_ln107_109 = select i1 %and_ln107_162, i1 %and_ln107_163, i1 %icmp_ln107_82" [top.cpp:107]   --->   Operation 1211 'select' 'select_ln107_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_55)   --->   "%and_ln107_164 = and i1 %and_ln107_162, i1 %icmp_ln107_82" [top.cpp:107]   --->   Operation 1212 'and' 'and_ln107_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_165)   --->   "%xor_ln107_137 = xor i1 %select_ln107_108, i1 1" [top.cpp:107]   --->   Operation 1213 'xor' 'xor_ln107_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_165)   --->   "%or_ln107_54 = or i1 %tmp_761, i1 %xor_ln107_137" [top.cpp:107]   --->   Operation 1214 'or' 'or_ln107_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_165)   --->   "%xor_ln107_138 = xor i1 %tmp_758, i1 1" [top.cpp:107]   --->   Operation 1215 'xor' 'xor_ln107_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1216 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_165 = and i1 %or_ln107_54, i1 %xor_ln107_138" [top.cpp:107]   --->   Operation 1216 'and' 'and_ln107_165' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1217 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_166 = and i1 %tmp_761, i1 %select_ln107_109" [top.cpp:107]   --->   Operation 1217 'and' 'and_ln107_166' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_55)   --->   "%or_ln107_155 = or i1 %and_ln107_164, i1 %and_ln107_166" [top.cpp:107]   --->   Operation 1218 'or' 'or_ln107_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_55)   --->   "%xor_ln107_139 = xor i1 %or_ln107_155, i1 1" [top.cpp:107]   --->   Operation 1219 'xor' 'xor_ln107_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_55)   --->   "%and_ln107_167 = and i1 %tmp_758, i1 %xor_ln107_139" [top.cpp:107]   --->   Operation 1220 'and' 'and_ln107_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_111)   --->   "%select_ln107_110 = select i1 %and_ln107_165, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1221 'select' 'select_ln107_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1222 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_55 = or i1 %and_ln107_165, i1 %and_ln107_167" [top.cpp:107]   --->   Operation 1222 'or' 'or_ln107_55' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1223 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_111 = select i1 %or_ln107_55, i24 %select_ln107_110, i24 %add_ln107_27" [top.cpp:107]   --->   Operation 1223 'select' 'select_ln107_111' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1224 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_220 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_219" [top.cpp:107]   --->   Operation 1224 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_220' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln107_28 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_220" [top.cpp:107]   --->   Operation 1225 'sext' 'sext_ln107_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1226 [1/1] (3.38ns)   --->   "%mul_ln107_28 = mul i48 %sext_ln107_28, i48 %conv7_i_28_cast" [top.cpp:107]   --->   Operation 1226 'mul' 'mul_ln107_28' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_28, i32 47" [top.cpp:107]   --->   Operation 1227 'bitselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln107_27 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_28, i32 16, i32 39" [top.cpp:107]   --->   Operation 1228 'partselect' 'trunc_ln107_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_766 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_28, i32 15" [top.cpp:107]   --->   Operation 1229 'bitselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_168)   --->   "%tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_28, i32 39" [top.cpp:107]   --->   Operation 1230 'bitselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln107_28 = zext i1 %tmp_766" [top.cpp:107]   --->   Operation 1231 'zext' 'zext_ln107_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1232 [1/1] (1.10ns)   --->   "%add_ln107_28 = add i24 %trunc_ln107_27, i24 %zext_ln107_28" [top.cpp:107]   --->   Operation 1232 'add' 'add_ln107_28' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_28, i32 23" [top.cpp:107]   --->   Operation 1233 'bitselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_168)   --->   "%xor_ln107_140 = xor i1 %tmp_768, i1 1" [top.cpp:107]   --->   Operation 1234 'xor' 'xor_ln107_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1235 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_168 = and i1 %tmp_767, i1 %xor_ln107_140" [top.cpp:107]   --->   Operation 1235 'and' 'and_ln107_168' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_172)   --->   "%tmp_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_28, i32 40" [top.cpp:107]   --->   Operation 1236 'bitselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%tmp_770 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_28, i32 41" [top.cpp:107]   --->   Operation 1237 'partselect' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1238 [1/1] (0.89ns)   --->   "%icmp_ln107_84 = icmp_eq  i7 %tmp_770, i7 127" [top.cpp:107]   --->   Operation 1238 'icmp' 'icmp_ln107_84' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_771 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_28, i32 40" [top.cpp:107]   --->   Operation 1239 'partselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1240 [1/1] (0.90ns)   --->   "%icmp_ln107_85 = icmp_eq  i8 %tmp_771, i8 255" [top.cpp:107]   --->   Operation 1240 'icmp' 'icmp_ln107_85' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1241 [1/1] (0.90ns)   --->   "%icmp_ln107_86 = icmp_eq  i8 %tmp_771, i8 0" [top.cpp:107]   --->   Operation 1241 'icmp' 'icmp_ln107_86' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_171)   --->   "%select_ln107_112 = select i1 %and_ln107_168, i1 %icmp_ln107_85, i1 %icmp_ln107_86" [top.cpp:107]   --->   Operation 1242 'select' 'select_ln107_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_172)   --->   "%xor_ln107_141 = xor i1 %tmp_769, i1 1" [top.cpp:107]   --->   Operation 1243 'xor' 'xor_ln107_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_172)   --->   "%and_ln107_169 = and i1 %icmp_ln107_84, i1 %xor_ln107_141" [top.cpp:107]   --->   Operation 1244 'and' 'and_ln107_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_172)   --->   "%select_ln107_113 = select i1 %and_ln107_168, i1 %and_ln107_169, i1 %icmp_ln107_85" [top.cpp:107]   --->   Operation 1245 'select' 'select_ln107_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_57)   --->   "%and_ln107_170 = and i1 %and_ln107_168, i1 %icmp_ln107_85" [top.cpp:107]   --->   Operation 1246 'and' 'and_ln107_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_171)   --->   "%xor_ln107_142 = xor i1 %select_ln107_112, i1 1" [top.cpp:107]   --->   Operation 1247 'xor' 'xor_ln107_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_171)   --->   "%or_ln107_56 = or i1 %tmp_768, i1 %xor_ln107_142" [top.cpp:107]   --->   Operation 1248 'or' 'or_ln107_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_171)   --->   "%xor_ln107_143 = xor i1 %tmp_765, i1 1" [top.cpp:107]   --->   Operation 1249 'xor' 'xor_ln107_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1250 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_171 = and i1 %or_ln107_56, i1 %xor_ln107_143" [top.cpp:107]   --->   Operation 1250 'and' 'and_ln107_171' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1251 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_172 = and i1 %tmp_768, i1 %select_ln107_113" [top.cpp:107]   --->   Operation 1251 'and' 'and_ln107_172' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_57)   --->   "%or_ln107_156 = or i1 %and_ln107_170, i1 %and_ln107_172" [top.cpp:107]   --->   Operation 1252 'or' 'or_ln107_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_57)   --->   "%xor_ln107_144 = xor i1 %or_ln107_156, i1 1" [top.cpp:107]   --->   Operation 1253 'xor' 'xor_ln107_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_57)   --->   "%and_ln107_173 = and i1 %tmp_765, i1 %xor_ln107_144" [top.cpp:107]   --->   Operation 1254 'and' 'and_ln107_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_115)   --->   "%select_ln107_114 = select i1 %and_ln107_171, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1255 'select' 'select_ln107_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1256 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_57 = or i1 %and_ln107_171, i1 %and_ln107_173" [top.cpp:107]   --->   Operation 1256 'or' 'or_ln107_57' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1257 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_115 = select i1 %or_ln107_57, i24 %select_ln107_114, i24 %add_ln107_28" [top.cpp:107]   --->   Operation 1257 'select' 'select_ln107_115' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1258 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_222 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_221" [top.cpp:107]   --->   Operation 1258 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_222' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln107_29 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_222" [top.cpp:107]   --->   Operation 1259 'sext' 'sext_ln107_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1260 [1/1] (3.38ns)   --->   "%mul_ln107_29 = mul i48 %sext_ln107_29, i48 %conv7_i_29_cast" [top.cpp:107]   --->   Operation 1260 'mul' 'mul_ln107_29' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_29, i32 47" [top.cpp:107]   --->   Operation 1261 'bitselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1262 [1/1] (0.00ns)   --->   "%trunc_ln107_28 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_29, i32 16, i32 39" [top.cpp:107]   --->   Operation 1262 'partselect' 'trunc_ln107_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_773 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_29, i32 15" [top.cpp:107]   --->   Operation 1263 'bitselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_174)   --->   "%tmp_774 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_29, i32 39" [top.cpp:107]   --->   Operation 1264 'bitselect' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln107_29 = zext i1 %tmp_773" [top.cpp:107]   --->   Operation 1265 'zext' 'zext_ln107_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1266 [1/1] (1.10ns)   --->   "%add_ln107_29 = add i24 %trunc_ln107_28, i24 %zext_ln107_29" [top.cpp:107]   --->   Operation 1266 'add' 'add_ln107_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_29, i32 23" [top.cpp:107]   --->   Operation 1267 'bitselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_174)   --->   "%xor_ln107_145 = xor i1 %tmp_775, i1 1" [top.cpp:107]   --->   Operation 1268 'xor' 'xor_ln107_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1269 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_174 = and i1 %tmp_774, i1 %xor_ln107_145" [top.cpp:107]   --->   Operation 1269 'and' 'and_ln107_174' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_178)   --->   "%tmp_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_29, i32 40" [top.cpp:107]   --->   Operation 1270 'bitselect' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_777 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_29, i32 41" [top.cpp:107]   --->   Operation 1271 'partselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1272 [1/1] (0.89ns)   --->   "%icmp_ln107_87 = icmp_eq  i7 %tmp_777, i7 127" [top.cpp:107]   --->   Operation 1272 'icmp' 'icmp_ln107_87' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1273 [1/1] (0.00ns)   --->   "%tmp_778 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_29, i32 40" [top.cpp:107]   --->   Operation 1273 'partselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1274 [1/1] (0.90ns)   --->   "%icmp_ln107_88 = icmp_eq  i8 %tmp_778, i8 255" [top.cpp:107]   --->   Operation 1274 'icmp' 'icmp_ln107_88' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1275 [1/1] (0.90ns)   --->   "%icmp_ln107_89 = icmp_eq  i8 %tmp_778, i8 0" [top.cpp:107]   --->   Operation 1275 'icmp' 'icmp_ln107_89' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_177)   --->   "%select_ln107_116 = select i1 %and_ln107_174, i1 %icmp_ln107_88, i1 %icmp_ln107_89" [top.cpp:107]   --->   Operation 1276 'select' 'select_ln107_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_178)   --->   "%xor_ln107_146 = xor i1 %tmp_776, i1 1" [top.cpp:107]   --->   Operation 1277 'xor' 'xor_ln107_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_178)   --->   "%and_ln107_175 = and i1 %icmp_ln107_87, i1 %xor_ln107_146" [top.cpp:107]   --->   Operation 1278 'and' 'and_ln107_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_178)   --->   "%select_ln107_117 = select i1 %and_ln107_174, i1 %and_ln107_175, i1 %icmp_ln107_88" [top.cpp:107]   --->   Operation 1279 'select' 'select_ln107_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_59)   --->   "%and_ln107_176 = and i1 %and_ln107_174, i1 %icmp_ln107_88" [top.cpp:107]   --->   Operation 1280 'and' 'and_ln107_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_177)   --->   "%xor_ln107_147 = xor i1 %select_ln107_116, i1 1" [top.cpp:107]   --->   Operation 1281 'xor' 'xor_ln107_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_177)   --->   "%or_ln107_58 = or i1 %tmp_775, i1 %xor_ln107_147" [top.cpp:107]   --->   Operation 1282 'or' 'or_ln107_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_177)   --->   "%xor_ln107_148 = xor i1 %tmp_772, i1 1" [top.cpp:107]   --->   Operation 1283 'xor' 'xor_ln107_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1284 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_177 = and i1 %or_ln107_58, i1 %xor_ln107_148" [top.cpp:107]   --->   Operation 1284 'and' 'and_ln107_177' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1285 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_178 = and i1 %tmp_775, i1 %select_ln107_117" [top.cpp:107]   --->   Operation 1285 'and' 'and_ln107_178' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_59)   --->   "%or_ln107_157 = or i1 %and_ln107_176, i1 %and_ln107_178" [top.cpp:107]   --->   Operation 1286 'or' 'or_ln107_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_59)   --->   "%xor_ln107_149 = xor i1 %or_ln107_157, i1 1" [top.cpp:107]   --->   Operation 1287 'xor' 'xor_ln107_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_59)   --->   "%and_ln107_179 = and i1 %tmp_772, i1 %xor_ln107_149" [top.cpp:107]   --->   Operation 1288 'and' 'and_ln107_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_119)   --->   "%select_ln107_118 = select i1 %and_ln107_177, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1289 'select' 'select_ln107_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1290 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_59 = or i1 %and_ln107_177, i1 %and_ln107_179" [top.cpp:107]   --->   Operation 1290 'or' 'or_ln107_59' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1291 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_119 = select i1 %or_ln107_59, i24 %select_ln107_118, i24 %add_ln107_29" [top.cpp:107]   --->   Operation 1291 'select' 'select_ln107_119' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1292 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_224 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_223" [top.cpp:107]   --->   Operation 1292 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_224' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln107_30 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_224" [top.cpp:107]   --->   Operation 1293 'sext' 'sext_ln107_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1294 [1/1] (3.38ns)   --->   "%mul_ln107_30 = mul i48 %sext_ln107_30, i48 %conv7_i_30_cast" [top.cpp:107]   --->   Operation 1294 'mul' 'mul_ln107_30' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_30, i32 47" [top.cpp:107]   --->   Operation 1295 'bitselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1296 [1/1] (0.00ns)   --->   "%trunc_ln107_29 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_30, i32 16, i32 39" [top.cpp:107]   --->   Operation 1296 'partselect' 'trunc_ln107_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1297 [1/1] (0.00ns)   --->   "%tmp_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_30, i32 15" [top.cpp:107]   --->   Operation 1297 'bitselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_180)   --->   "%tmp_781 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_30, i32 39" [top.cpp:107]   --->   Operation 1298 'bitselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln107_30 = zext i1 %tmp_780" [top.cpp:107]   --->   Operation 1299 'zext' 'zext_ln107_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1300 [1/1] (1.10ns)   --->   "%add_ln107_30 = add i24 %trunc_ln107_29, i24 %zext_ln107_30" [top.cpp:107]   --->   Operation 1300 'add' 'add_ln107_30' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1301 [1/1] (0.00ns)   --->   "%tmp_782 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_30, i32 23" [top.cpp:107]   --->   Operation 1301 'bitselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_180)   --->   "%xor_ln107_150 = xor i1 %tmp_782, i1 1" [top.cpp:107]   --->   Operation 1302 'xor' 'xor_ln107_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1303 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_180 = and i1 %tmp_781, i1 %xor_ln107_150" [top.cpp:107]   --->   Operation 1303 'and' 'and_ln107_180' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_184)   --->   "%tmp_783 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_30, i32 40" [top.cpp:107]   --->   Operation 1304 'bitselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1305 [1/1] (0.00ns)   --->   "%tmp_784 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_30, i32 41" [top.cpp:107]   --->   Operation 1305 'partselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1306 [1/1] (0.89ns)   --->   "%icmp_ln107_90 = icmp_eq  i7 %tmp_784, i7 127" [top.cpp:107]   --->   Operation 1306 'icmp' 'icmp_ln107_90' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1307 [1/1] (0.00ns)   --->   "%tmp_785 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_30, i32 40" [top.cpp:107]   --->   Operation 1307 'partselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1308 [1/1] (0.90ns)   --->   "%icmp_ln107_91 = icmp_eq  i8 %tmp_785, i8 255" [top.cpp:107]   --->   Operation 1308 'icmp' 'icmp_ln107_91' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1309 [1/1] (0.90ns)   --->   "%icmp_ln107_92 = icmp_eq  i8 %tmp_785, i8 0" [top.cpp:107]   --->   Operation 1309 'icmp' 'icmp_ln107_92' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_183)   --->   "%select_ln107_120 = select i1 %and_ln107_180, i1 %icmp_ln107_91, i1 %icmp_ln107_92" [top.cpp:107]   --->   Operation 1310 'select' 'select_ln107_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_184)   --->   "%xor_ln107_151 = xor i1 %tmp_783, i1 1" [top.cpp:107]   --->   Operation 1311 'xor' 'xor_ln107_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_184)   --->   "%and_ln107_181 = and i1 %icmp_ln107_90, i1 %xor_ln107_151" [top.cpp:107]   --->   Operation 1312 'and' 'and_ln107_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_184)   --->   "%select_ln107_121 = select i1 %and_ln107_180, i1 %and_ln107_181, i1 %icmp_ln107_91" [top.cpp:107]   --->   Operation 1313 'select' 'select_ln107_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_61)   --->   "%and_ln107_182 = and i1 %and_ln107_180, i1 %icmp_ln107_91" [top.cpp:107]   --->   Operation 1314 'and' 'and_ln107_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_183)   --->   "%xor_ln107_152 = xor i1 %select_ln107_120, i1 1" [top.cpp:107]   --->   Operation 1315 'xor' 'xor_ln107_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_183)   --->   "%or_ln107_60 = or i1 %tmp_782, i1 %xor_ln107_152" [top.cpp:107]   --->   Operation 1316 'or' 'or_ln107_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_183)   --->   "%xor_ln107_153 = xor i1 %tmp_779, i1 1" [top.cpp:107]   --->   Operation 1317 'xor' 'xor_ln107_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1318 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_183 = and i1 %or_ln107_60, i1 %xor_ln107_153" [top.cpp:107]   --->   Operation 1318 'and' 'and_ln107_183' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1319 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_184 = and i1 %tmp_782, i1 %select_ln107_121" [top.cpp:107]   --->   Operation 1319 'and' 'and_ln107_184' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_61)   --->   "%or_ln107_158 = or i1 %and_ln107_182, i1 %and_ln107_184" [top.cpp:107]   --->   Operation 1320 'or' 'or_ln107_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_61)   --->   "%xor_ln107_154 = xor i1 %or_ln107_158, i1 1" [top.cpp:107]   --->   Operation 1321 'xor' 'xor_ln107_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_61)   --->   "%and_ln107_185 = and i1 %tmp_779, i1 %xor_ln107_154" [top.cpp:107]   --->   Operation 1322 'and' 'and_ln107_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_123)   --->   "%select_ln107_122 = select i1 %and_ln107_183, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1323 'select' 'select_ln107_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1324 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_61 = or i1 %and_ln107_183, i1 %and_ln107_185" [top.cpp:107]   --->   Operation 1324 'or' 'or_ln107_61' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1325 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_123 = select i1 %or_ln107_61, i24 %select_ln107_122, i24 %add_ln107_30" [top.cpp:107]   --->   Operation 1325 'select' 'select_ln107_123' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1326 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_226 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_225" [top.cpp:107]   --->   Operation 1326 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_226' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln107_31 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_226" [top.cpp:107]   --->   Operation 1327 'sext' 'sext_ln107_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1328 [1/1] (3.38ns)   --->   "%mul_ln107_31 = mul i48 %sext_ln107_31, i48 %conv7_i_31_cast" [top.cpp:107]   --->   Operation 1328 'mul' 'mul_ln107_31' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_786 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_31, i32 47" [top.cpp:107]   --->   Operation 1329 'bitselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1330 [1/1] (0.00ns)   --->   "%trunc_ln107_30 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_31, i32 16, i32 39" [top.cpp:107]   --->   Operation 1330 'partselect' 'trunc_ln107_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_787 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_31, i32 15" [top.cpp:107]   --->   Operation 1331 'bitselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_186)   --->   "%tmp_788 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_31, i32 39" [top.cpp:107]   --->   Operation 1332 'bitselect' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln107_31 = zext i1 %tmp_787" [top.cpp:107]   --->   Operation 1333 'zext' 'zext_ln107_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1334 [1/1] (1.10ns)   --->   "%add_ln107_31 = add i24 %trunc_ln107_30, i24 %zext_ln107_31" [top.cpp:107]   --->   Operation 1334 'add' 'add_ln107_31' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1335 [1/1] (0.00ns)   --->   "%tmp_789 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_31, i32 23" [top.cpp:107]   --->   Operation 1335 'bitselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_186)   --->   "%xor_ln107_155 = xor i1 %tmp_789, i1 1" [top.cpp:107]   --->   Operation 1336 'xor' 'xor_ln107_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1337 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_186 = and i1 %tmp_788, i1 %xor_ln107_155" [top.cpp:107]   --->   Operation 1337 'and' 'and_ln107_186' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_190)   --->   "%tmp_790 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_31, i32 40" [top.cpp:107]   --->   Operation 1338 'bitselect' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_791 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_31, i32 41" [top.cpp:107]   --->   Operation 1339 'partselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1340 [1/1] (0.89ns)   --->   "%icmp_ln107_93 = icmp_eq  i7 %tmp_791, i7 127" [top.cpp:107]   --->   Operation 1340 'icmp' 'icmp_ln107_93' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1341 [1/1] (0.00ns)   --->   "%tmp_792 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_31, i32 40" [top.cpp:107]   --->   Operation 1341 'partselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1342 [1/1] (0.90ns)   --->   "%icmp_ln107_94 = icmp_eq  i8 %tmp_792, i8 255" [top.cpp:107]   --->   Operation 1342 'icmp' 'icmp_ln107_94' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1343 [1/1] (0.90ns)   --->   "%icmp_ln107_95 = icmp_eq  i8 %tmp_792, i8 0" [top.cpp:107]   --->   Operation 1343 'icmp' 'icmp_ln107_95' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_189)   --->   "%select_ln107_124 = select i1 %and_ln107_186, i1 %icmp_ln107_94, i1 %icmp_ln107_95" [top.cpp:107]   --->   Operation 1344 'select' 'select_ln107_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_190)   --->   "%xor_ln107_156 = xor i1 %tmp_790, i1 1" [top.cpp:107]   --->   Operation 1345 'xor' 'xor_ln107_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_190)   --->   "%and_ln107_187 = and i1 %icmp_ln107_93, i1 %xor_ln107_156" [top.cpp:107]   --->   Operation 1346 'and' 'and_ln107_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_190)   --->   "%select_ln107_125 = select i1 %and_ln107_186, i1 %and_ln107_187, i1 %icmp_ln107_94" [top.cpp:107]   --->   Operation 1347 'select' 'select_ln107_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_63)   --->   "%and_ln107_188 = and i1 %and_ln107_186, i1 %icmp_ln107_94" [top.cpp:107]   --->   Operation 1348 'and' 'and_ln107_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_189)   --->   "%xor_ln107_157 = xor i1 %select_ln107_124, i1 1" [top.cpp:107]   --->   Operation 1349 'xor' 'xor_ln107_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_189)   --->   "%or_ln107_62 = or i1 %tmp_789, i1 %xor_ln107_157" [top.cpp:107]   --->   Operation 1350 'or' 'or_ln107_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_189)   --->   "%xor_ln107_158 = xor i1 %tmp_786, i1 1" [top.cpp:107]   --->   Operation 1351 'xor' 'xor_ln107_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1352 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_189 = and i1 %or_ln107_62, i1 %xor_ln107_158" [top.cpp:107]   --->   Operation 1352 'and' 'and_ln107_189' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1353 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_190 = and i1 %tmp_789, i1 %select_ln107_125" [top.cpp:107]   --->   Operation 1353 'and' 'and_ln107_190' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_63)   --->   "%or_ln107_159 = or i1 %and_ln107_188, i1 %and_ln107_190" [top.cpp:107]   --->   Operation 1354 'or' 'or_ln107_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_63)   --->   "%xor_ln107_159 = xor i1 %or_ln107_159, i1 1" [top.cpp:107]   --->   Operation 1355 'xor' 'xor_ln107_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_63)   --->   "%and_ln107_191 = and i1 %tmp_786, i1 %xor_ln107_159" [top.cpp:107]   --->   Operation 1356 'and' 'and_ln107_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_127)   --->   "%select_ln107_126 = select i1 %and_ln107_189, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1357 'select' 'select_ln107_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1358 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_63 = or i1 %and_ln107_189, i1 %and_ln107_191" [top.cpp:107]   --->   Operation 1358 'or' 'or_ln107_63' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1359 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_127 = select i1 %or_ln107_63, i24 %select_ln107_126, i24 %add_ln107_31" [top.cpp:107]   --->   Operation 1359 'select' 'select_ln107_127' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1360 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_228 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_227" [top.cpp:107]   --->   Operation 1360 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_228' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln107_32 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_228" [top.cpp:107]   --->   Operation 1361 'sext' 'sext_ln107_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1362 [1/1] (3.38ns)   --->   "%mul_ln107_32 = mul i48 %sext_ln107_32, i48 %conv7_i_32_cast" [top.cpp:107]   --->   Operation 1362 'mul' 'mul_ln107_32' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_32, i32 47" [top.cpp:107]   --->   Operation 1363 'bitselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1364 [1/1] (0.00ns)   --->   "%trunc_ln107_31 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_32, i32 16, i32 39" [top.cpp:107]   --->   Operation 1364 'partselect' 'trunc_ln107_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_32, i32 15" [top.cpp:107]   --->   Operation 1365 'bitselect' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_192)   --->   "%tmp_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_32, i32 39" [top.cpp:107]   --->   Operation 1366 'bitselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln107_32 = zext i1 %tmp_794" [top.cpp:107]   --->   Operation 1367 'zext' 'zext_ln107_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1368 [1/1] (1.10ns)   --->   "%add_ln107_32 = add i24 %trunc_ln107_31, i24 %zext_ln107_32" [top.cpp:107]   --->   Operation 1368 'add' 'add_ln107_32' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1369 [1/1] (0.00ns)   --->   "%tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_32, i32 23" [top.cpp:107]   --->   Operation 1369 'bitselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_192)   --->   "%xor_ln107_160 = xor i1 %tmp_796, i1 1" [top.cpp:107]   --->   Operation 1370 'xor' 'xor_ln107_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1371 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_192 = and i1 %tmp_795, i1 %xor_ln107_160" [top.cpp:107]   --->   Operation 1371 'and' 'and_ln107_192' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_196)   --->   "%tmp_797 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_32, i32 40" [top.cpp:107]   --->   Operation 1372 'bitselect' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_798 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_32, i32 41" [top.cpp:107]   --->   Operation 1373 'partselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1374 [1/1] (0.89ns)   --->   "%icmp_ln107_96 = icmp_eq  i7 %tmp_798, i7 127" [top.cpp:107]   --->   Operation 1374 'icmp' 'icmp_ln107_96' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1375 [1/1] (0.00ns)   --->   "%tmp_799 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_32, i32 40" [top.cpp:107]   --->   Operation 1375 'partselect' 'tmp_799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1376 [1/1] (0.90ns)   --->   "%icmp_ln107_97 = icmp_eq  i8 %tmp_799, i8 255" [top.cpp:107]   --->   Operation 1376 'icmp' 'icmp_ln107_97' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1377 [1/1] (0.90ns)   --->   "%icmp_ln107_98 = icmp_eq  i8 %tmp_799, i8 0" [top.cpp:107]   --->   Operation 1377 'icmp' 'icmp_ln107_98' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_195)   --->   "%select_ln107_128 = select i1 %and_ln107_192, i1 %icmp_ln107_97, i1 %icmp_ln107_98" [top.cpp:107]   --->   Operation 1378 'select' 'select_ln107_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_196)   --->   "%xor_ln107_161 = xor i1 %tmp_797, i1 1" [top.cpp:107]   --->   Operation 1379 'xor' 'xor_ln107_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_196)   --->   "%and_ln107_193 = and i1 %icmp_ln107_96, i1 %xor_ln107_161" [top.cpp:107]   --->   Operation 1380 'and' 'and_ln107_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_196)   --->   "%select_ln107_129 = select i1 %and_ln107_192, i1 %and_ln107_193, i1 %icmp_ln107_97" [top.cpp:107]   --->   Operation 1381 'select' 'select_ln107_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_65)   --->   "%and_ln107_194 = and i1 %and_ln107_192, i1 %icmp_ln107_97" [top.cpp:107]   --->   Operation 1382 'and' 'and_ln107_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_195)   --->   "%xor_ln107_162 = xor i1 %select_ln107_128, i1 1" [top.cpp:107]   --->   Operation 1383 'xor' 'xor_ln107_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_195)   --->   "%or_ln107_64 = or i1 %tmp_796, i1 %xor_ln107_162" [top.cpp:107]   --->   Operation 1384 'or' 'or_ln107_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_195)   --->   "%xor_ln107_163 = xor i1 %tmp_793, i1 1" [top.cpp:107]   --->   Operation 1385 'xor' 'xor_ln107_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1386 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_195 = and i1 %or_ln107_64, i1 %xor_ln107_163" [top.cpp:107]   --->   Operation 1386 'and' 'and_ln107_195' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1387 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_196 = and i1 %tmp_796, i1 %select_ln107_129" [top.cpp:107]   --->   Operation 1387 'and' 'and_ln107_196' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_65)   --->   "%or_ln107_160 = or i1 %and_ln107_194, i1 %and_ln107_196" [top.cpp:107]   --->   Operation 1388 'or' 'or_ln107_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_65)   --->   "%xor_ln107_164 = xor i1 %or_ln107_160, i1 1" [top.cpp:107]   --->   Operation 1389 'xor' 'xor_ln107_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_65)   --->   "%and_ln107_197 = and i1 %tmp_793, i1 %xor_ln107_164" [top.cpp:107]   --->   Operation 1390 'and' 'and_ln107_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_131)   --->   "%select_ln107_130 = select i1 %and_ln107_195, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1391 'select' 'select_ln107_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1392 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_65 = or i1 %and_ln107_195, i1 %and_ln107_197" [top.cpp:107]   --->   Operation 1392 'or' 'or_ln107_65' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1393 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_131 = select i1 %or_ln107_65, i24 %select_ln107_130, i24 %add_ln107_32" [top.cpp:107]   --->   Operation 1393 'select' 'select_ln107_131' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1394 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_230 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_229" [top.cpp:107]   --->   Operation 1394 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_230' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln107_33 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_230" [top.cpp:107]   --->   Operation 1395 'sext' 'sext_ln107_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1396 [1/1] (3.38ns)   --->   "%mul_ln107_33 = mul i48 %sext_ln107_33, i48 %conv7_i_33_cast" [top.cpp:107]   --->   Operation 1396 'mul' 'mul_ln107_33' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1397 [1/1] (0.00ns)   --->   "%tmp_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_33, i32 47" [top.cpp:107]   --->   Operation 1397 'bitselect' 'tmp_800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1398 [1/1] (0.00ns)   --->   "%trunc_ln107_32 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_33, i32 16, i32 39" [top.cpp:107]   --->   Operation 1398 'partselect' 'trunc_ln107_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1399 [1/1] (0.00ns)   --->   "%tmp_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_33, i32 15" [top.cpp:107]   --->   Operation 1399 'bitselect' 'tmp_801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_198)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_33, i32 39" [top.cpp:107]   --->   Operation 1400 'bitselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1401 [1/1] (0.00ns)   --->   "%zext_ln107_33 = zext i1 %tmp_801" [top.cpp:107]   --->   Operation 1401 'zext' 'zext_ln107_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1402 [1/1] (1.10ns)   --->   "%add_ln107_33 = add i24 %trunc_ln107_32, i24 %zext_ln107_33" [top.cpp:107]   --->   Operation 1402 'add' 'add_ln107_33' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_33, i32 23" [top.cpp:107]   --->   Operation 1403 'bitselect' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_198)   --->   "%xor_ln107_165 = xor i1 %tmp_803, i1 1" [top.cpp:107]   --->   Operation 1404 'xor' 'xor_ln107_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1405 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_198 = and i1 %tmp_802, i1 %xor_ln107_165" [top.cpp:107]   --->   Operation 1405 'and' 'and_ln107_198' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_202)   --->   "%tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_33, i32 40" [top.cpp:107]   --->   Operation 1406 'bitselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1407 [1/1] (0.00ns)   --->   "%tmp_805 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_33, i32 41" [top.cpp:107]   --->   Operation 1407 'partselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1408 [1/1] (0.89ns)   --->   "%icmp_ln107_99 = icmp_eq  i7 %tmp_805, i7 127" [top.cpp:107]   --->   Operation 1408 'icmp' 'icmp_ln107_99' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1409 [1/1] (0.00ns)   --->   "%tmp_806 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_33, i32 40" [top.cpp:107]   --->   Operation 1409 'partselect' 'tmp_806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1410 [1/1] (0.90ns)   --->   "%icmp_ln107_100 = icmp_eq  i8 %tmp_806, i8 255" [top.cpp:107]   --->   Operation 1410 'icmp' 'icmp_ln107_100' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1411 [1/1] (0.90ns)   --->   "%icmp_ln107_101 = icmp_eq  i8 %tmp_806, i8 0" [top.cpp:107]   --->   Operation 1411 'icmp' 'icmp_ln107_101' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_201)   --->   "%select_ln107_132 = select i1 %and_ln107_198, i1 %icmp_ln107_100, i1 %icmp_ln107_101" [top.cpp:107]   --->   Operation 1412 'select' 'select_ln107_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_202)   --->   "%xor_ln107_166 = xor i1 %tmp_804, i1 1" [top.cpp:107]   --->   Operation 1413 'xor' 'xor_ln107_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_202)   --->   "%and_ln107_199 = and i1 %icmp_ln107_99, i1 %xor_ln107_166" [top.cpp:107]   --->   Operation 1414 'and' 'and_ln107_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_202)   --->   "%select_ln107_133 = select i1 %and_ln107_198, i1 %and_ln107_199, i1 %icmp_ln107_100" [top.cpp:107]   --->   Operation 1415 'select' 'select_ln107_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_67)   --->   "%and_ln107_200 = and i1 %and_ln107_198, i1 %icmp_ln107_100" [top.cpp:107]   --->   Operation 1416 'and' 'and_ln107_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_201)   --->   "%xor_ln107_167 = xor i1 %select_ln107_132, i1 1" [top.cpp:107]   --->   Operation 1417 'xor' 'xor_ln107_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_201)   --->   "%or_ln107_66 = or i1 %tmp_803, i1 %xor_ln107_167" [top.cpp:107]   --->   Operation 1418 'or' 'or_ln107_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_201)   --->   "%xor_ln107_168 = xor i1 %tmp_800, i1 1" [top.cpp:107]   --->   Operation 1419 'xor' 'xor_ln107_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1420 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_201 = and i1 %or_ln107_66, i1 %xor_ln107_168" [top.cpp:107]   --->   Operation 1420 'and' 'and_ln107_201' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1421 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_202 = and i1 %tmp_803, i1 %select_ln107_133" [top.cpp:107]   --->   Operation 1421 'and' 'and_ln107_202' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_67)   --->   "%or_ln107_161 = or i1 %and_ln107_200, i1 %and_ln107_202" [top.cpp:107]   --->   Operation 1422 'or' 'or_ln107_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_67)   --->   "%xor_ln107_169 = xor i1 %or_ln107_161, i1 1" [top.cpp:107]   --->   Operation 1423 'xor' 'xor_ln107_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_67)   --->   "%and_ln107_203 = and i1 %tmp_800, i1 %xor_ln107_169" [top.cpp:107]   --->   Operation 1424 'and' 'and_ln107_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_135)   --->   "%select_ln107_134 = select i1 %and_ln107_201, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1425 'select' 'select_ln107_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1426 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_67 = or i1 %and_ln107_201, i1 %and_ln107_203" [top.cpp:107]   --->   Operation 1426 'or' 'or_ln107_67' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1427 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_135 = select i1 %or_ln107_67, i24 %select_ln107_134, i24 %add_ln107_33" [top.cpp:107]   --->   Operation 1427 'select' 'select_ln107_135' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1428 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_232 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_231" [top.cpp:107]   --->   Operation 1428 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_232' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln107_34 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_232" [top.cpp:107]   --->   Operation 1429 'sext' 'sext_ln107_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1430 [1/1] (3.38ns)   --->   "%mul_ln107_34 = mul i48 %sext_ln107_34, i48 %conv7_i_34_cast" [top.cpp:107]   --->   Operation 1430 'mul' 'mul_ln107_34' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1431 [1/1] (0.00ns)   --->   "%tmp_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_34, i32 47" [top.cpp:107]   --->   Operation 1431 'bitselect' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln107_33 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_34, i32 16, i32 39" [top.cpp:107]   --->   Operation 1432 'partselect' 'trunc_ln107_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1433 [1/1] (0.00ns)   --->   "%tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_34, i32 15" [top.cpp:107]   --->   Operation 1433 'bitselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_204)   --->   "%tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_34, i32 39" [top.cpp:107]   --->   Operation 1434 'bitselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln107_34 = zext i1 %tmp_808" [top.cpp:107]   --->   Operation 1435 'zext' 'zext_ln107_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1436 [1/1] (1.10ns)   --->   "%add_ln107_34 = add i24 %trunc_ln107_33, i24 %zext_ln107_34" [top.cpp:107]   --->   Operation 1436 'add' 'add_ln107_34' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1437 [1/1] (0.00ns)   --->   "%tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_34, i32 23" [top.cpp:107]   --->   Operation 1437 'bitselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_204)   --->   "%xor_ln107_170 = xor i1 %tmp_810, i1 1" [top.cpp:107]   --->   Operation 1438 'xor' 'xor_ln107_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1439 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_204 = and i1 %tmp_809, i1 %xor_ln107_170" [top.cpp:107]   --->   Operation 1439 'and' 'and_ln107_204' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_208)   --->   "%tmp_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_34, i32 40" [top.cpp:107]   --->   Operation 1440 'bitselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1441 [1/1] (0.00ns)   --->   "%tmp_812 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_34, i32 41" [top.cpp:107]   --->   Operation 1441 'partselect' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1442 [1/1] (0.89ns)   --->   "%icmp_ln107_102 = icmp_eq  i7 %tmp_812, i7 127" [top.cpp:107]   --->   Operation 1442 'icmp' 'icmp_ln107_102' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_813 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_34, i32 40" [top.cpp:107]   --->   Operation 1443 'partselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1444 [1/1] (0.90ns)   --->   "%icmp_ln107_103 = icmp_eq  i8 %tmp_813, i8 255" [top.cpp:107]   --->   Operation 1444 'icmp' 'icmp_ln107_103' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1445 [1/1] (0.90ns)   --->   "%icmp_ln107_104 = icmp_eq  i8 %tmp_813, i8 0" [top.cpp:107]   --->   Operation 1445 'icmp' 'icmp_ln107_104' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_207)   --->   "%select_ln107_136 = select i1 %and_ln107_204, i1 %icmp_ln107_103, i1 %icmp_ln107_104" [top.cpp:107]   --->   Operation 1446 'select' 'select_ln107_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_208)   --->   "%xor_ln107_171 = xor i1 %tmp_811, i1 1" [top.cpp:107]   --->   Operation 1447 'xor' 'xor_ln107_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_208)   --->   "%and_ln107_205 = and i1 %icmp_ln107_102, i1 %xor_ln107_171" [top.cpp:107]   --->   Operation 1448 'and' 'and_ln107_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_208)   --->   "%select_ln107_137 = select i1 %and_ln107_204, i1 %and_ln107_205, i1 %icmp_ln107_103" [top.cpp:107]   --->   Operation 1449 'select' 'select_ln107_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_69)   --->   "%and_ln107_206 = and i1 %and_ln107_204, i1 %icmp_ln107_103" [top.cpp:107]   --->   Operation 1450 'and' 'and_ln107_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_207)   --->   "%xor_ln107_172 = xor i1 %select_ln107_136, i1 1" [top.cpp:107]   --->   Operation 1451 'xor' 'xor_ln107_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_207)   --->   "%or_ln107_68 = or i1 %tmp_810, i1 %xor_ln107_172" [top.cpp:107]   --->   Operation 1452 'or' 'or_ln107_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_207)   --->   "%xor_ln107_173 = xor i1 %tmp_807, i1 1" [top.cpp:107]   --->   Operation 1453 'xor' 'xor_ln107_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1454 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_207 = and i1 %or_ln107_68, i1 %xor_ln107_173" [top.cpp:107]   --->   Operation 1454 'and' 'and_ln107_207' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1455 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_208 = and i1 %tmp_810, i1 %select_ln107_137" [top.cpp:107]   --->   Operation 1455 'and' 'and_ln107_208' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_69)   --->   "%or_ln107_162 = or i1 %and_ln107_206, i1 %and_ln107_208" [top.cpp:107]   --->   Operation 1456 'or' 'or_ln107_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_69)   --->   "%xor_ln107_174 = xor i1 %or_ln107_162, i1 1" [top.cpp:107]   --->   Operation 1457 'xor' 'xor_ln107_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_69)   --->   "%and_ln107_209 = and i1 %tmp_807, i1 %xor_ln107_174" [top.cpp:107]   --->   Operation 1458 'and' 'and_ln107_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_139)   --->   "%select_ln107_138 = select i1 %and_ln107_207, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1459 'select' 'select_ln107_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1460 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_69 = or i1 %and_ln107_207, i1 %and_ln107_209" [top.cpp:107]   --->   Operation 1460 'or' 'or_ln107_69' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1461 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_139 = select i1 %or_ln107_69, i24 %select_ln107_138, i24 %add_ln107_34" [top.cpp:107]   --->   Operation 1461 'select' 'select_ln107_139' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1462 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_234 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_233" [top.cpp:107]   --->   Operation 1462 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_234' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln107_35 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_234" [top.cpp:107]   --->   Operation 1463 'sext' 'sext_ln107_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1464 [1/1] (3.38ns)   --->   "%mul_ln107_35 = mul i48 %sext_ln107_35, i48 %conv7_i_35_cast" [top.cpp:107]   --->   Operation 1464 'mul' 'mul_ln107_35' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1465 [1/1] (0.00ns)   --->   "%tmp_814 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_35, i32 47" [top.cpp:107]   --->   Operation 1465 'bitselect' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1466 [1/1] (0.00ns)   --->   "%trunc_ln107_34 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_35, i32 16, i32 39" [top.cpp:107]   --->   Operation 1466 'partselect' 'trunc_ln107_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_35, i32 15" [top.cpp:107]   --->   Operation 1467 'bitselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_210)   --->   "%tmp_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_35, i32 39" [top.cpp:107]   --->   Operation 1468 'bitselect' 'tmp_816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1469 [1/1] (0.00ns)   --->   "%zext_ln107_35 = zext i1 %tmp_815" [top.cpp:107]   --->   Operation 1469 'zext' 'zext_ln107_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1470 [1/1] (1.10ns)   --->   "%add_ln107_35 = add i24 %trunc_ln107_34, i24 %zext_ln107_35" [top.cpp:107]   --->   Operation 1470 'add' 'add_ln107_35' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1471 [1/1] (0.00ns)   --->   "%tmp_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_35, i32 23" [top.cpp:107]   --->   Operation 1471 'bitselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_210)   --->   "%xor_ln107_175 = xor i1 %tmp_817, i1 1" [top.cpp:107]   --->   Operation 1472 'xor' 'xor_ln107_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1473 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_210 = and i1 %tmp_816, i1 %xor_ln107_175" [top.cpp:107]   --->   Operation 1473 'and' 'and_ln107_210' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_214)   --->   "%tmp_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_35, i32 40" [top.cpp:107]   --->   Operation 1474 'bitselect' 'tmp_818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_819 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_35, i32 41" [top.cpp:107]   --->   Operation 1475 'partselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1476 [1/1] (0.89ns)   --->   "%icmp_ln107_105 = icmp_eq  i7 %tmp_819, i7 127" [top.cpp:107]   --->   Operation 1476 'icmp' 'icmp_ln107_105' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1477 [1/1] (0.00ns)   --->   "%tmp_820 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_35, i32 40" [top.cpp:107]   --->   Operation 1477 'partselect' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1478 [1/1] (0.90ns)   --->   "%icmp_ln107_106 = icmp_eq  i8 %tmp_820, i8 255" [top.cpp:107]   --->   Operation 1478 'icmp' 'icmp_ln107_106' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1479 [1/1] (0.90ns)   --->   "%icmp_ln107_107 = icmp_eq  i8 %tmp_820, i8 0" [top.cpp:107]   --->   Operation 1479 'icmp' 'icmp_ln107_107' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_213)   --->   "%select_ln107_140 = select i1 %and_ln107_210, i1 %icmp_ln107_106, i1 %icmp_ln107_107" [top.cpp:107]   --->   Operation 1480 'select' 'select_ln107_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_214)   --->   "%xor_ln107_176 = xor i1 %tmp_818, i1 1" [top.cpp:107]   --->   Operation 1481 'xor' 'xor_ln107_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_214)   --->   "%and_ln107_211 = and i1 %icmp_ln107_105, i1 %xor_ln107_176" [top.cpp:107]   --->   Operation 1482 'and' 'and_ln107_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_214)   --->   "%select_ln107_141 = select i1 %and_ln107_210, i1 %and_ln107_211, i1 %icmp_ln107_106" [top.cpp:107]   --->   Operation 1483 'select' 'select_ln107_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_71)   --->   "%and_ln107_212 = and i1 %and_ln107_210, i1 %icmp_ln107_106" [top.cpp:107]   --->   Operation 1484 'and' 'and_ln107_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_213)   --->   "%xor_ln107_177 = xor i1 %select_ln107_140, i1 1" [top.cpp:107]   --->   Operation 1485 'xor' 'xor_ln107_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_213)   --->   "%or_ln107_70 = or i1 %tmp_817, i1 %xor_ln107_177" [top.cpp:107]   --->   Operation 1486 'or' 'or_ln107_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_213)   --->   "%xor_ln107_178 = xor i1 %tmp_814, i1 1" [top.cpp:107]   --->   Operation 1487 'xor' 'xor_ln107_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1488 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_213 = and i1 %or_ln107_70, i1 %xor_ln107_178" [top.cpp:107]   --->   Operation 1488 'and' 'and_ln107_213' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1489 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_214 = and i1 %tmp_817, i1 %select_ln107_141" [top.cpp:107]   --->   Operation 1489 'and' 'and_ln107_214' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_71)   --->   "%or_ln107_163 = or i1 %and_ln107_212, i1 %and_ln107_214" [top.cpp:107]   --->   Operation 1490 'or' 'or_ln107_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_71)   --->   "%xor_ln107_179 = xor i1 %or_ln107_163, i1 1" [top.cpp:107]   --->   Operation 1491 'xor' 'xor_ln107_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_71)   --->   "%and_ln107_215 = and i1 %tmp_814, i1 %xor_ln107_179" [top.cpp:107]   --->   Operation 1492 'and' 'and_ln107_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_143)   --->   "%select_ln107_142 = select i1 %and_ln107_213, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1493 'select' 'select_ln107_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1494 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_71 = or i1 %and_ln107_213, i1 %and_ln107_215" [top.cpp:107]   --->   Operation 1494 'or' 'or_ln107_71' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1495 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_143 = select i1 %or_ln107_71, i24 %select_ln107_142, i24 %add_ln107_35" [top.cpp:107]   --->   Operation 1495 'select' 'select_ln107_143' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1496 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_236 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_235" [top.cpp:107]   --->   Operation 1496 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_236' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln107_36 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_236" [top.cpp:107]   --->   Operation 1497 'sext' 'sext_ln107_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1498 [1/1] (3.38ns)   --->   "%mul_ln107_36 = mul i48 %sext_ln107_36, i48 %conv7_i_36_cast" [top.cpp:107]   --->   Operation 1498 'mul' 'mul_ln107_36' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1499 [1/1] (0.00ns)   --->   "%tmp_821 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_36, i32 47" [top.cpp:107]   --->   Operation 1499 'bitselect' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1500 [1/1] (0.00ns)   --->   "%trunc_ln107_35 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_36, i32 16, i32 39" [top.cpp:107]   --->   Operation 1500 'partselect' 'trunc_ln107_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_822 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_36, i32 15" [top.cpp:107]   --->   Operation 1501 'bitselect' 'tmp_822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_216)   --->   "%tmp_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_36, i32 39" [top.cpp:107]   --->   Operation 1502 'bitselect' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln107_36 = zext i1 %tmp_822" [top.cpp:107]   --->   Operation 1503 'zext' 'zext_ln107_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1504 [1/1] (1.10ns)   --->   "%add_ln107_36 = add i24 %trunc_ln107_35, i24 %zext_ln107_36" [top.cpp:107]   --->   Operation 1504 'add' 'add_ln107_36' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1505 [1/1] (0.00ns)   --->   "%tmp_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_36, i32 23" [top.cpp:107]   --->   Operation 1505 'bitselect' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_216)   --->   "%xor_ln107_180 = xor i1 %tmp_824, i1 1" [top.cpp:107]   --->   Operation 1506 'xor' 'xor_ln107_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1507 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_216 = and i1 %tmp_823, i1 %xor_ln107_180" [top.cpp:107]   --->   Operation 1507 'and' 'and_ln107_216' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_220)   --->   "%tmp_825 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_36, i32 40" [top.cpp:107]   --->   Operation 1508 'bitselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1509 [1/1] (0.00ns)   --->   "%tmp_826 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_36, i32 41" [top.cpp:107]   --->   Operation 1509 'partselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1510 [1/1] (0.89ns)   --->   "%icmp_ln107_108 = icmp_eq  i7 %tmp_826, i7 127" [top.cpp:107]   --->   Operation 1510 'icmp' 'icmp_ln107_108' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1511 [1/1] (0.00ns)   --->   "%tmp_827 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_36, i32 40" [top.cpp:107]   --->   Operation 1511 'partselect' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1512 [1/1] (0.90ns)   --->   "%icmp_ln107_109 = icmp_eq  i8 %tmp_827, i8 255" [top.cpp:107]   --->   Operation 1512 'icmp' 'icmp_ln107_109' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1513 [1/1] (0.90ns)   --->   "%icmp_ln107_110 = icmp_eq  i8 %tmp_827, i8 0" [top.cpp:107]   --->   Operation 1513 'icmp' 'icmp_ln107_110' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_219)   --->   "%select_ln107_144 = select i1 %and_ln107_216, i1 %icmp_ln107_109, i1 %icmp_ln107_110" [top.cpp:107]   --->   Operation 1514 'select' 'select_ln107_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_220)   --->   "%xor_ln107_181 = xor i1 %tmp_825, i1 1" [top.cpp:107]   --->   Operation 1515 'xor' 'xor_ln107_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_220)   --->   "%and_ln107_217 = and i1 %icmp_ln107_108, i1 %xor_ln107_181" [top.cpp:107]   --->   Operation 1516 'and' 'and_ln107_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_220)   --->   "%select_ln107_145 = select i1 %and_ln107_216, i1 %and_ln107_217, i1 %icmp_ln107_109" [top.cpp:107]   --->   Operation 1517 'select' 'select_ln107_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_73)   --->   "%and_ln107_218 = and i1 %and_ln107_216, i1 %icmp_ln107_109" [top.cpp:107]   --->   Operation 1518 'and' 'and_ln107_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_219)   --->   "%xor_ln107_182 = xor i1 %select_ln107_144, i1 1" [top.cpp:107]   --->   Operation 1519 'xor' 'xor_ln107_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_219)   --->   "%or_ln107_72 = or i1 %tmp_824, i1 %xor_ln107_182" [top.cpp:107]   --->   Operation 1520 'or' 'or_ln107_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_219)   --->   "%xor_ln107_183 = xor i1 %tmp_821, i1 1" [top.cpp:107]   --->   Operation 1521 'xor' 'xor_ln107_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1522 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_219 = and i1 %or_ln107_72, i1 %xor_ln107_183" [top.cpp:107]   --->   Operation 1522 'and' 'and_ln107_219' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1523 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_220 = and i1 %tmp_824, i1 %select_ln107_145" [top.cpp:107]   --->   Operation 1523 'and' 'and_ln107_220' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_73)   --->   "%or_ln107_164 = or i1 %and_ln107_218, i1 %and_ln107_220" [top.cpp:107]   --->   Operation 1524 'or' 'or_ln107_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_73)   --->   "%xor_ln107_184 = xor i1 %or_ln107_164, i1 1" [top.cpp:107]   --->   Operation 1525 'xor' 'xor_ln107_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_73)   --->   "%and_ln107_221 = and i1 %tmp_821, i1 %xor_ln107_184" [top.cpp:107]   --->   Operation 1526 'and' 'and_ln107_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_147)   --->   "%select_ln107_146 = select i1 %and_ln107_219, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1527 'select' 'select_ln107_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1528 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_73 = or i1 %and_ln107_219, i1 %and_ln107_221" [top.cpp:107]   --->   Operation 1528 'or' 'or_ln107_73' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1529 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_147 = select i1 %or_ln107_73, i24 %select_ln107_146, i24 %add_ln107_36" [top.cpp:107]   --->   Operation 1529 'select' 'select_ln107_147' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1530 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_238 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_237" [top.cpp:107]   --->   Operation 1530 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_238' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln107_37 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_238" [top.cpp:107]   --->   Operation 1531 'sext' 'sext_ln107_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1532 [1/1] (3.38ns)   --->   "%mul_ln107_37 = mul i48 %sext_ln107_37, i48 %conv7_i_37_cast" [top.cpp:107]   --->   Operation 1532 'mul' 'mul_ln107_37' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1533 [1/1] (0.00ns)   --->   "%tmp_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_37, i32 47" [top.cpp:107]   --->   Operation 1533 'bitselect' 'tmp_828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1534 [1/1] (0.00ns)   --->   "%trunc_ln107_36 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_37, i32 16, i32 39" [top.cpp:107]   --->   Operation 1534 'partselect' 'trunc_ln107_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1535 [1/1] (0.00ns)   --->   "%tmp_829 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_37, i32 15" [top.cpp:107]   --->   Operation 1535 'bitselect' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_222)   --->   "%tmp_830 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_37, i32 39" [top.cpp:107]   --->   Operation 1536 'bitselect' 'tmp_830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1537 [1/1] (0.00ns)   --->   "%zext_ln107_37 = zext i1 %tmp_829" [top.cpp:107]   --->   Operation 1537 'zext' 'zext_ln107_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1538 [1/1] (1.10ns)   --->   "%add_ln107_37 = add i24 %trunc_ln107_36, i24 %zext_ln107_37" [top.cpp:107]   --->   Operation 1538 'add' 'add_ln107_37' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1539 [1/1] (0.00ns)   --->   "%tmp_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_37, i32 23" [top.cpp:107]   --->   Operation 1539 'bitselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_222)   --->   "%xor_ln107_185 = xor i1 %tmp_831, i1 1" [top.cpp:107]   --->   Operation 1540 'xor' 'xor_ln107_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1541 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_222 = and i1 %tmp_830, i1 %xor_ln107_185" [top.cpp:107]   --->   Operation 1541 'and' 'and_ln107_222' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_226)   --->   "%tmp_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_37, i32 40" [top.cpp:107]   --->   Operation 1542 'bitselect' 'tmp_832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_833 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_37, i32 41" [top.cpp:107]   --->   Operation 1543 'partselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1544 [1/1] (0.89ns)   --->   "%icmp_ln107_111 = icmp_eq  i7 %tmp_833, i7 127" [top.cpp:107]   --->   Operation 1544 'icmp' 'icmp_ln107_111' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_834 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_37, i32 40" [top.cpp:107]   --->   Operation 1545 'partselect' 'tmp_834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1546 [1/1] (0.90ns)   --->   "%icmp_ln107_112 = icmp_eq  i8 %tmp_834, i8 255" [top.cpp:107]   --->   Operation 1546 'icmp' 'icmp_ln107_112' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1547 [1/1] (0.90ns)   --->   "%icmp_ln107_113 = icmp_eq  i8 %tmp_834, i8 0" [top.cpp:107]   --->   Operation 1547 'icmp' 'icmp_ln107_113' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_225)   --->   "%select_ln107_148 = select i1 %and_ln107_222, i1 %icmp_ln107_112, i1 %icmp_ln107_113" [top.cpp:107]   --->   Operation 1548 'select' 'select_ln107_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_226)   --->   "%xor_ln107_186 = xor i1 %tmp_832, i1 1" [top.cpp:107]   --->   Operation 1549 'xor' 'xor_ln107_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_226)   --->   "%and_ln107_223 = and i1 %icmp_ln107_111, i1 %xor_ln107_186" [top.cpp:107]   --->   Operation 1550 'and' 'and_ln107_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_226)   --->   "%select_ln107_149 = select i1 %and_ln107_222, i1 %and_ln107_223, i1 %icmp_ln107_112" [top.cpp:107]   --->   Operation 1551 'select' 'select_ln107_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_75)   --->   "%and_ln107_224 = and i1 %and_ln107_222, i1 %icmp_ln107_112" [top.cpp:107]   --->   Operation 1552 'and' 'and_ln107_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_225)   --->   "%xor_ln107_187 = xor i1 %select_ln107_148, i1 1" [top.cpp:107]   --->   Operation 1553 'xor' 'xor_ln107_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_225)   --->   "%or_ln107_74 = or i1 %tmp_831, i1 %xor_ln107_187" [top.cpp:107]   --->   Operation 1554 'or' 'or_ln107_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_225)   --->   "%xor_ln107_188 = xor i1 %tmp_828, i1 1" [top.cpp:107]   --->   Operation 1555 'xor' 'xor_ln107_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1556 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_225 = and i1 %or_ln107_74, i1 %xor_ln107_188" [top.cpp:107]   --->   Operation 1556 'and' 'and_ln107_225' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1557 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_226 = and i1 %tmp_831, i1 %select_ln107_149" [top.cpp:107]   --->   Operation 1557 'and' 'and_ln107_226' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_75)   --->   "%or_ln107_165 = or i1 %and_ln107_224, i1 %and_ln107_226" [top.cpp:107]   --->   Operation 1558 'or' 'or_ln107_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_75)   --->   "%xor_ln107_189 = xor i1 %or_ln107_165, i1 1" [top.cpp:107]   --->   Operation 1559 'xor' 'xor_ln107_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_75)   --->   "%and_ln107_227 = and i1 %tmp_828, i1 %xor_ln107_189" [top.cpp:107]   --->   Operation 1560 'and' 'and_ln107_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_151)   --->   "%select_ln107_150 = select i1 %and_ln107_225, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1561 'select' 'select_ln107_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1562 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_75 = or i1 %and_ln107_225, i1 %and_ln107_227" [top.cpp:107]   --->   Operation 1562 'or' 'or_ln107_75' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1563 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_151 = select i1 %or_ln107_75, i24 %select_ln107_150, i24 %add_ln107_37" [top.cpp:107]   --->   Operation 1563 'select' 'select_ln107_151' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1564 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_240 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_239" [top.cpp:107]   --->   Operation 1564 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_240' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1565 [1/1] (0.00ns)   --->   "%sext_ln107_38 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_240" [top.cpp:107]   --->   Operation 1565 'sext' 'sext_ln107_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1566 [1/1] (3.38ns)   --->   "%mul_ln107_38 = mul i48 %sext_ln107_38, i48 %conv7_i_38_cast" [top.cpp:107]   --->   Operation 1566 'mul' 'mul_ln107_38' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1567 [1/1] (0.00ns)   --->   "%tmp_835 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_38, i32 47" [top.cpp:107]   --->   Operation 1567 'bitselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1568 [1/1] (0.00ns)   --->   "%trunc_ln107_37 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_38, i32 16, i32 39" [top.cpp:107]   --->   Operation 1568 'partselect' 'trunc_ln107_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1569 [1/1] (0.00ns)   --->   "%tmp_836 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_38, i32 15" [top.cpp:107]   --->   Operation 1569 'bitselect' 'tmp_836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_228)   --->   "%tmp_837 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_38, i32 39" [top.cpp:107]   --->   Operation 1570 'bitselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1571 [1/1] (0.00ns)   --->   "%zext_ln107_38 = zext i1 %tmp_836" [top.cpp:107]   --->   Operation 1571 'zext' 'zext_ln107_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1572 [1/1] (1.10ns)   --->   "%add_ln107_38 = add i24 %trunc_ln107_37, i24 %zext_ln107_38" [top.cpp:107]   --->   Operation 1572 'add' 'add_ln107_38' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1573 [1/1] (0.00ns)   --->   "%tmp_838 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_38, i32 23" [top.cpp:107]   --->   Operation 1573 'bitselect' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_228)   --->   "%xor_ln107_190 = xor i1 %tmp_838, i1 1" [top.cpp:107]   --->   Operation 1574 'xor' 'xor_ln107_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1575 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_228 = and i1 %tmp_837, i1 %xor_ln107_190" [top.cpp:107]   --->   Operation 1575 'and' 'and_ln107_228' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_232)   --->   "%tmp_839 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_38, i32 40" [top.cpp:107]   --->   Operation 1576 'bitselect' 'tmp_839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1577 [1/1] (0.00ns)   --->   "%tmp_840 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_38, i32 41" [top.cpp:107]   --->   Operation 1577 'partselect' 'tmp_840' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1578 [1/1] (0.89ns)   --->   "%icmp_ln107_114 = icmp_eq  i7 %tmp_840, i7 127" [top.cpp:107]   --->   Operation 1578 'icmp' 'icmp_ln107_114' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1579 [1/1] (0.00ns)   --->   "%tmp_841 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_38, i32 40" [top.cpp:107]   --->   Operation 1579 'partselect' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1580 [1/1] (0.90ns)   --->   "%icmp_ln107_115 = icmp_eq  i8 %tmp_841, i8 255" [top.cpp:107]   --->   Operation 1580 'icmp' 'icmp_ln107_115' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1581 [1/1] (0.90ns)   --->   "%icmp_ln107_116 = icmp_eq  i8 %tmp_841, i8 0" [top.cpp:107]   --->   Operation 1581 'icmp' 'icmp_ln107_116' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_231)   --->   "%select_ln107_152 = select i1 %and_ln107_228, i1 %icmp_ln107_115, i1 %icmp_ln107_116" [top.cpp:107]   --->   Operation 1582 'select' 'select_ln107_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_232)   --->   "%xor_ln107_191 = xor i1 %tmp_839, i1 1" [top.cpp:107]   --->   Operation 1583 'xor' 'xor_ln107_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_232)   --->   "%and_ln107_229 = and i1 %icmp_ln107_114, i1 %xor_ln107_191" [top.cpp:107]   --->   Operation 1584 'and' 'and_ln107_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_232)   --->   "%select_ln107_153 = select i1 %and_ln107_228, i1 %and_ln107_229, i1 %icmp_ln107_115" [top.cpp:107]   --->   Operation 1585 'select' 'select_ln107_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_77)   --->   "%and_ln107_230 = and i1 %and_ln107_228, i1 %icmp_ln107_115" [top.cpp:107]   --->   Operation 1586 'and' 'and_ln107_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_231)   --->   "%xor_ln107_192 = xor i1 %select_ln107_152, i1 1" [top.cpp:107]   --->   Operation 1587 'xor' 'xor_ln107_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_231)   --->   "%or_ln107_76 = or i1 %tmp_838, i1 %xor_ln107_192" [top.cpp:107]   --->   Operation 1588 'or' 'or_ln107_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_231)   --->   "%xor_ln107_193 = xor i1 %tmp_835, i1 1" [top.cpp:107]   --->   Operation 1589 'xor' 'xor_ln107_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1590 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_231 = and i1 %or_ln107_76, i1 %xor_ln107_193" [top.cpp:107]   --->   Operation 1590 'and' 'and_ln107_231' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1591 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_232 = and i1 %tmp_838, i1 %select_ln107_153" [top.cpp:107]   --->   Operation 1591 'and' 'and_ln107_232' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_77)   --->   "%or_ln107_166 = or i1 %and_ln107_230, i1 %and_ln107_232" [top.cpp:107]   --->   Operation 1592 'or' 'or_ln107_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_77)   --->   "%xor_ln107_194 = xor i1 %or_ln107_166, i1 1" [top.cpp:107]   --->   Operation 1593 'xor' 'xor_ln107_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_77)   --->   "%and_ln107_233 = and i1 %tmp_835, i1 %xor_ln107_194" [top.cpp:107]   --->   Operation 1594 'and' 'and_ln107_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_155)   --->   "%select_ln107_154 = select i1 %and_ln107_231, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1595 'select' 'select_ln107_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1596 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_77 = or i1 %and_ln107_231, i1 %and_ln107_233" [top.cpp:107]   --->   Operation 1596 'or' 'or_ln107_77' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1597 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_155 = select i1 %or_ln107_77, i24 %select_ln107_154, i24 %add_ln107_38" [top.cpp:107]   --->   Operation 1597 'select' 'select_ln107_155' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1598 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_242 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_241" [top.cpp:107]   --->   Operation 1598 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_242' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1599 [1/1] (0.00ns)   --->   "%sext_ln107_39 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_242" [top.cpp:107]   --->   Operation 1599 'sext' 'sext_ln107_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1600 [1/1] (3.38ns)   --->   "%mul_ln107_39 = mul i48 %sext_ln107_39, i48 %conv7_i_39_cast" [top.cpp:107]   --->   Operation 1600 'mul' 'mul_ln107_39' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1601 [1/1] (0.00ns)   --->   "%tmp_842 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_39, i32 47" [top.cpp:107]   --->   Operation 1601 'bitselect' 'tmp_842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1602 [1/1] (0.00ns)   --->   "%trunc_ln107_38 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_39, i32 16, i32 39" [top.cpp:107]   --->   Operation 1602 'partselect' 'trunc_ln107_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1603 [1/1] (0.00ns)   --->   "%tmp_843 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_39, i32 15" [top.cpp:107]   --->   Operation 1603 'bitselect' 'tmp_843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_234)   --->   "%tmp_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_39, i32 39" [top.cpp:107]   --->   Operation 1604 'bitselect' 'tmp_844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1605 [1/1] (0.00ns)   --->   "%zext_ln107_39 = zext i1 %tmp_843" [top.cpp:107]   --->   Operation 1605 'zext' 'zext_ln107_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1606 [1/1] (1.10ns)   --->   "%add_ln107_39 = add i24 %trunc_ln107_38, i24 %zext_ln107_39" [top.cpp:107]   --->   Operation 1606 'add' 'add_ln107_39' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1607 [1/1] (0.00ns)   --->   "%tmp_845 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_39, i32 23" [top.cpp:107]   --->   Operation 1607 'bitselect' 'tmp_845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_234)   --->   "%xor_ln107_195 = xor i1 %tmp_845, i1 1" [top.cpp:107]   --->   Operation 1608 'xor' 'xor_ln107_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1609 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_234 = and i1 %tmp_844, i1 %xor_ln107_195" [top.cpp:107]   --->   Operation 1609 'and' 'and_ln107_234' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_238)   --->   "%tmp_846 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_39, i32 40" [top.cpp:107]   --->   Operation 1610 'bitselect' 'tmp_846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_847 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_39, i32 41" [top.cpp:107]   --->   Operation 1611 'partselect' 'tmp_847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1612 [1/1] (0.89ns)   --->   "%icmp_ln107_117 = icmp_eq  i7 %tmp_847, i7 127" [top.cpp:107]   --->   Operation 1612 'icmp' 'icmp_ln107_117' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1613 [1/1] (0.00ns)   --->   "%tmp_848 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_39, i32 40" [top.cpp:107]   --->   Operation 1613 'partselect' 'tmp_848' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1614 [1/1] (0.90ns)   --->   "%icmp_ln107_118 = icmp_eq  i8 %tmp_848, i8 255" [top.cpp:107]   --->   Operation 1614 'icmp' 'icmp_ln107_118' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1615 [1/1] (0.90ns)   --->   "%icmp_ln107_119 = icmp_eq  i8 %tmp_848, i8 0" [top.cpp:107]   --->   Operation 1615 'icmp' 'icmp_ln107_119' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_237)   --->   "%select_ln107_156 = select i1 %and_ln107_234, i1 %icmp_ln107_118, i1 %icmp_ln107_119" [top.cpp:107]   --->   Operation 1616 'select' 'select_ln107_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_238)   --->   "%xor_ln107_196 = xor i1 %tmp_846, i1 1" [top.cpp:107]   --->   Operation 1617 'xor' 'xor_ln107_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_238)   --->   "%and_ln107_235 = and i1 %icmp_ln107_117, i1 %xor_ln107_196" [top.cpp:107]   --->   Operation 1618 'and' 'and_ln107_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_238)   --->   "%select_ln107_157 = select i1 %and_ln107_234, i1 %and_ln107_235, i1 %icmp_ln107_118" [top.cpp:107]   --->   Operation 1619 'select' 'select_ln107_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_79)   --->   "%and_ln107_236 = and i1 %and_ln107_234, i1 %icmp_ln107_118" [top.cpp:107]   --->   Operation 1620 'and' 'and_ln107_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_237)   --->   "%xor_ln107_197 = xor i1 %select_ln107_156, i1 1" [top.cpp:107]   --->   Operation 1621 'xor' 'xor_ln107_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_237)   --->   "%or_ln107_78 = or i1 %tmp_845, i1 %xor_ln107_197" [top.cpp:107]   --->   Operation 1622 'or' 'or_ln107_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_237)   --->   "%xor_ln107_198 = xor i1 %tmp_842, i1 1" [top.cpp:107]   --->   Operation 1623 'xor' 'xor_ln107_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1624 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_237 = and i1 %or_ln107_78, i1 %xor_ln107_198" [top.cpp:107]   --->   Operation 1624 'and' 'and_ln107_237' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1625 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_238 = and i1 %tmp_845, i1 %select_ln107_157" [top.cpp:107]   --->   Operation 1625 'and' 'and_ln107_238' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_79)   --->   "%or_ln107_167 = or i1 %and_ln107_236, i1 %and_ln107_238" [top.cpp:107]   --->   Operation 1626 'or' 'or_ln107_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_79)   --->   "%xor_ln107_199 = xor i1 %or_ln107_167, i1 1" [top.cpp:107]   --->   Operation 1627 'xor' 'xor_ln107_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_79)   --->   "%and_ln107_239 = and i1 %tmp_842, i1 %xor_ln107_199" [top.cpp:107]   --->   Operation 1628 'and' 'and_ln107_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_159)   --->   "%select_ln107_158 = select i1 %and_ln107_237, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1629 'select' 'select_ln107_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1630 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_79 = or i1 %and_ln107_237, i1 %and_ln107_239" [top.cpp:107]   --->   Operation 1630 'or' 'or_ln107_79' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1631 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_159 = select i1 %or_ln107_79, i24 %select_ln107_158, i24 %add_ln107_39" [top.cpp:107]   --->   Operation 1631 'select' 'select_ln107_159' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1632 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_244 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_243" [top.cpp:107]   --->   Operation 1632 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_244' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1633 [1/1] (0.00ns)   --->   "%sext_ln107_40 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_244" [top.cpp:107]   --->   Operation 1633 'sext' 'sext_ln107_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1634 [1/1] (3.38ns)   --->   "%mul_ln107_40 = mul i48 %sext_ln107_40, i48 %conv7_i_40_cast" [top.cpp:107]   --->   Operation 1634 'mul' 'mul_ln107_40' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1635 [1/1] (0.00ns)   --->   "%tmp_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_40, i32 47" [top.cpp:107]   --->   Operation 1635 'bitselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1636 [1/1] (0.00ns)   --->   "%trunc_ln107_39 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_40, i32 16, i32 39" [top.cpp:107]   --->   Operation 1636 'partselect' 'trunc_ln107_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1637 [1/1] (0.00ns)   --->   "%tmp_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_40, i32 15" [top.cpp:107]   --->   Operation 1637 'bitselect' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_240)   --->   "%tmp_851 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_40, i32 39" [top.cpp:107]   --->   Operation 1638 'bitselect' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1639 [1/1] (0.00ns)   --->   "%zext_ln107_40 = zext i1 %tmp_850" [top.cpp:107]   --->   Operation 1639 'zext' 'zext_ln107_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1640 [1/1] (1.10ns)   --->   "%add_ln107_40 = add i24 %trunc_ln107_39, i24 %zext_ln107_40" [top.cpp:107]   --->   Operation 1640 'add' 'add_ln107_40' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1641 [1/1] (0.00ns)   --->   "%tmp_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_40, i32 23" [top.cpp:107]   --->   Operation 1641 'bitselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_240)   --->   "%xor_ln107_200 = xor i1 %tmp_852, i1 1" [top.cpp:107]   --->   Operation 1642 'xor' 'xor_ln107_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1643 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_240 = and i1 %tmp_851, i1 %xor_ln107_200" [top.cpp:107]   --->   Operation 1643 'and' 'and_ln107_240' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_244)   --->   "%tmp_853 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_40, i32 40" [top.cpp:107]   --->   Operation 1644 'bitselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1645 [1/1] (0.00ns)   --->   "%tmp_854 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_40, i32 41" [top.cpp:107]   --->   Operation 1645 'partselect' 'tmp_854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1646 [1/1] (0.89ns)   --->   "%icmp_ln107_120 = icmp_eq  i7 %tmp_854, i7 127" [top.cpp:107]   --->   Operation 1646 'icmp' 'icmp_ln107_120' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1647 [1/1] (0.00ns)   --->   "%tmp_855 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_40, i32 40" [top.cpp:107]   --->   Operation 1647 'partselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1648 [1/1] (0.90ns)   --->   "%icmp_ln107_121 = icmp_eq  i8 %tmp_855, i8 255" [top.cpp:107]   --->   Operation 1648 'icmp' 'icmp_ln107_121' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1649 [1/1] (0.90ns)   --->   "%icmp_ln107_122 = icmp_eq  i8 %tmp_855, i8 0" [top.cpp:107]   --->   Operation 1649 'icmp' 'icmp_ln107_122' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_243)   --->   "%select_ln107_160 = select i1 %and_ln107_240, i1 %icmp_ln107_121, i1 %icmp_ln107_122" [top.cpp:107]   --->   Operation 1650 'select' 'select_ln107_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_244)   --->   "%xor_ln107_201 = xor i1 %tmp_853, i1 1" [top.cpp:107]   --->   Operation 1651 'xor' 'xor_ln107_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_244)   --->   "%and_ln107_241 = and i1 %icmp_ln107_120, i1 %xor_ln107_201" [top.cpp:107]   --->   Operation 1652 'and' 'and_ln107_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_244)   --->   "%select_ln107_161 = select i1 %and_ln107_240, i1 %and_ln107_241, i1 %icmp_ln107_121" [top.cpp:107]   --->   Operation 1653 'select' 'select_ln107_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_81)   --->   "%and_ln107_242 = and i1 %and_ln107_240, i1 %icmp_ln107_121" [top.cpp:107]   --->   Operation 1654 'and' 'and_ln107_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_243)   --->   "%xor_ln107_202 = xor i1 %select_ln107_160, i1 1" [top.cpp:107]   --->   Operation 1655 'xor' 'xor_ln107_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_243)   --->   "%or_ln107_80 = or i1 %tmp_852, i1 %xor_ln107_202" [top.cpp:107]   --->   Operation 1656 'or' 'or_ln107_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_243)   --->   "%xor_ln107_203 = xor i1 %tmp_849, i1 1" [top.cpp:107]   --->   Operation 1657 'xor' 'xor_ln107_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1658 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_243 = and i1 %or_ln107_80, i1 %xor_ln107_203" [top.cpp:107]   --->   Operation 1658 'and' 'and_ln107_243' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1659 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_244 = and i1 %tmp_852, i1 %select_ln107_161" [top.cpp:107]   --->   Operation 1659 'and' 'and_ln107_244' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_81)   --->   "%or_ln107_168 = or i1 %and_ln107_242, i1 %and_ln107_244" [top.cpp:107]   --->   Operation 1660 'or' 'or_ln107_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_81)   --->   "%xor_ln107_204 = xor i1 %or_ln107_168, i1 1" [top.cpp:107]   --->   Operation 1661 'xor' 'xor_ln107_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_81)   --->   "%and_ln107_245 = and i1 %tmp_849, i1 %xor_ln107_204" [top.cpp:107]   --->   Operation 1662 'and' 'and_ln107_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_163)   --->   "%select_ln107_162 = select i1 %and_ln107_243, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1663 'select' 'select_ln107_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1664 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_81 = or i1 %and_ln107_243, i1 %and_ln107_245" [top.cpp:107]   --->   Operation 1664 'or' 'or_ln107_81' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1665 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_163 = select i1 %or_ln107_81, i24 %select_ln107_162, i24 %add_ln107_40" [top.cpp:107]   --->   Operation 1665 'select' 'select_ln107_163' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1666 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_246 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_245" [top.cpp:107]   --->   Operation 1666 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_246' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln107_41 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_246" [top.cpp:107]   --->   Operation 1667 'sext' 'sext_ln107_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1668 [1/1] (3.38ns)   --->   "%mul_ln107_41 = mul i48 %sext_ln107_41, i48 %conv7_i_41_cast" [top.cpp:107]   --->   Operation 1668 'mul' 'mul_ln107_41' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1669 [1/1] (0.00ns)   --->   "%tmp_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_41, i32 47" [top.cpp:107]   --->   Operation 1669 'bitselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1670 [1/1] (0.00ns)   --->   "%trunc_ln107_40 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_41, i32 16, i32 39" [top.cpp:107]   --->   Operation 1670 'partselect' 'trunc_ln107_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1671 [1/1] (0.00ns)   --->   "%tmp_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_41, i32 15" [top.cpp:107]   --->   Operation 1671 'bitselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_246)   --->   "%tmp_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_41, i32 39" [top.cpp:107]   --->   Operation 1672 'bitselect' 'tmp_858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1673 [1/1] (0.00ns)   --->   "%zext_ln107_41 = zext i1 %tmp_857" [top.cpp:107]   --->   Operation 1673 'zext' 'zext_ln107_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1674 [1/1] (1.10ns)   --->   "%add_ln107_41 = add i24 %trunc_ln107_40, i24 %zext_ln107_41" [top.cpp:107]   --->   Operation 1674 'add' 'add_ln107_41' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_41, i32 23" [top.cpp:107]   --->   Operation 1675 'bitselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_246)   --->   "%xor_ln107_205 = xor i1 %tmp_859, i1 1" [top.cpp:107]   --->   Operation 1676 'xor' 'xor_ln107_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1677 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_246 = and i1 %tmp_858, i1 %xor_ln107_205" [top.cpp:107]   --->   Operation 1677 'and' 'and_ln107_246' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_250)   --->   "%tmp_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_41, i32 40" [top.cpp:107]   --->   Operation 1678 'bitselect' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1679 [1/1] (0.00ns)   --->   "%tmp_861 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_41, i32 41" [top.cpp:107]   --->   Operation 1679 'partselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1680 [1/1] (0.89ns)   --->   "%icmp_ln107_123 = icmp_eq  i7 %tmp_861, i7 127" [top.cpp:107]   --->   Operation 1680 'icmp' 'icmp_ln107_123' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1681 [1/1] (0.00ns)   --->   "%tmp_862 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_41, i32 40" [top.cpp:107]   --->   Operation 1681 'partselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1682 [1/1] (0.90ns)   --->   "%icmp_ln107_124 = icmp_eq  i8 %tmp_862, i8 255" [top.cpp:107]   --->   Operation 1682 'icmp' 'icmp_ln107_124' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1683 [1/1] (0.90ns)   --->   "%icmp_ln107_125 = icmp_eq  i8 %tmp_862, i8 0" [top.cpp:107]   --->   Operation 1683 'icmp' 'icmp_ln107_125' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_249)   --->   "%select_ln107_164 = select i1 %and_ln107_246, i1 %icmp_ln107_124, i1 %icmp_ln107_125" [top.cpp:107]   --->   Operation 1684 'select' 'select_ln107_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_250)   --->   "%xor_ln107_206 = xor i1 %tmp_860, i1 1" [top.cpp:107]   --->   Operation 1685 'xor' 'xor_ln107_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_250)   --->   "%and_ln107_247 = and i1 %icmp_ln107_123, i1 %xor_ln107_206" [top.cpp:107]   --->   Operation 1686 'and' 'and_ln107_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_250)   --->   "%select_ln107_165 = select i1 %and_ln107_246, i1 %and_ln107_247, i1 %icmp_ln107_124" [top.cpp:107]   --->   Operation 1687 'select' 'select_ln107_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_83)   --->   "%and_ln107_248 = and i1 %and_ln107_246, i1 %icmp_ln107_124" [top.cpp:107]   --->   Operation 1688 'and' 'and_ln107_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_249)   --->   "%xor_ln107_207 = xor i1 %select_ln107_164, i1 1" [top.cpp:107]   --->   Operation 1689 'xor' 'xor_ln107_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_249)   --->   "%or_ln107_82 = or i1 %tmp_859, i1 %xor_ln107_207" [top.cpp:107]   --->   Operation 1690 'or' 'or_ln107_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_249)   --->   "%xor_ln107_208 = xor i1 %tmp_856, i1 1" [top.cpp:107]   --->   Operation 1691 'xor' 'xor_ln107_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1692 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_249 = and i1 %or_ln107_82, i1 %xor_ln107_208" [top.cpp:107]   --->   Operation 1692 'and' 'and_ln107_249' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1693 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_250 = and i1 %tmp_859, i1 %select_ln107_165" [top.cpp:107]   --->   Operation 1693 'and' 'and_ln107_250' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_83)   --->   "%or_ln107_169 = or i1 %and_ln107_248, i1 %and_ln107_250" [top.cpp:107]   --->   Operation 1694 'or' 'or_ln107_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_83)   --->   "%xor_ln107_209 = xor i1 %or_ln107_169, i1 1" [top.cpp:107]   --->   Operation 1695 'xor' 'xor_ln107_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_83)   --->   "%and_ln107_251 = and i1 %tmp_856, i1 %xor_ln107_209" [top.cpp:107]   --->   Operation 1696 'and' 'and_ln107_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_167)   --->   "%select_ln107_166 = select i1 %and_ln107_249, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1697 'select' 'select_ln107_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1698 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_83 = or i1 %and_ln107_249, i1 %and_ln107_251" [top.cpp:107]   --->   Operation 1698 'or' 'or_ln107_83' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1699 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_167 = select i1 %or_ln107_83, i24 %select_ln107_166, i24 %add_ln107_41" [top.cpp:107]   --->   Operation 1699 'select' 'select_ln107_167' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1700 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_248 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_247" [top.cpp:107]   --->   Operation 1700 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_248' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln107_42 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_248" [top.cpp:107]   --->   Operation 1701 'sext' 'sext_ln107_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1702 [1/1] (3.38ns)   --->   "%mul_ln107_42 = mul i48 %sext_ln107_42, i48 %conv7_i_42_cast" [top.cpp:107]   --->   Operation 1702 'mul' 'mul_ln107_42' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1703 [1/1] (0.00ns)   --->   "%tmp_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_42, i32 47" [top.cpp:107]   --->   Operation 1703 'bitselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1704 [1/1] (0.00ns)   --->   "%trunc_ln107_41 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_42, i32 16, i32 39" [top.cpp:107]   --->   Operation 1704 'partselect' 'trunc_ln107_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1705 [1/1] (0.00ns)   --->   "%tmp_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_42, i32 15" [top.cpp:107]   --->   Operation 1705 'bitselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_252)   --->   "%tmp_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_42, i32 39" [top.cpp:107]   --->   Operation 1706 'bitselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln107_42 = zext i1 %tmp_864" [top.cpp:107]   --->   Operation 1707 'zext' 'zext_ln107_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1708 [1/1] (1.10ns)   --->   "%add_ln107_42 = add i24 %trunc_ln107_41, i24 %zext_ln107_42" [top.cpp:107]   --->   Operation 1708 'add' 'add_ln107_42' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1709 [1/1] (0.00ns)   --->   "%tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_42, i32 23" [top.cpp:107]   --->   Operation 1709 'bitselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_252)   --->   "%xor_ln107_210 = xor i1 %tmp_866, i1 1" [top.cpp:107]   --->   Operation 1710 'xor' 'xor_ln107_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1711 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_252 = and i1 %tmp_865, i1 %xor_ln107_210" [top.cpp:107]   --->   Operation 1711 'and' 'and_ln107_252' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_256)   --->   "%tmp_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_42, i32 40" [top.cpp:107]   --->   Operation 1712 'bitselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1713 [1/1] (0.00ns)   --->   "%tmp_868 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_42, i32 41" [top.cpp:107]   --->   Operation 1713 'partselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1714 [1/1] (0.89ns)   --->   "%icmp_ln107_126 = icmp_eq  i7 %tmp_868, i7 127" [top.cpp:107]   --->   Operation 1714 'icmp' 'icmp_ln107_126' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1715 [1/1] (0.00ns)   --->   "%tmp_869 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_42, i32 40" [top.cpp:107]   --->   Operation 1715 'partselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1716 [1/1] (0.90ns)   --->   "%icmp_ln107_127 = icmp_eq  i8 %tmp_869, i8 255" [top.cpp:107]   --->   Operation 1716 'icmp' 'icmp_ln107_127' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1717 [1/1] (0.90ns)   --->   "%icmp_ln107_128 = icmp_eq  i8 %tmp_869, i8 0" [top.cpp:107]   --->   Operation 1717 'icmp' 'icmp_ln107_128' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_255)   --->   "%select_ln107_168 = select i1 %and_ln107_252, i1 %icmp_ln107_127, i1 %icmp_ln107_128" [top.cpp:107]   --->   Operation 1718 'select' 'select_ln107_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_256)   --->   "%xor_ln107_211 = xor i1 %tmp_867, i1 1" [top.cpp:107]   --->   Operation 1719 'xor' 'xor_ln107_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_256)   --->   "%and_ln107_253 = and i1 %icmp_ln107_126, i1 %xor_ln107_211" [top.cpp:107]   --->   Operation 1720 'and' 'and_ln107_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_256)   --->   "%select_ln107_169 = select i1 %and_ln107_252, i1 %and_ln107_253, i1 %icmp_ln107_127" [top.cpp:107]   --->   Operation 1721 'select' 'select_ln107_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_85)   --->   "%and_ln107_254 = and i1 %and_ln107_252, i1 %icmp_ln107_127" [top.cpp:107]   --->   Operation 1722 'and' 'and_ln107_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_255)   --->   "%xor_ln107_212 = xor i1 %select_ln107_168, i1 1" [top.cpp:107]   --->   Operation 1723 'xor' 'xor_ln107_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_255)   --->   "%or_ln107_84 = or i1 %tmp_866, i1 %xor_ln107_212" [top.cpp:107]   --->   Operation 1724 'or' 'or_ln107_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_255)   --->   "%xor_ln107_213 = xor i1 %tmp_863, i1 1" [top.cpp:107]   --->   Operation 1725 'xor' 'xor_ln107_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1726 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_255 = and i1 %or_ln107_84, i1 %xor_ln107_213" [top.cpp:107]   --->   Operation 1726 'and' 'and_ln107_255' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1727 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_256 = and i1 %tmp_866, i1 %select_ln107_169" [top.cpp:107]   --->   Operation 1727 'and' 'and_ln107_256' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_85)   --->   "%or_ln107_170 = or i1 %and_ln107_254, i1 %and_ln107_256" [top.cpp:107]   --->   Operation 1728 'or' 'or_ln107_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_85)   --->   "%xor_ln107_214 = xor i1 %or_ln107_170, i1 1" [top.cpp:107]   --->   Operation 1729 'xor' 'xor_ln107_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_85)   --->   "%and_ln107_257 = and i1 %tmp_863, i1 %xor_ln107_214" [top.cpp:107]   --->   Operation 1730 'and' 'and_ln107_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_171)   --->   "%select_ln107_170 = select i1 %and_ln107_255, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1731 'select' 'select_ln107_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1732 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_85 = or i1 %and_ln107_255, i1 %and_ln107_257" [top.cpp:107]   --->   Operation 1732 'or' 'or_ln107_85' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1733 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_171 = select i1 %or_ln107_85, i24 %select_ln107_170, i24 %add_ln107_42" [top.cpp:107]   --->   Operation 1733 'select' 'select_ln107_171' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1734 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_250 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_249" [top.cpp:107]   --->   Operation 1734 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_250' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1735 [1/1] (0.00ns)   --->   "%sext_ln107_43 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_250" [top.cpp:107]   --->   Operation 1735 'sext' 'sext_ln107_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1736 [1/1] (3.38ns)   --->   "%mul_ln107_43 = mul i48 %sext_ln107_43, i48 %conv7_i_43_cast" [top.cpp:107]   --->   Operation 1736 'mul' 'mul_ln107_43' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1737 [1/1] (0.00ns)   --->   "%tmp_870 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_43, i32 47" [top.cpp:107]   --->   Operation 1737 'bitselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1738 [1/1] (0.00ns)   --->   "%trunc_ln107_42 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_43, i32 16, i32 39" [top.cpp:107]   --->   Operation 1738 'partselect' 'trunc_ln107_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1739 [1/1] (0.00ns)   --->   "%tmp_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_43, i32 15" [top.cpp:107]   --->   Operation 1739 'bitselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_258)   --->   "%tmp_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_43, i32 39" [top.cpp:107]   --->   Operation 1740 'bitselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1741 [1/1] (0.00ns)   --->   "%zext_ln107_43 = zext i1 %tmp_871" [top.cpp:107]   --->   Operation 1741 'zext' 'zext_ln107_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1742 [1/1] (1.10ns)   --->   "%add_ln107_43 = add i24 %trunc_ln107_42, i24 %zext_ln107_43" [top.cpp:107]   --->   Operation 1742 'add' 'add_ln107_43' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1743 [1/1] (0.00ns)   --->   "%tmp_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_43, i32 23" [top.cpp:107]   --->   Operation 1743 'bitselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_258)   --->   "%xor_ln107_215 = xor i1 %tmp_873, i1 1" [top.cpp:107]   --->   Operation 1744 'xor' 'xor_ln107_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1745 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_258 = and i1 %tmp_872, i1 %xor_ln107_215" [top.cpp:107]   --->   Operation 1745 'and' 'and_ln107_258' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_262)   --->   "%tmp_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_43, i32 40" [top.cpp:107]   --->   Operation 1746 'bitselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1747 [1/1] (0.00ns)   --->   "%tmp_875 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_43, i32 41" [top.cpp:107]   --->   Operation 1747 'partselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1748 [1/1] (0.89ns)   --->   "%icmp_ln107_129 = icmp_eq  i7 %tmp_875, i7 127" [top.cpp:107]   --->   Operation 1748 'icmp' 'icmp_ln107_129' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1749 [1/1] (0.00ns)   --->   "%tmp_876 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_43, i32 40" [top.cpp:107]   --->   Operation 1749 'partselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1750 [1/1] (0.90ns)   --->   "%icmp_ln107_130 = icmp_eq  i8 %tmp_876, i8 255" [top.cpp:107]   --->   Operation 1750 'icmp' 'icmp_ln107_130' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1751 [1/1] (0.90ns)   --->   "%icmp_ln107_131 = icmp_eq  i8 %tmp_876, i8 0" [top.cpp:107]   --->   Operation 1751 'icmp' 'icmp_ln107_131' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_261)   --->   "%select_ln107_172 = select i1 %and_ln107_258, i1 %icmp_ln107_130, i1 %icmp_ln107_131" [top.cpp:107]   --->   Operation 1752 'select' 'select_ln107_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_262)   --->   "%xor_ln107_216 = xor i1 %tmp_874, i1 1" [top.cpp:107]   --->   Operation 1753 'xor' 'xor_ln107_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_262)   --->   "%and_ln107_259 = and i1 %icmp_ln107_129, i1 %xor_ln107_216" [top.cpp:107]   --->   Operation 1754 'and' 'and_ln107_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_262)   --->   "%select_ln107_173 = select i1 %and_ln107_258, i1 %and_ln107_259, i1 %icmp_ln107_130" [top.cpp:107]   --->   Operation 1755 'select' 'select_ln107_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_87)   --->   "%and_ln107_260 = and i1 %and_ln107_258, i1 %icmp_ln107_130" [top.cpp:107]   --->   Operation 1756 'and' 'and_ln107_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_261)   --->   "%xor_ln107_217 = xor i1 %select_ln107_172, i1 1" [top.cpp:107]   --->   Operation 1757 'xor' 'xor_ln107_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_261)   --->   "%or_ln107_86 = or i1 %tmp_873, i1 %xor_ln107_217" [top.cpp:107]   --->   Operation 1758 'or' 'or_ln107_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_261)   --->   "%xor_ln107_218 = xor i1 %tmp_870, i1 1" [top.cpp:107]   --->   Operation 1759 'xor' 'xor_ln107_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1760 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_261 = and i1 %or_ln107_86, i1 %xor_ln107_218" [top.cpp:107]   --->   Operation 1760 'and' 'and_ln107_261' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1761 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_262 = and i1 %tmp_873, i1 %select_ln107_173" [top.cpp:107]   --->   Operation 1761 'and' 'and_ln107_262' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_87)   --->   "%or_ln107_171 = or i1 %and_ln107_260, i1 %and_ln107_262" [top.cpp:107]   --->   Operation 1762 'or' 'or_ln107_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_87)   --->   "%xor_ln107_219 = xor i1 %or_ln107_171, i1 1" [top.cpp:107]   --->   Operation 1763 'xor' 'xor_ln107_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_87)   --->   "%and_ln107_263 = and i1 %tmp_870, i1 %xor_ln107_219" [top.cpp:107]   --->   Operation 1764 'and' 'and_ln107_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_175)   --->   "%select_ln107_174 = select i1 %and_ln107_261, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1765 'select' 'select_ln107_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1766 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_87 = or i1 %and_ln107_261, i1 %and_ln107_263" [top.cpp:107]   --->   Operation 1766 'or' 'or_ln107_87' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1767 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_175 = select i1 %or_ln107_87, i24 %select_ln107_174, i24 %add_ln107_43" [top.cpp:107]   --->   Operation 1767 'select' 'select_ln107_175' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1768 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_252 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_251" [top.cpp:107]   --->   Operation 1768 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_252' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1769 [1/1] (0.00ns)   --->   "%sext_ln107_44 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_252" [top.cpp:107]   --->   Operation 1769 'sext' 'sext_ln107_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1770 [1/1] (3.38ns)   --->   "%mul_ln107_44 = mul i48 %sext_ln107_44, i48 %conv7_i_44_cast" [top.cpp:107]   --->   Operation 1770 'mul' 'mul_ln107_44' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1771 [1/1] (0.00ns)   --->   "%tmp_877 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_44, i32 47" [top.cpp:107]   --->   Operation 1771 'bitselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1772 [1/1] (0.00ns)   --->   "%trunc_ln107_43 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_44, i32 16, i32 39" [top.cpp:107]   --->   Operation 1772 'partselect' 'trunc_ln107_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1773 [1/1] (0.00ns)   --->   "%tmp_878 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_44, i32 15" [top.cpp:107]   --->   Operation 1773 'bitselect' 'tmp_878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_264)   --->   "%tmp_879 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_44, i32 39" [top.cpp:107]   --->   Operation 1774 'bitselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1775 [1/1] (0.00ns)   --->   "%zext_ln107_44 = zext i1 %tmp_878" [top.cpp:107]   --->   Operation 1775 'zext' 'zext_ln107_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1776 [1/1] (1.10ns)   --->   "%add_ln107_44 = add i24 %trunc_ln107_43, i24 %zext_ln107_44" [top.cpp:107]   --->   Operation 1776 'add' 'add_ln107_44' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1777 [1/1] (0.00ns)   --->   "%tmp_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_44, i32 23" [top.cpp:107]   --->   Operation 1777 'bitselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_264)   --->   "%xor_ln107_220 = xor i1 %tmp_880, i1 1" [top.cpp:107]   --->   Operation 1778 'xor' 'xor_ln107_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1779 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_264 = and i1 %tmp_879, i1 %xor_ln107_220" [top.cpp:107]   --->   Operation 1779 'and' 'and_ln107_264' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_268)   --->   "%tmp_881 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_44, i32 40" [top.cpp:107]   --->   Operation 1780 'bitselect' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1781 [1/1] (0.00ns)   --->   "%tmp_882 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_44, i32 41" [top.cpp:107]   --->   Operation 1781 'partselect' 'tmp_882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1782 [1/1] (0.89ns)   --->   "%icmp_ln107_132 = icmp_eq  i7 %tmp_882, i7 127" [top.cpp:107]   --->   Operation 1782 'icmp' 'icmp_ln107_132' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1783 [1/1] (0.00ns)   --->   "%tmp_883 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_44, i32 40" [top.cpp:107]   --->   Operation 1783 'partselect' 'tmp_883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1784 [1/1] (0.90ns)   --->   "%icmp_ln107_133 = icmp_eq  i8 %tmp_883, i8 255" [top.cpp:107]   --->   Operation 1784 'icmp' 'icmp_ln107_133' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1785 [1/1] (0.90ns)   --->   "%icmp_ln107_134 = icmp_eq  i8 %tmp_883, i8 0" [top.cpp:107]   --->   Operation 1785 'icmp' 'icmp_ln107_134' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_267)   --->   "%select_ln107_176 = select i1 %and_ln107_264, i1 %icmp_ln107_133, i1 %icmp_ln107_134" [top.cpp:107]   --->   Operation 1786 'select' 'select_ln107_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_268)   --->   "%xor_ln107_221 = xor i1 %tmp_881, i1 1" [top.cpp:107]   --->   Operation 1787 'xor' 'xor_ln107_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_268)   --->   "%and_ln107_265 = and i1 %icmp_ln107_132, i1 %xor_ln107_221" [top.cpp:107]   --->   Operation 1788 'and' 'and_ln107_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_268)   --->   "%select_ln107_177 = select i1 %and_ln107_264, i1 %and_ln107_265, i1 %icmp_ln107_133" [top.cpp:107]   --->   Operation 1789 'select' 'select_ln107_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_89)   --->   "%and_ln107_266 = and i1 %and_ln107_264, i1 %icmp_ln107_133" [top.cpp:107]   --->   Operation 1790 'and' 'and_ln107_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_267)   --->   "%xor_ln107_222 = xor i1 %select_ln107_176, i1 1" [top.cpp:107]   --->   Operation 1791 'xor' 'xor_ln107_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_267)   --->   "%or_ln107_88 = or i1 %tmp_880, i1 %xor_ln107_222" [top.cpp:107]   --->   Operation 1792 'or' 'or_ln107_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_267)   --->   "%xor_ln107_223 = xor i1 %tmp_877, i1 1" [top.cpp:107]   --->   Operation 1793 'xor' 'xor_ln107_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1794 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_267 = and i1 %or_ln107_88, i1 %xor_ln107_223" [top.cpp:107]   --->   Operation 1794 'and' 'and_ln107_267' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1795 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_268 = and i1 %tmp_880, i1 %select_ln107_177" [top.cpp:107]   --->   Operation 1795 'and' 'and_ln107_268' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_89)   --->   "%or_ln107_172 = or i1 %and_ln107_266, i1 %and_ln107_268" [top.cpp:107]   --->   Operation 1796 'or' 'or_ln107_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_89)   --->   "%xor_ln107_224 = xor i1 %or_ln107_172, i1 1" [top.cpp:107]   --->   Operation 1797 'xor' 'xor_ln107_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_89)   --->   "%and_ln107_269 = and i1 %tmp_877, i1 %xor_ln107_224" [top.cpp:107]   --->   Operation 1798 'and' 'and_ln107_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_179)   --->   "%select_ln107_178 = select i1 %and_ln107_267, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1799 'select' 'select_ln107_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1800 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_89 = or i1 %and_ln107_267, i1 %and_ln107_269" [top.cpp:107]   --->   Operation 1800 'or' 'or_ln107_89' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1801 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_179 = select i1 %or_ln107_89, i24 %select_ln107_178, i24 %add_ln107_44" [top.cpp:107]   --->   Operation 1801 'select' 'select_ln107_179' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1802 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_254 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_253" [top.cpp:107]   --->   Operation 1802 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_254' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln107_45 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_254" [top.cpp:107]   --->   Operation 1803 'sext' 'sext_ln107_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1804 [1/1] (3.38ns)   --->   "%mul_ln107_45 = mul i48 %sext_ln107_45, i48 %conv7_i_45_cast" [top.cpp:107]   --->   Operation 1804 'mul' 'mul_ln107_45' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_884 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_45, i32 47" [top.cpp:107]   --->   Operation 1805 'bitselect' 'tmp_884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1806 [1/1] (0.00ns)   --->   "%trunc_ln107_44 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_45, i32 16, i32 39" [top.cpp:107]   --->   Operation 1806 'partselect' 'trunc_ln107_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1807 [1/1] (0.00ns)   --->   "%tmp_885 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_45, i32 15" [top.cpp:107]   --->   Operation 1807 'bitselect' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_270)   --->   "%tmp_886 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_45, i32 39" [top.cpp:107]   --->   Operation 1808 'bitselect' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1809 [1/1] (0.00ns)   --->   "%zext_ln107_45 = zext i1 %tmp_885" [top.cpp:107]   --->   Operation 1809 'zext' 'zext_ln107_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1810 [1/1] (1.10ns)   --->   "%add_ln107_45 = add i24 %trunc_ln107_44, i24 %zext_ln107_45" [top.cpp:107]   --->   Operation 1810 'add' 'add_ln107_45' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1811 [1/1] (0.00ns)   --->   "%tmp_887 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_45, i32 23" [top.cpp:107]   --->   Operation 1811 'bitselect' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_270)   --->   "%xor_ln107_225 = xor i1 %tmp_887, i1 1" [top.cpp:107]   --->   Operation 1812 'xor' 'xor_ln107_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1813 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_270 = and i1 %tmp_886, i1 %xor_ln107_225" [top.cpp:107]   --->   Operation 1813 'and' 'and_ln107_270' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_274)   --->   "%tmp_888 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_45, i32 40" [top.cpp:107]   --->   Operation 1814 'bitselect' 'tmp_888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1815 [1/1] (0.00ns)   --->   "%tmp_889 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_45, i32 41" [top.cpp:107]   --->   Operation 1815 'partselect' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1816 [1/1] (0.89ns)   --->   "%icmp_ln107_135 = icmp_eq  i7 %tmp_889, i7 127" [top.cpp:107]   --->   Operation 1816 'icmp' 'icmp_ln107_135' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1817 [1/1] (0.00ns)   --->   "%tmp_890 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_45, i32 40" [top.cpp:107]   --->   Operation 1817 'partselect' 'tmp_890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1818 [1/1] (0.90ns)   --->   "%icmp_ln107_136 = icmp_eq  i8 %tmp_890, i8 255" [top.cpp:107]   --->   Operation 1818 'icmp' 'icmp_ln107_136' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1819 [1/1] (0.90ns)   --->   "%icmp_ln107_137 = icmp_eq  i8 %tmp_890, i8 0" [top.cpp:107]   --->   Operation 1819 'icmp' 'icmp_ln107_137' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_273)   --->   "%select_ln107_180 = select i1 %and_ln107_270, i1 %icmp_ln107_136, i1 %icmp_ln107_137" [top.cpp:107]   --->   Operation 1820 'select' 'select_ln107_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_274)   --->   "%xor_ln107_226 = xor i1 %tmp_888, i1 1" [top.cpp:107]   --->   Operation 1821 'xor' 'xor_ln107_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_274)   --->   "%and_ln107_271 = and i1 %icmp_ln107_135, i1 %xor_ln107_226" [top.cpp:107]   --->   Operation 1822 'and' 'and_ln107_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_274)   --->   "%select_ln107_181 = select i1 %and_ln107_270, i1 %and_ln107_271, i1 %icmp_ln107_136" [top.cpp:107]   --->   Operation 1823 'select' 'select_ln107_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_91)   --->   "%and_ln107_272 = and i1 %and_ln107_270, i1 %icmp_ln107_136" [top.cpp:107]   --->   Operation 1824 'and' 'and_ln107_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_273)   --->   "%xor_ln107_227 = xor i1 %select_ln107_180, i1 1" [top.cpp:107]   --->   Operation 1825 'xor' 'xor_ln107_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_273)   --->   "%or_ln107_90 = or i1 %tmp_887, i1 %xor_ln107_227" [top.cpp:107]   --->   Operation 1826 'or' 'or_ln107_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_273)   --->   "%xor_ln107_228 = xor i1 %tmp_884, i1 1" [top.cpp:107]   --->   Operation 1827 'xor' 'xor_ln107_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1828 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_273 = and i1 %or_ln107_90, i1 %xor_ln107_228" [top.cpp:107]   --->   Operation 1828 'and' 'and_ln107_273' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1829 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_274 = and i1 %tmp_887, i1 %select_ln107_181" [top.cpp:107]   --->   Operation 1829 'and' 'and_ln107_274' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_91)   --->   "%or_ln107_173 = or i1 %and_ln107_272, i1 %and_ln107_274" [top.cpp:107]   --->   Operation 1830 'or' 'or_ln107_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_91)   --->   "%xor_ln107_229 = xor i1 %or_ln107_173, i1 1" [top.cpp:107]   --->   Operation 1831 'xor' 'xor_ln107_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_91)   --->   "%and_ln107_275 = and i1 %tmp_884, i1 %xor_ln107_229" [top.cpp:107]   --->   Operation 1832 'and' 'and_ln107_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_183)   --->   "%select_ln107_182 = select i1 %and_ln107_273, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1833 'select' 'select_ln107_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1834 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_91 = or i1 %and_ln107_273, i1 %and_ln107_275" [top.cpp:107]   --->   Operation 1834 'or' 'or_ln107_91' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1835 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_183 = select i1 %or_ln107_91, i24 %select_ln107_182, i24 %add_ln107_45" [top.cpp:107]   --->   Operation 1835 'select' 'select_ln107_183' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1836 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_256 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_255" [top.cpp:107]   --->   Operation 1836 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_256' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1837 [1/1] (0.00ns)   --->   "%sext_ln107_46 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_256" [top.cpp:107]   --->   Operation 1837 'sext' 'sext_ln107_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1838 [1/1] (3.38ns)   --->   "%mul_ln107_46 = mul i48 %sext_ln107_46, i48 %conv7_i_46_cast" [top.cpp:107]   --->   Operation 1838 'mul' 'mul_ln107_46' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1839 [1/1] (0.00ns)   --->   "%tmp_891 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_46, i32 47" [top.cpp:107]   --->   Operation 1839 'bitselect' 'tmp_891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1840 [1/1] (0.00ns)   --->   "%trunc_ln107_45 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_46, i32 16, i32 39" [top.cpp:107]   --->   Operation 1840 'partselect' 'trunc_ln107_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_892 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_46, i32 15" [top.cpp:107]   --->   Operation 1841 'bitselect' 'tmp_892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_276)   --->   "%tmp_893 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_46, i32 39" [top.cpp:107]   --->   Operation 1842 'bitselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln107_46 = zext i1 %tmp_892" [top.cpp:107]   --->   Operation 1843 'zext' 'zext_ln107_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1844 [1/1] (1.10ns)   --->   "%add_ln107_46 = add i24 %trunc_ln107_45, i24 %zext_ln107_46" [top.cpp:107]   --->   Operation 1844 'add' 'add_ln107_46' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1845 [1/1] (0.00ns)   --->   "%tmp_894 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_46, i32 23" [top.cpp:107]   --->   Operation 1845 'bitselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_276)   --->   "%xor_ln107_230 = xor i1 %tmp_894, i1 1" [top.cpp:107]   --->   Operation 1846 'xor' 'xor_ln107_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1847 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_276 = and i1 %tmp_893, i1 %xor_ln107_230" [top.cpp:107]   --->   Operation 1847 'and' 'and_ln107_276' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_280)   --->   "%tmp_895 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_46, i32 40" [top.cpp:107]   --->   Operation 1848 'bitselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1849 [1/1] (0.00ns)   --->   "%tmp_896 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_46, i32 41" [top.cpp:107]   --->   Operation 1849 'partselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1850 [1/1] (0.89ns)   --->   "%icmp_ln107_138 = icmp_eq  i7 %tmp_896, i7 127" [top.cpp:107]   --->   Operation 1850 'icmp' 'icmp_ln107_138' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1851 [1/1] (0.00ns)   --->   "%tmp_897 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_46, i32 40" [top.cpp:107]   --->   Operation 1851 'partselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1852 [1/1] (0.90ns)   --->   "%icmp_ln107_139 = icmp_eq  i8 %tmp_897, i8 255" [top.cpp:107]   --->   Operation 1852 'icmp' 'icmp_ln107_139' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1853 [1/1] (0.90ns)   --->   "%icmp_ln107_140 = icmp_eq  i8 %tmp_897, i8 0" [top.cpp:107]   --->   Operation 1853 'icmp' 'icmp_ln107_140' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_279)   --->   "%select_ln107_184 = select i1 %and_ln107_276, i1 %icmp_ln107_139, i1 %icmp_ln107_140" [top.cpp:107]   --->   Operation 1854 'select' 'select_ln107_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_280)   --->   "%xor_ln107_231 = xor i1 %tmp_895, i1 1" [top.cpp:107]   --->   Operation 1855 'xor' 'xor_ln107_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_280)   --->   "%and_ln107_277 = and i1 %icmp_ln107_138, i1 %xor_ln107_231" [top.cpp:107]   --->   Operation 1856 'and' 'and_ln107_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_280)   --->   "%select_ln107_185 = select i1 %and_ln107_276, i1 %and_ln107_277, i1 %icmp_ln107_139" [top.cpp:107]   --->   Operation 1857 'select' 'select_ln107_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_93)   --->   "%and_ln107_278 = and i1 %and_ln107_276, i1 %icmp_ln107_139" [top.cpp:107]   --->   Operation 1858 'and' 'and_ln107_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_279)   --->   "%xor_ln107_232 = xor i1 %select_ln107_184, i1 1" [top.cpp:107]   --->   Operation 1859 'xor' 'xor_ln107_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_279)   --->   "%or_ln107_92 = or i1 %tmp_894, i1 %xor_ln107_232" [top.cpp:107]   --->   Operation 1860 'or' 'or_ln107_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_279)   --->   "%xor_ln107_233 = xor i1 %tmp_891, i1 1" [top.cpp:107]   --->   Operation 1861 'xor' 'xor_ln107_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1862 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_279 = and i1 %or_ln107_92, i1 %xor_ln107_233" [top.cpp:107]   --->   Operation 1862 'and' 'and_ln107_279' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1863 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_280 = and i1 %tmp_894, i1 %select_ln107_185" [top.cpp:107]   --->   Operation 1863 'and' 'and_ln107_280' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_93)   --->   "%or_ln107_174 = or i1 %and_ln107_278, i1 %and_ln107_280" [top.cpp:107]   --->   Operation 1864 'or' 'or_ln107_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_93)   --->   "%xor_ln107_234 = xor i1 %or_ln107_174, i1 1" [top.cpp:107]   --->   Operation 1865 'xor' 'xor_ln107_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_93)   --->   "%and_ln107_281 = and i1 %tmp_891, i1 %xor_ln107_234" [top.cpp:107]   --->   Operation 1866 'and' 'and_ln107_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_187)   --->   "%select_ln107_186 = select i1 %and_ln107_279, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1867 'select' 'select_ln107_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1868 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_93 = or i1 %and_ln107_279, i1 %and_ln107_281" [top.cpp:107]   --->   Operation 1868 'or' 'or_ln107_93' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1869 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_187 = select i1 %or_ln107_93, i24 %select_ln107_186, i24 %add_ln107_46" [top.cpp:107]   --->   Operation 1869 'select' 'select_ln107_187' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1870 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_258 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_257" [top.cpp:107]   --->   Operation 1870 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_258' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1871 [1/1] (0.00ns)   --->   "%sext_ln107_47 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_258" [top.cpp:107]   --->   Operation 1871 'sext' 'sext_ln107_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1872 [1/1] (3.38ns)   --->   "%mul_ln107_47 = mul i48 %sext_ln107_47, i48 %conv7_i_47_cast" [top.cpp:107]   --->   Operation 1872 'mul' 'mul_ln107_47' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1873 [1/1] (0.00ns)   --->   "%tmp_898 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_47, i32 47" [top.cpp:107]   --->   Operation 1873 'bitselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1874 [1/1] (0.00ns)   --->   "%trunc_ln107_46 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_47, i32 16, i32 39" [top.cpp:107]   --->   Operation 1874 'partselect' 'trunc_ln107_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1875 [1/1] (0.00ns)   --->   "%tmp_899 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_47, i32 15" [top.cpp:107]   --->   Operation 1875 'bitselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_282)   --->   "%tmp_900 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_47, i32 39" [top.cpp:107]   --->   Operation 1876 'bitselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1877 [1/1] (0.00ns)   --->   "%zext_ln107_47 = zext i1 %tmp_899" [top.cpp:107]   --->   Operation 1877 'zext' 'zext_ln107_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1878 [1/1] (1.10ns)   --->   "%add_ln107_47 = add i24 %trunc_ln107_46, i24 %zext_ln107_47" [top.cpp:107]   --->   Operation 1878 'add' 'add_ln107_47' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1879 [1/1] (0.00ns)   --->   "%tmp_901 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_47, i32 23" [top.cpp:107]   --->   Operation 1879 'bitselect' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_282)   --->   "%xor_ln107_235 = xor i1 %tmp_901, i1 1" [top.cpp:107]   --->   Operation 1880 'xor' 'xor_ln107_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1881 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_282 = and i1 %tmp_900, i1 %xor_ln107_235" [top.cpp:107]   --->   Operation 1881 'and' 'and_ln107_282' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_286)   --->   "%tmp_902 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_47, i32 40" [top.cpp:107]   --->   Operation 1882 'bitselect' 'tmp_902' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1883 [1/1] (0.00ns)   --->   "%tmp_903 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_47, i32 41" [top.cpp:107]   --->   Operation 1883 'partselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1884 [1/1] (0.89ns)   --->   "%icmp_ln107_141 = icmp_eq  i7 %tmp_903, i7 127" [top.cpp:107]   --->   Operation 1884 'icmp' 'icmp_ln107_141' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1885 [1/1] (0.00ns)   --->   "%tmp_904 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_47, i32 40" [top.cpp:107]   --->   Operation 1885 'partselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1886 [1/1] (0.90ns)   --->   "%icmp_ln107_142 = icmp_eq  i8 %tmp_904, i8 255" [top.cpp:107]   --->   Operation 1886 'icmp' 'icmp_ln107_142' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1887 [1/1] (0.90ns)   --->   "%icmp_ln107_143 = icmp_eq  i8 %tmp_904, i8 0" [top.cpp:107]   --->   Operation 1887 'icmp' 'icmp_ln107_143' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_285)   --->   "%select_ln107_188 = select i1 %and_ln107_282, i1 %icmp_ln107_142, i1 %icmp_ln107_143" [top.cpp:107]   --->   Operation 1888 'select' 'select_ln107_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_286)   --->   "%xor_ln107_236 = xor i1 %tmp_902, i1 1" [top.cpp:107]   --->   Operation 1889 'xor' 'xor_ln107_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_286)   --->   "%and_ln107_283 = and i1 %icmp_ln107_141, i1 %xor_ln107_236" [top.cpp:107]   --->   Operation 1890 'and' 'and_ln107_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_286)   --->   "%select_ln107_189 = select i1 %and_ln107_282, i1 %and_ln107_283, i1 %icmp_ln107_142" [top.cpp:107]   --->   Operation 1891 'select' 'select_ln107_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_95)   --->   "%and_ln107_284 = and i1 %and_ln107_282, i1 %icmp_ln107_142" [top.cpp:107]   --->   Operation 1892 'and' 'and_ln107_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_285)   --->   "%xor_ln107_237 = xor i1 %select_ln107_188, i1 1" [top.cpp:107]   --->   Operation 1893 'xor' 'xor_ln107_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_285)   --->   "%or_ln107_94 = or i1 %tmp_901, i1 %xor_ln107_237" [top.cpp:107]   --->   Operation 1894 'or' 'or_ln107_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_285)   --->   "%xor_ln107_238 = xor i1 %tmp_898, i1 1" [top.cpp:107]   --->   Operation 1895 'xor' 'xor_ln107_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1896 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_285 = and i1 %or_ln107_94, i1 %xor_ln107_238" [top.cpp:107]   --->   Operation 1896 'and' 'and_ln107_285' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1897 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_286 = and i1 %tmp_901, i1 %select_ln107_189" [top.cpp:107]   --->   Operation 1897 'and' 'and_ln107_286' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_95)   --->   "%or_ln107_175 = or i1 %and_ln107_284, i1 %and_ln107_286" [top.cpp:107]   --->   Operation 1898 'or' 'or_ln107_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_95)   --->   "%xor_ln107_239 = xor i1 %or_ln107_175, i1 1" [top.cpp:107]   --->   Operation 1899 'xor' 'xor_ln107_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_95)   --->   "%and_ln107_287 = and i1 %tmp_898, i1 %xor_ln107_239" [top.cpp:107]   --->   Operation 1900 'and' 'and_ln107_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_191)   --->   "%select_ln107_190 = select i1 %and_ln107_285, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1901 'select' 'select_ln107_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1902 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_95 = or i1 %and_ln107_285, i1 %and_ln107_287" [top.cpp:107]   --->   Operation 1902 'or' 'or_ln107_95' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1903 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_191 = select i1 %or_ln107_95, i24 %select_ln107_190, i24 %add_ln107_47" [top.cpp:107]   --->   Operation 1903 'select' 'select_ln107_191' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1904 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_260 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_259" [top.cpp:107]   --->   Operation 1904 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_260' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln107_48 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_260" [top.cpp:107]   --->   Operation 1905 'sext' 'sext_ln107_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1906 [1/1] (3.38ns)   --->   "%mul_ln107_48 = mul i48 %sext_ln107_48, i48 %conv7_i_48_cast" [top.cpp:107]   --->   Operation 1906 'mul' 'mul_ln107_48' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1907 [1/1] (0.00ns)   --->   "%tmp_905 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_48, i32 47" [top.cpp:107]   --->   Operation 1907 'bitselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1908 [1/1] (0.00ns)   --->   "%trunc_ln107_47 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_48, i32 16, i32 39" [top.cpp:107]   --->   Operation 1908 'partselect' 'trunc_ln107_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1909 [1/1] (0.00ns)   --->   "%tmp_906 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_48, i32 15" [top.cpp:107]   --->   Operation 1909 'bitselect' 'tmp_906' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_288)   --->   "%tmp_907 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_48, i32 39" [top.cpp:107]   --->   Operation 1910 'bitselect' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1911 [1/1] (0.00ns)   --->   "%zext_ln107_48 = zext i1 %tmp_906" [top.cpp:107]   --->   Operation 1911 'zext' 'zext_ln107_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1912 [1/1] (1.10ns)   --->   "%add_ln107_48 = add i24 %trunc_ln107_47, i24 %zext_ln107_48" [top.cpp:107]   --->   Operation 1912 'add' 'add_ln107_48' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1913 [1/1] (0.00ns)   --->   "%tmp_908 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_48, i32 23" [top.cpp:107]   --->   Operation 1913 'bitselect' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_288)   --->   "%xor_ln107_240 = xor i1 %tmp_908, i1 1" [top.cpp:107]   --->   Operation 1914 'xor' 'xor_ln107_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1915 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_288 = and i1 %tmp_907, i1 %xor_ln107_240" [top.cpp:107]   --->   Operation 1915 'and' 'and_ln107_288' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_292)   --->   "%tmp_909 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_48, i32 40" [top.cpp:107]   --->   Operation 1916 'bitselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1917 [1/1] (0.00ns)   --->   "%tmp_910 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_48, i32 41" [top.cpp:107]   --->   Operation 1917 'partselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1918 [1/1] (0.89ns)   --->   "%icmp_ln107_144 = icmp_eq  i7 %tmp_910, i7 127" [top.cpp:107]   --->   Operation 1918 'icmp' 'icmp_ln107_144' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1919 [1/1] (0.00ns)   --->   "%tmp_911 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_48, i32 40" [top.cpp:107]   --->   Operation 1919 'partselect' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1920 [1/1] (0.90ns)   --->   "%icmp_ln107_145 = icmp_eq  i8 %tmp_911, i8 255" [top.cpp:107]   --->   Operation 1920 'icmp' 'icmp_ln107_145' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1921 [1/1] (0.90ns)   --->   "%icmp_ln107_146 = icmp_eq  i8 %tmp_911, i8 0" [top.cpp:107]   --->   Operation 1921 'icmp' 'icmp_ln107_146' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_291)   --->   "%select_ln107_192 = select i1 %and_ln107_288, i1 %icmp_ln107_145, i1 %icmp_ln107_146" [top.cpp:107]   --->   Operation 1922 'select' 'select_ln107_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_292)   --->   "%xor_ln107_241 = xor i1 %tmp_909, i1 1" [top.cpp:107]   --->   Operation 1923 'xor' 'xor_ln107_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_292)   --->   "%and_ln107_289 = and i1 %icmp_ln107_144, i1 %xor_ln107_241" [top.cpp:107]   --->   Operation 1924 'and' 'and_ln107_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_292)   --->   "%select_ln107_193 = select i1 %and_ln107_288, i1 %and_ln107_289, i1 %icmp_ln107_145" [top.cpp:107]   --->   Operation 1925 'select' 'select_ln107_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_97)   --->   "%and_ln107_290 = and i1 %and_ln107_288, i1 %icmp_ln107_145" [top.cpp:107]   --->   Operation 1926 'and' 'and_ln107_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_291)   --->   "%xor_ln107_242 = xor i1 %select_ln107_192, i1 1" [top.cpp:107]   --->   Operation 1927 'xor' 'xor_ln107_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_291)   --->   "%or_ln107_96 = or i1 %tmp_908, i1 %xor_ln107_242" [top.cpp:107]   --->   Operation 1928 'or' 'or_ln107_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_291)   --->   "%xor_ln107_243 = xor i1 %tmp_905, i1 1" [top.cpp:107]   --->   Operation 1929 'xor' 'xor_ln107_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1930 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_291 = and i1 %or_ln107_96, i1 %xor_ln107_243" [top.cpp:107]   --->   Operation 1930 'and' 'and_ln107_291' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1931 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_292 = and i1 %tmp_908, i1 %select_ln107_193" [top.cpp:107]   --->   Operation 1931 'and' 'and_ln107_292' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_97)   --->   "%or_ln107_176 = or i1 %and_ln107_290, i1 %and_ln107_292" [top.cpp:107]   --->   Operation 1932 'or' 'or_ln107_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_97)   --->   "%xor_ln107_244 = xor i1 %or_ln107_176, i1 1" [top.cpp:107]   --->   Operation 1933 'xor' 'xor_ln107_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_97)   --->   "%and_ln107_293 = and i1 %tmp_905, i1 %xor_ln107_244" [top.cpp:107]   --->   Operation 1934 'and' 'and_ln107_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_195)   --->   "%select_ln107_194 = select i1 %and_ln107_291, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1935 'select' 'select_ln107_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1936 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_97 = or i1 %and_ln107_291, i1 %and_ln107_293" [top.cpp:107]   --->   Operation 1936 'or' 'or_ln107_97' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1937 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_195 = select i1 %or_ln107_97, i24 %select_ln107_194, i24 %add_ln107_48" [top.cpp:107]   --->   Operation 1937 'select' 'select_ln107_195' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1938 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_262 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_261" [top.cpp:107]   --->   Operation 1938 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_262' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln107_49 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_262" [top.cpp:107]   --->   Operation 1939 'sext' 'sext_ln107_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1940 [1/1] (3.38ns)   --->   "%mul_ln107_49 = mul i48 %sext_ln107_49, i48 %conv7_i_49_cast" [top.cpp:107]   --->   Operation 1940 'mul' 'mul_ln107_49' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1941 [1/1] (0.00ns)   --->   "%tmp_912 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_49, i32 47" [top.cpp:107]   --->   Operation 1941 'bitselect' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1942 [1/1] (0.00ns)   --->   "%trunc_ln107_48 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_49, i32 16, i32 39" [top.cpp:107]   --->   Operation 1942 'partselect' 'trunc_ln107_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1943 [1/1] (0.00ns)   --->   "%tmp_913 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_49, i32 15" [top.cpp:107]   --->   Operation 1943 'bitselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_294)   --->   "%tmp_914 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_49, i32 39" [top.cpp:107]   --->   Operation 1944 'bitselect' 'tmp_914' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1945 [1/1] (0.00ns)   --->   "%zext_ln107_49 = zext i1 %tmp_913" [top.cpp:107]   --->   Operation 1945 'zext' 'zext_ln107_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1946 [1/1] (1.10ns)   --->   "%add_ln107_49 = add i24 %trunc_ln107_48, i24 %zext_ln107_49" [top.cpp:107]   --->   Operation 1946 'add' 'add_ln107_49' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1947 [1/1] (0.00ns)   --->   "%tmp_915 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_49, i32 23" [top.cpp:107]   --->   Operation 1947 'bitselect' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_294)   --->   "%xor_ln107_245 = xor i1 %tmp_915, i1 1" [top.cpp:107]   --->   Operation 1948 'xor' 'xor_ln107_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1949 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_294 = and i1 %tmp_914, i1 %xor_ln107_245" [top.cpp:107]   --->   Operation 1949 'and' 'and_ln107_294' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_298)   --->   "%tmp_916 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_49, i32 40" [top.cpp:107]   --->   Operation 1950 'bitselect' 'tmp_916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1951 [1/1] (0.00ns)   --->   "%tmp_917 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_49, i32 41" [top.cpp:107]   --->   Operation 1951 'partselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1952 [1/1] (0.89ns)   --->   "%icmp_ln107_147 = icmp_eq  i7 %tmp_917, i7 127" [top.cpp:107]   --->   Operation 1952 'icmp' 'icmp_ln107_147' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1953 [1/1] (0.00ns)   --->   "%tmp_918 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_49, i32 40" [top.cpp:107]   --->   Operation 1953 'partselect' 'tmp_918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1954 [1/1] (0.90ns)   --->   "%icmp_ln107_148 = icmp_eq  i8 %tmp_918, i8 255" [top.cpp:107]   --->   Operation 1954 'icmp' 'icmp_ln107_148' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1955 [1/1] (0.90ns)   --->   "%icmp_ln107_149 = icmp_eq  i8 %tmp_918, i8 0" [top.cpp:107]   --->   Operation 1955 'icmp' 'icmp_ln107_149' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_297)   --->   "%select_ln107_196 = select i1 %and_ln107_294, i1 %icmp_ln107_148, i1 %icmp_ln107_149" [top.cpp:107]   --->   Operation 1956 'select' 'select_ln107_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_298)   --->   "%xor_ln107_246 = xor i1 %tmp_916, i1 1" [top.cpp:107]   --->   Operation 1957 'xor' 'xor_ln107_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_298)   --->   "%and_ln107_295 = and i1 %icmp_ln107_147, i1 %xor_ln107_246" [top.cpp:107]   --->   Operation 1958 'and' 'and_ln107_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_298)   --->   "%select_ln107_197 = select i1 %and_ln107_294, i1 %and_ln107_295, i1 %icmp_ln107_148" [top.cpp:107]   --->   Operation 1959 'select' 'select_ln107_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_99)   --->   "%and_ln107_296 = and i1 %and_ln107_294, i1 %icmp_ln107_148" [top.cpp:107]   --->   Operation 1960 'and' 'and_ln107_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_297)   --->   "%xor_ln107_247 = xor i1 %select_ln107_196, i1 1" [top.cpp:107]   --->   Operation 1961 'xor' 'xor_ln107_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_297)   --->   "%or_ln107_98 = or i1 %tmp_915, i1 %xor_ln107_247" [top.cpp:107]   --->   Operation 1962 'or' 'or_ln107_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_297)   --->   "%xor_ln107_248 = xor i1 %tmp_912, i1 1" [top.cpp:107]   --->   Operation 1963 'xor' 'xor_ln107_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1964 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_297 = and i1 %or_ln107_98, i1 %xor_ln107_248" [top.cpp:107]   --->   Operation 1964 'and' 'and_ln107_297' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1965 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_298 = and i1 %tmp_915, i1 %select_ln107_197" [top.cpp:107]   --->   Operation 1965 'and' 'and_ln107_298' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_99)   --->   "%or_ln107_177 = or i1 %and_ln107_296, i1 %and_ln107_298" [top.cpp:107]   --->   Operation 1966 'or' 'or_ln107_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_99)   --->   "%xor_ln107_249 = xor i1 %or_ln107_177, i1 1" [top.cpp:107]   --->   Operation 1967 'xor' 'xor_ln107_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_99)   --->   "%and_ln107_299 = and i1 %tmp_912, i1 %xor_ln107_249" [top.cpp:107]   --->   Operation 1968 'and' 'and_ln107_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_199)   --->   "%select_ln107_198 = select i1 %and_ln107_297, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 1969 'select' 'select_ln107_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1970 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_99 = or i1 %and_ln107_297, i1 %and_ln107_299" [top.cpp:107]   --->   Operation 1970 'or' 'or_ln107_99' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1971 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_199 = select i1 %or_ln107_99, i24 %select_ln107_198, i24 %add_ln107_49" [top.cpp:107]   --->   Operation 1971 'select' 'select_ln107_199' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1972 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_264 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_263" [top.cpp:107]   --->   Operation 1972 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_264' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln107_50 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_264" [top.cpp:107]   --->   Operation 1973 'sext' 'sext_ln107_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1974 [1/1] (3.38ns)   --->   "%mul_ln107_50 = mul i48 %sext_ln107_50, i48 %conv7_i_50_cast" [top.cpp:107]   --->   Operation 1974 'mul' 'mul_ln107_50' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1975 [1/1] (0.00ns)   --->   "%tmp_919 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_50, i32 47" [top.cpp:107]   --->   Operation 1975 'bitselect' 'tmp_919' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1976 [1/1] (0.00ns)   --->   "%trunc_ln107_49 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_50, i32 16, i32 39" [top.cpp:107]   --->   Operation 1976 'partselect' 'trunc_ln107_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1977 [1/1] (0.00ns)   --->   "%tmp_920 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_50, i32 15" [top.cpp:107]   --->   Operation 1977 'bitselect' 'tmp_920' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_300)   --->   "%tmp_921 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_50, i32 39" [top.cpp:107]   --->   Operation 1978 'bitselect' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1979 [1/1] (0.00ns)   --->   "%zext_ln107_50 = zext i1 %tmp_920" [top.cpp:107]   --->   Operation 1979 'zext' 'zext_ln107_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1980 [1/1] (1.10ns)   --->   "%add_ln107_50 = add i24 %trunc_ln107_49, i24 %zext_ln107_50" [top.cpp:107]   --->   Operation 1980 'add' 'add_ln107_50' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1981 [1/1] (0.00ns)   --->   "%tmp_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_50, i32 23" [top.cpp:107]   --->   Operation 1981 'bitselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_300)   --->   "%xor_ln107_250 = xor i1 %tmp_922, i1 1" [top.cpp:107]   --->   Operation 1982 'xor' 'xor_ln107_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1983 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_300 = and i1 %tmp_921, i1 %xor_ln107_250" [top.cpp:107]   --->   Operation 1983 'and' 'and_ln107_300' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_304)   --->   "%tmp_923 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_50, i32 40" [top.cpp:107]   --->   Operation 1984 'bitselect' 'tmp_923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1985 [1/1] (0.00ns)   --->   "%tmp_924 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_50, i32 41" [top.cpp:107]   --->   Operation 1985 'partselect' 'tmp_924' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1986 [1/1] (0.89ns)   --->   "%icmp_ln107_150 = icmp_eq  i7 %tmp_924, i7 127" [top.cpp:107]   --->   Operation 1986 'icmp' 'icmp_ln107_150' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1987 [1/1] (0.00ns)   --->   "%tmp_925 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_50, i32 40" [top.cpp:107]   --->   Operation 1987 'partselect' 'tmp_925' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1988 [1/1] (0.90ns)   --->   "%icmp_ln107_151 = icmp_eq  i8 %tmp_925, i8 255" [top.cpp:107]   --->   Operation 1988 'icmp' 'icmp_ln107_151' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1989 [1/1] (0.90ns)   --->   "%icmp_ln107_152 = icmp_eq  i8 %tmp_925, i8 0" [top.cpp:107]   --->   Operation 1989 'icmp' 'icmp_ln107_152' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_303)   --->   "%select_ln107_200 = select i1 %and_ln107_300, i1 %icmp_ln107_151, i1 %icmp_ln107_152" [top.cpp:107]   --->   Operation 1990 'select' 'select_ln107_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_304)   --->   "%xor_ln107_251 = xor i1 %tmp_923, i1 1" [top.cpp:107]   --->   Operation 1991 'xor' 'xor_ln107_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_304)   --->   "%and_ln107_301 = and i1 %icmp_ln107_150, i1 %xor_ln107_251" [top.cpp:107]   --->   Operation 1992 'and' 'and_ln107_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_304)   --->   "%select_ln107_201 = select i1 %and_ln107_300, i1 %and_ln107_301, i1 %icmp_ln107_151" [top.cpp:107]   --->   Operation 1993 'select' 'select_ln107_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_101)   --->   "%and_ln107_302 = and i1 %and_ln107_300, i1 %icmp_ln107_151" [top.cpp:107]   --->   Operation 1994 'and' 'and_ln107_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_303)   --->   "%xor_ln107_252 = xor i1 %select_ln107_200, i1 1" [top.cpp:107]   --->   Operation 1995 'xor' 'xor_ln107_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_303)   --->   "%or_ln107_100 = or i1 %tmp_922, i1 %xor_ln107_252" [top.cpp:107]   --->   Operation 1996 'or' 'or_ln107_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_303)   --->   "%xor_ln107_253 = xor i1 %tmp_919, i1 1" [top.cpp:107]   --->   Operation 1997 'xor' 'xor_ln107_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1998 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_303 = and i1 %or_ln107_100, i1 %xor_ln107_253" [top.cpp:107]   --->   Operation 1998 'and' 'and_ln107_303' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1999 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_304 = and i1 %tmp_922, i1 %select_ln107_201" [top.cpp:107]   --->   Operation 1999 'and' 'and_ln107_304' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_101)   --->   "%or_ln107_178 = or i1 %and_ln107_302, i1 %and_ln107_304" [top.cpp:107]   --->   Operation 2000 'or' 'or_ln107_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_101)   --->   "%xor_ln107_254 = xor i1 %or_ln107_178, i1 1" [top.cpp:107]   --->   Operation 2001 'xor' 'xor_ln107_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_101)   --->   "%and_ln107_305 = and i1 %tmp_919, i1 %xor_ln107_254" [top.cpp:107]   --->   Operation 2002 'and' 'and_ln107_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_203)   --->   "%select_ln107_202 = select i1 %and_ln107_303, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 2003 'select' 'select_ln107_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2004 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_101 = or i1 %and_ln107_303, i1 %and_ln107_305" [top.cpp:107]   --->   Operation 2004 'or' 'or_ln107_101' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2005 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_203 = select i1 %or_ln107_101, i24 %select_ln107_202, i24 %add_ln107_50" [top.cpp:107]   --->   Operation 2005 'select' 'select_ln107_203' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2006 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_266 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_265" [top.cpp:107]   --->   Operation 2006 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_266' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln107_51 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_266" [top.cpp:107]   --->   Operation 2007 'sext' 'sext_ln107_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2008 [1/1] (3.38ns)   --->   "%mul_ln107_51 = mul i48 %sext_ln107_51, i48 %conv7_i_51_cast" [top.cpp:107]   --->   Operation 2008 'mul' 'mul_ln107_51' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2009 [1/1] (0.00ns)   --->   "%tmp_926 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_51, i32 47" [top.cpp:107]   --->   Operation 2009 'bitselect' 'tmp_926' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2010 [1/1] (0.00ns)   --->   "%trunc_ln107_50 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_51, i32 16, i32 39" [top.cpp:107]   --->   Operation 2010 'partselect' 'trunc_ln107_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2011 [1/1] (0.00ns)   --->   "%tmp_927 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_51, i32 15" [top.cpp:107]   --->   Operation 2011 'bitselect' 'tmp_927' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_306)   --->   "%tmp_928 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_51, i32 39" [top.cpp:107]   --->   Operation 2012 'bitselect' 'tmp_928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2013 [1/1] (0.00ns)   --->   "%zext_ln107_51 = zext i1 %tmp_927" [top.cpp:107]   --->   Operation 2013 'zext' 'zext_ln107_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2014 [1/1] (1.10ns)   --->   "%add_ln107_51 = add i24 %trunc_ln107_50, i24 %zext_ln107_51" [top.cpp:107]   --->   Operation 2014 'add' 'add_ln107_51' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2015 [1/1] (0.00ns)   --->   "%tmp_929 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_51, i32 23" [top.cpp:107]   --->   Operation 2015 'bitselect' 'tmp_929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_306)   --->   "%xor_ln107_255 = xor i1 %tmp_929, i1 1" [top.cpp:107]   --->   Operation 2016 'xor' 'xor_ln107_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2017 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_306 = and i1 %tmp_928, i1 %xor_ln107_255" [top.cpp:107]   --->   Operation 2017 'and' 'and_ln107_306' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_310)   --->   "%tmp_930 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_51, i32 40" [top.cpp:107]   --->   Operation 2018 'bitselect' 'tmp_930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2019 [1/1] (0.00ns)   --->   "%tmp_931 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_51, i32 41" [top.cpp:107]   --->   Operation 2019 'partselect' 'tmp_931' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2020 [1/1] (0.89ns)   --->   "%icmp_ln107_153 = icmp_eq  i7 %tmp_931, i7 127" [top.cpp:107]   --->   Operation 2020 'icmp' 'icmp_ln107_153' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2021 [1/1] (0.00ns)   --->   "%tmp_932 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_51, i32 40" [top.cpp:107]   --->   Operation 2021 'partselect' 'tmp_932' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2022 [1/1] (0.90ns)   --->   "%icmp_ln107_154 = icmp_eq  i8 %tmp_932, i8 255" [top.cpp:107]   --->   Operation 2022 'icmp' 'icmp_ln107_154' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2023 [1/1] (0.90ns)   --->   "%icmp_ln107_155 = icmp_eq  i8 %tmp_932, i8 0" [top.cpp:107]   --->   Operation 2023 'icmp' 'icmp_ln107_155' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_309)   --->   "%select_ln107_204 = select i1 %and_ln107_306, i1 %icmp_ln107_154, i1 %icmp_ln107_155" [top.cpp:107]   --->   Operation 2024 'select' 'select_ln107_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_310)   --->   "%xor_ln107_256 = xor i1 %tmp_930, i1 1" [top.cpp:107]   --->   Operation 2025 'xor' 'xor_ln107_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_310)   --->   "%and_ln107_307 = and i1 %icmp_ln107_153, i1 %xor_ln107_256" [top.cpp:107]   --->   Operation 2026 'and' 'and_ln107_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_310)   --->   "%select_ln107_205 = select i1 %and_ln107_306, i1 %and_ln107_307, i1 %icmp_ln107_154" [top.cpp:107]   --->   Operation 2027 'select' 'select_ln107_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_103)   --->   "%and_ln107_308 = and i1 %and_ln107_306, i1 %icmp_ln107_154" [top.cpp:107]   --->   Operation 2028 'and' 'and_ln107_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_309)   --->   "%xor_ln107_257 = xor i1 %select_ln107_204, i1 1" [top.cpp:107]   --->   Operation 2029 'xor' 'xor_ln107_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_309)   --->   "%or_ln107_102 = or i1 %tmp_929, i1 %xor_ln107_257" [top.cpp:107]   --->   Operation 2030 'or' 'or_ln107_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_309)   --->   "%xor_ln107_258 = xor i1 %tmp_926, i1 1" [top.cpp:107]   --->   Operation 2031 'xor' 'xor_ln107_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2032 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_309 = and i1 %or_ln107_102, i1 %xor_ln107_258" [top.cpp:107]   --->   Operation 2032 'and' 'and_ln107_309' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2033 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_310 = and i1 %tmp_929, i1 %select_ln107_205" [top.cpp:107]   --->   Operation 2033 'and' 'and_ln107_310' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_103)   --->   "%or_ln107_179 = or i1 %and_ln107_308, i1 %and_ln107_310" [top.cpp:107]   --->   Operation 2034 'or' 'or_ln107_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_103)   --->   "%xor_ln107_259 = xor i1 %or_ln107_179, i1 1" [top.cpp:107]   --->   Operation 2035 'xor' 'xor_ln107_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_103)   --->   "%and_ln107_311 = and i1 %tmp_926, i1 %xor_ln107_259" [top.cpp:107]   --->   Operation 2036 'and' 'and_ln107_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_207)   --->   "%select_ln107_206 = select i1 %and_ln107_309, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 2037 'select' 'select_ln107_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2038 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_103 = or i1 %and_ln107_309, i1 %and_ln107_311" [top.cpp:107]   --->   Operation 2038 'or' 'or_ln107_103' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2039 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_207 = select i1 %or_ln107_103, i24 %select_ln107_206, i24 %add_ln107_51" [top.cpp:107]   --->   Operation 2039 'select' 'select_ln107_207' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2040 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_268 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_267" [top.cpp:107]   --->   Operation 2040 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_268' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 2041 [1/1] (0.00ns)   --->   "%sext_ln107_52 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_268" [top.cpp:107]   --->   Operation 2041 'sext' 'sext_ln107_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2042 [1/1] (3.38ns)   --->   "%mul_ln107_52 = mul i48 %sext_ln107_52, i48 %conv7_i_52_cast" [top.cpp:107]   --->   Operation 2042 'mul' 'mul_ln107_52' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp_933 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_52, i32 47" [top.cpp:107]   --->   Operation 2043 'bitselect' 'tmp_933' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2044 [1/1] (0.00ns)   --->   "%trunc_ln107_51 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_52, i32 16, i32 39" [top.cpp:107]   --->   Operation 2044 'partselect' 'trunc_ln107_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2045 [1/1] (0.00ns)   --->   "%tmp_934 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_52, i32 15" [top.cpp:107]   --->   Operation 2045 'bitselect' 'tmp_934' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_312)   --->   "%tmp_935 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_52, i32 39" [top.cpp:107]   --->   Operation 2046 'bitselect' 'tmp_935' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2047 [1/1] (0.00ns)   --->   "%zext_ln107_52 = zext i1 %tmp_934" [top.cpp:107]   --->   Operation 2047 'zext' 'zext_ln107_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2048 [1/1] (1.10ns)   --->   "%add_ln107_52 = add i24 %trunc_ln107_51, i24 %zext_ln107_52" [top.cpp:107]   --->   Operation 2048 'add' 'add_ln107_52' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2049 [1/1] (0.00ns)   --->   "%tmp_936 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_52, i32 23" [top.cpp:107]   --->   Operation 2049 'bitselect' 'tmp_936' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_312)   --->   "%xor_ln107_260 = xor i1 %tmp_936, i1 1" [top.cpp:107]   --->   Operation 2050 'xor' 'xor_ln107_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2051 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_312 = and i1 %tmp_935, i1 %xor_ln107_260" [top.cpp:107]   --->   Operation 2051 'and' 'and_ln107_312' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_316)   --->   "%tmp_937 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_52, i32 40" [top.cpp:107]   --->   Operation 2052 'bitselect' 'tmp_937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2053 [1/1] (0.00ns)   --->   "%tmp_938 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_52, i32 41" [top.cpp:107]   --->   Operation 2053 'partselect' 'tmp_938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2054 [1/1] (0.89ns)   --->   "%icmp_ln107_156 = icmp_eq  i7 %tmp_938, i7 127" [top.cpp:107]   --->   Operation 2054 'icmp' 'icmp_ln107_156' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2055 [1/1] (0.00ns)   --->   "%tmp_939 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_52, i32 40" [top.cpp:107]   --->   Operation 2055 'partselect' 'tmp_939' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2056 [1/1] (0.90ns)   --->   "%icmp_ln107_157 = icmp_eq  i8 %tmp_939, i8 255" [top.cpp:107]   --->   Operation 2056 'icmp' 'icmp_ln107_157' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2057 [1/1] (0.90ns)   --->   "%icmp_ln107_158 = icmp_eq  i8 %tmp_939, i8 0" [top.cpp:107]   --->   Operation 2057 'icmp' 'icmp_ln107_158' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_315)   --->   "%select_ln107_208 = select i1 %and_ln107_312, i1 %icmp_ln107_157, i1 %icmp_ln107_158" [top.cpp:107]   --->   Operation 2058 'select' 'select_ln107_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_316)   --->   "%xor_ln107_261 = xor i1 %tmp_937, i1 1" [top.cpp:107]   --->   Operation 2059 'xor' 'xor_ln107_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_316)   --->   "%and_ln107_313 = and i1 %icmp_ln107_156, i1 %xor_ln107_261" [top.cpp:107]   --->   Operation 2060 'and' 'and_ln107_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_316)   --->   "%select_ln107_209 = select i1 %and_ln107_312, i1 %and_ln107_313, i1 %icmp_ln107_157" [top.cpp:107]   --->   Operation 2061 'select' 'select_ln107_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_105)   --->   "%and_ln107_314 = and i1 %and_ln107_312, i1 %icmp_ln107_157" [top.cpp:107]   --->   Operation 2062 'and' 'and_ln107_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_315)   --->   "%xor_ln107_262 = xor i1 %select_ln107_208, i1 1" [top.cpp:107]   --->   Operation 2063 'xor' 'xor_ln107_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_315)   --->   "%or_ln107_104 = or i1 %tmp_936, i1 %xor_ln107_262" [top.cpp:107]   --->   Operation 2064 'or' 'or_ln107_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_315)   --->   "%xor_ln107_263 = xor i1 %tmp_933, i1 1" [top.cpp:107]   --->   Operation 2065 'xor' 'xor_ln107_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2066 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_315 = and i1 %or_ln107_104, i1 %xor_ln107_263" [top.cpp:107]   --->   Operation 2066 'and' 'and_ln107_315' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2067 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_316 = and i1 %tmp_936, i1 %select_ln107_209" [top.cpp:107]   --->   Operation 2067 'and' 'and_ln107_316' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_105)   --->   "%or_ln107_180 = or i1 %and_ln107_314, i1 %and_ln107_316" [top.cpp:107]   --->   Operation 2068 'or' 'or_ln107_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_105)   --->   "%xor_ln107_264 = xor i1 %or_ln107_180, i1 1" [top.cpp:107]   --->   Operation 2069 'xor' 'xor_ln107_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_105)   --->   "%and_ln107_317 = and i1 %tmp_933, i1 %xor_ln107_264" [top.cpp:107]   --->   Operation 2070 'and' 'and_ln107_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_211)   --->   "%select_ln107_210 = select i1 %and_ln107_315, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 2071 'select' 'select_ln107_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2072 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_105 = or i1 %and_ln107_315, i1 %and_ln107_317" [top.cpp:107]   --->   Operation 2072 'or' 'or_ln107_105' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2073 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_211 = select i1 %or_ln107_105, i24 %select_ln107_210, i24 %add_ln107_52" [top.cpp:107]   --->   Operation 2073 'select' 'select_ln107_211' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2074 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_270 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_269" [top.cpp:107]   --->   Operation 2074 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_270' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln107_53 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_270" [top.cpp:107]   --->   Operation 2075 'sext' 'sext_ln107_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2076 [1/1] (3.38ns)   --->   "%mul_ln107_53 = mul i48 %sext_ln107_53, i48 %conv7_i_53_cast" [top.cpp:107]   --->   Operation 2076 'mul' 'mul_ln107_53' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2077 [1/1] (0.00ns)   --->   "%tmp_940 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_53, i32 47" [top.cpp:107]   --->   Operation 2077 'bitselect' 'tmp_940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2078 [1/1] (0.00ns)   --->   "%trunc_ln107_52 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_53, i32 16, i32 39" [top.cpp:107]   --->   Operation 2078 'partselect' 'trunc_ln107_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2079 [1/1] (0.00ns)   --->   "%tmp_941 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_53, i32 15" [top.cpp:107]   --->   Operation 2079 'bitselect' 'tmp_941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_318)   --->   "%tmp_942 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_53, i32 39" [top.cpp:107]   --->   Operation 2080 'bitselect' 'tmp_942' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2081 [1/1] (0.00ns)   --->   "%zext_ln107_53 = zext i1 %tmp_941" [top.cpp:107]   --->   Operation 2081 'zext' 'zext_ln107_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2082 [1/1] (1.10ns)   --->   "%add_ln107_53 = add i24 %trunc_ln107_52, i24 %zext_ln107_53" [top.cpp:107]   --->   Operation 2082 'add' 'add_ln107_53' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2083 [1/1] (0.00ns)   --->   "%tmp_943 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_53, i32 23" [top.cpp:107]   --->   Operation 2083 'bitselect' 'tmp_943' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_318)   --->   "%xor_ln107_265 = xor i1 %tmp_943, i1 1" [top.cpp:107]   --->   Operation 2084 'xor' 'xor_ln107_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2085 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_318 = and i1 %tmp_942, i1 %xor_ln107_265" [top.cpp:107]   --->   Operation 2085 'and' 'and_ln107_318' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_322)   --->   "%tmp_944 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_53, i32 40" [top.cpp:107]   --->   Operation 2086 'bitselect' 'tmp_944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2087 [1/1] (0.00ns)   --->   "%tmp_945 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_53, i32 41" [top.cpp:107]   --->   Operation 2087 'partselect' 'tmp_945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2088 [1/1] (0.89ns)   --->   "%icmp_ln107_159 = icmp_eq  i7 %tmp_945, i7 127" [top.cpp:107]   --->   Operation 2088 'icmp' 'icmp_ln107_159' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2089 [1/1] (0.00ns)   --->   "%tmp_946 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_53, i32 40" [top.cpp:107]   --->   Operation 2089 'partselect' 'tmp_946' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2090 [1/1] (0.90ns)   --->   "%icmp_ln107_160 = icmp_eq  i8 %tmp_946, i8 255" [top.cpp:107]   --->   Operation 2090 'icmp' 'icmp_ln107_160' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2091 [1/1] (0.90ns)   --->   "%icmp_ln107_161 = icmp_eq  i8 %tmp_946, i8 0" [top.cpp:107]   --->   Operation 2091 'icmp' 'icmp_ln107_161' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_321)   --->   "%select_ln107_212 = select i1 %and_ln107_318, i1 %icmp_ln107_160, i1 %icmp_ln107_161" [top.cpp:107]   --->   Operation 2092 'select' 'select_ln107_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_322)   --->   "%xor_ln107_266 = xor i1 %tmp_944, i1 1" [top.cpp:107]   --->   Operation 2093 'xor' 'xor_ln107_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_322)   --->   "%and_ln107_319 = and i1 %icmp_ln107_159, i1 %xor_ln107_266" [top.cpp:107]   --->   Operation 2094 'and' 'and_ln107_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_322)   --->   "%select_ln107_213 = select i1 %and_ln107_318, i1 %and_ln107_319, i1 %icmp_ln107_160" [top.cpp:107]   --->   Operation 2095 'select' 'select_ln107_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_107)   --->   "%and_ln107_320 = and i1 %and_ln107_318, i1 %icmp_ln107_160" [top.cpp:107]   --->   Operation 2096 'and' 'and_ln107_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_321)   --->   "%xor_ln107_267 = xor i1 %select_ln107_212, i1 1" [top.cpp:107]   --->   Operation 2097 'xor' 'xor_ln107_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_321)   --->   "%or_ln107_106 = or i1 %tmp_943, i1 %xor_ln107_267" [top.cpp:107]   --->   Operation 2098 'or' 'or_ln107_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_321)   --->   "%xor_ln107_268 = xor i1 %tmp_940, i1 1" [top.cpp:107]   --->   Operation 2099 'xor' 'xor_ln107_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2100 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_321 = and i1 %or_ln107_106, i1 %xor_ln107_268" [top.cpp:107]   --->   Operation 2100 'and' 'and_ln107_321' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2101 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_322 = and i1 %tmp_943, i1 %select_ln107_213" [top.cpp:107]   --->   Operation 2101 'and' 'and_ln107_322' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_107)   --->   "%or_ln107_181 = or i1 %and_ln107_320, i1 %and_ln107_322" [top.cpp:107]   --->   Operation 2102 'or' 'or_ln107_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_107)   --->   "%xor_ln107_269 = xor i1 %or_ln107_181, i1 1" [top.cpp:107]   --->   Operation 2103 'xor' 'xor_ln107_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_107)   --->   "%and_ln107_323 = and i1 %tmp_940, i1 %xor_ln107_269" [top.cpp:107]   --->   Operation 2104 'and' 'and_ln107_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_215)   --->   "%select_ln107_214 = select i1 %and_ln107_321, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 2105 'select' 'select_ln107_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2106 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_107 = or i1 %and_ln107_321, i1 %and_ln107_323" [top.cpp:107]   --->   Operation 2106 'or' 'or_ln107_107' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2107 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_215 = select i1 %or_ln107_107, i24 %select_ln107_214, i24 %add_ln107_53" [top.cpp:107]   --->   Operation 2107 'select' 'select_ln107_215' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2108 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_272 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_271" [top.cpp:107]   --->   Operation 2108 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_272' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln107_54 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_272" [top.cpp:107]   --->   Operation 2109 'sext' 'sext_ln107_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2110 [1/1] (3.38ns)   --->   "%mul_ln107_54 = mul i48 %sext_ln107_54, i48 %conv7_i_54_cast" [top.cpp:107]   --->   Operation 2110 'mul' 'mul_ln107_54' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2111 [1/1] (0.00ns)   --->   "%tmp_947 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_54, i32 47" [top.cpp:107]   --->   Operation 2111 'bitselect' 'tmp_947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2112 [1/1] (0.00ns)   --->   "%trunc_ln107_53 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_54, i32 16, i32 39" [top.cpp:107]   --->   Operation 2112 'partselect' 'trunc_ln107_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2113 [1/1] (0.00ns)   --->   "%tmp_948 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_54, i32 15" [top.cpp:107]   --->   Operation 2113 'bitselect' 'tmp_948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_324)   --->   "%tmp_949 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_54, i32 39" [top.cpp:107]   --->   Operation 2114 'bitselect' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2115 [1/1] (0.00ns)   --->   "%zext_ln107_54 = zext i1 %tmp_948" [top.cpp:107]   --->   Operation 2115 'zext' 'zext_ln107_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2116 [1/1] (1.10ns)   --->   "%add_ln107_54 = add i24 %trunc_ln107_53, i24 %zext_ln107_54" [top.cpp:107]   --->   Operation 2116 'add' 'add_ln107_54' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2117 [1/1] (0.00ns)   --->   "%tmp_950 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_54, i32 23" [top.cpp:107]   --->   Operation 2117 'bitselect' 'tmp_950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_324)   --->   "%xor_ln107_270 = xor i1 %tmp_950, i1 1" [top.cpp:107]   --->   Operation 2118 'xor' 'xor_ln107_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2119 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_324 = and i1 %tmp_949, i1 %xor_ln107_270" [top.cpp:107]   --->   Operation 2119 'and' 'and_ln107_324' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_328)   --->   "%tmp_951 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_54, i32 40" [top.cpp:107]   --->   Operation 2120 'bitselect' 'tmp_951' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2121 [1/1] (0.00ns)   --->   "%tmp_952 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_54, i32 41" [top.cpp:107]   --->   Operation 2121 'partselect' 'tmp_952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2122 [1/1] (0.89ns)   --->   "%icmp_ln107_162 = icmp_eq  i7 %tmp_952, i7 127" [top.cpp:107]   --->   Operation 2122 'icmp' 'icmp_ln107_162' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2123 [1/1] (0.00ns)   --->   "%tmp_953 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_54, i32 40" [top.cpp:107]   --->   Operation 2123 'partselect' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2124 [1/1] (0.90ns)   --->   "%icmp_ln107_163 = icmp_eq  i8 %tmp_953, i8 255" [top.cpp:107]   --->   Operation 2124 'icmp' 'icmp_ln107_163' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2125 [1/1] (0.90ns)   --->   "%icmp_ln107_164 = icmp_eq  i8 %tmp_953, i8 0" [top.cpp:107]   --->   Operation 2125 'icmp' 'icmp_ln107_164' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_327)   --->   "%select_ln107_216 = select i1 %and_ln107_324, i1 %icmp_ln107_163, i1 %icmp_ln107_164" [top.cpp:107]   --->   Operation 2126 'select' 'select_ln107_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_328)   --->   "%xor_ln107_271 = xor i1 %tmp_951, i1 1" [top.cpp:107]   --->   Operation 2127 'xor' 'xor_ln107_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_328)   --->   "%and_ln107_325 = and i1 %icmp_ln107_162, i1 %xor_ln107_271" [top.cpp:107]   --->   Operation 2128 'and' 'and_ln107_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_328)   --->   "%select_ln107_217 = select i1 %and_ln107_324, i1 %and_ln107_325, i1 %icmp_ln107_163" [top.cpp:107]   --->   Operation 2129 'select' 'select_ln107_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_109)   --->   "%and_ln107_326 = and i1 %and_ln107_324, i1 %icmp_ln107_163" [top.cpp:107]   --->   Operation 2130 'and' 'and_ln107_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_327)   --->   "%xor_ln107_272 = xor i1 %select_ln107_216, i1 1" [top.cpp:107]   --->   Operation 2131 'xor' 'xor_ln107_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_327)   --->   "%or_ln107_108 = or i1 %tmp_950, i1 %xor_ln107_272" [top.cpp:107]   --->   Operation 2132 'or' 'or_ln107_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_327)   --->   "%xor_ln107_273 = xor i1 %tmp_947, i1 1" [top.cpp:107]   --->   Operation 2133 'xor' 'xor_ln107_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2134 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_327 = and i1 %or_ln107_108, i1 %xor_ln107_273" [top.cpp:107]   --->   Operation 2134 'and' 'and_ln107_327' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2135 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_328 = and i1 %tmp_950, i1 %select_ln107_217" [top.cpp:107]   --->   Operation 2135 'and' 'and_ln107_328' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_109)   --->   "%or_ln107_182 = or i1 %and_ln107_326, i1 %and_ln107_328" [top.cpp:107]   --->   Operation 2136 'or' 'or_ln107_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_109)   --->   "%xor_ln107_274 = xor i1 %or_ln107_182, i1 1" [top.cpp:107]   --->   Operation 2137 'xor' 'xor_ln107_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_109)   --->   "%and_ln107_329 = and i1 %tmp_947, i1 %xor_ln107_274" [top.cpp:107]   --->   Operation 2138 'and' 'and_ln107_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_219)   --->   "%select_ln107_218 = select i1 %and_ln107_327, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 2139 'select' 'select_ln107_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2140 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_109 = or i1 %and_ln107_327, i1 %and_ln107_329" [top.cpp:107]   --->   Operation 2140 'or' 'or_ln107_109' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2141 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_219 = select i1 %or_ln107_109, i24 %select_ln107_218, i24 %add_ln107_54" [top.cpp:107]   --->   Operation 2141 'select' 'select_ln107_219' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2142 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_274 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_273" [top.cpp:107]   --->   Operation 2142 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_274' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 2143 [1/1] (0.00ns)   --->   "%sext_ln107_55 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_274" [top.cpp:107]   --->   Operation 2143 'sext' 'sext_ln107_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2144 [1/1] (3.38ns)   --->   "%mul_ln107_55 = mul i48 %sext_ln107_55, i48 %conv7_i_55_cast" [top.cpp:107]   --->   Operation 2144 'mul' 'mul_ln107_55' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2145 [1/1] (0.00ns)   --->   "%tmp_954 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_55, i32 47" [top.cpp:107]   --->   Operation 2145 'bitselect' 'tmp_954' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2146 [1/1] (0.00ns)   --->   "%trunc_ln107_54 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_55, i32 16, i32 39" [top.cpp:107]   --->   Operation 2146 'partselect' 'trunc_ln107_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2147 [1/1] (0.00ns)   --->   "%tmp_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_55, i32 15" [top.cpp:107]   --->   Operation 2147 'bitselect' 'tmp_955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_330)   --->   "%tmp_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_55, i32 39" [top.cpp:107]   --->   Operation 2148 'bitselect' 'tmp_956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2149 [1/1] (0.00ns)   --->   "%zext_ln107_55 = zext i1 %tmp_955" [top.cpp:107]   --->   Operation 2149 'zext' 'zext_ln107_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2150 [1/1] (1.10ns)   --->   "%add_ln107_55 = add i24 %trunc_ln107_54, i24 %zext_ln107_55" [top.cpp:107]   --->   Operation 2150 'add' 'add_ln107_55' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2151 [1/1] (0.00ns)   --->   "%tmp_957 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_55, i32 23" [top.cpp:107]   --->   Operation 2151 'bitselect' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_330)   --->   "%xor_ln107_275 = xor i1 %tmp_957, i1 1" [top.cpp:107]   --->   Operation 2152 'xor' 'xor_ln107_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2153 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_330 = and i1 %tmp_956, i1 %xor_ln107_275" [top.cpp:107]   --->   Operation 2153 'and' 'and_ln107_330' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_334)   --->   "%tmp_958 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_55, i32 40" [top.cpp:107]   --->   Operation 2154 'bitselect' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2155 [1/1] (0.00ns)   --->   "%tmp_959 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_55, i32 41" [top.cpp:107]   --->   Operation 2155 'partselect' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2156 [1/1] (0.89ns)   --->   "%icmp_ln107_165 = icmp_eq  i7 %tmp_959, i7 127" [top.cpp:107]   --->   Operation 2156 'icmp' 'icmp_ln107_165' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2157 [1/1] (0.00ns)   --->   "%tmp_960 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_55, i32 40" [top.cpp:107]   --->   Operation 2157 'partselect' 'tmp_960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2158 [1/1] (0.90ns)   --->   "%icmp_ln107_166 = icmp_eq  i8 %tmp_960, i8 255" [top.cpp:107]   --->   Operation 2158 'icmp' 'icmp_ln107_166' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2159 [1/1] (0.90ns)   --->   "%icmp_ln107_167 = icmp_eq  i8 %tmp_960, i8 0" [top.cpp:107]   --->   Operation 2159 'icmp' 'icmp_ln107_167' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_333)   --->   "%select_ln107_220 = select i1 %and_ln107_330, i1 %icmp_ln107_166, i1 %icmp_ln107_167" [top.cpp:107]   --->   Operation 2160 'select' 'select_ln107_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_334)   --->   "%xor_ln107_276 = xor i1 %tmp_958, i1 1" [top.cpp:107]   --->   Operation 2161 'xor' 'xor_ln107_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_334)   --->   "%and_ln107_331 = and i1 %icmp_ln107_165, i1 %xor_ln107_276" [top.cpp:107]   --->   Operation 2162 'and' 'and_ln107_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_334)   --->   "%select_ln107_221 = select i1 %and_ln107_330, i1 %and_ln107_331, i1 %icmp_ln107_166" [top.cpp:107]   --->   Operation 2163 'select' 'select_ln107_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_111)   --->   "%and_ln107_332 = and i1 %and_ln107_330, i1 %icmp_ln107_166" [top.cpp:107]   --->   Operation 2164 'and' 'and_ln107_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_333)   --->   "%xor_ln107_277 = xor i1 %select_ln107_220, i1 1" [top.cpp:107]   --->   Operation 2165 'xor' 'xor_ln107_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_333)   --->   "%or_ln107_110 = or i1 %tmp_957, i1 %xor_ln107_277" [top.cpp:107]   --->   Operation 2166 'or' 'or_ln107_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_333)   --->   "%xor_ln107_278 = xor i1 %tmp_954, i1 1" [top.cpp:107]   --->   Operation 2167 'xor' 'xor_ln107_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2168 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_333 = and i1 %or_ln107_110, i1 %xor_ln107_278" [top.cpp:107]   --->   Operation 2168 'and' 'and_ln107_333' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2169 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_334 = and i1 %tmp_957, i1 %select_ln107_221" [top.cpp:107]   --->   Operation 2169 'and' 'and_ln107_334' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_111)   --->   "%or_ln107_183 = or i1 %and_ln107_332, i1 %and_ln107_334" [top.cpp:107]   --->   Operation 2170 'or' 'or_ln107_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_111)   --->   "%xor_ln107_279 = xor i1 %or_ln107_183, i1 1" [top.cpp:107]   --->   Operation 2171 'xor' 'xor_ln107_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_111)   --->   "%and_ln107_335 = and i1 %tmp_954, i1 %xor_ln107_279" [top.cpp:107]   --->   Operation 2172 'and' 'and_ln107_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_223)   --->   "%select_ln107_222 = select i1 %and_ln107_333, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 2173 'select' 'select_ln107_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2174 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_111 = or i1 %and_ln107_333, i1 %and_ln107_335" [top.cpp:107]   --->   Operation 2174 'or' 'or_ln107_111' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2175 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_223 = select i1 %or_ln107_111, i24 %select_ln107_222, i24 %add_ln107_55" [top.cpp:107]   --->   Operation 2175 'select' 'select_ln107_223' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2176 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_276 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_275" [top.cpp:107]   --->   Operation 2176 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_276' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln107_56 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_276" [top.cpp:107]   --->   Operation 2177 'sext' 'sext_ln107_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2178 [1/1] (3.38ns)   --->   "%mul_ln107_56 = mul i48 %sext_ln107_56, i48 %conv7_i_56_cast" [top.cpp:107]   --->   Operation 2178 'mul' 'mul_ln107_56' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2179 [1/1] (0.00ns)   --->   "%tmp_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_56, i32 47" [top.cpp:107]   --->   Operation 2179 'bitselect' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2180 [1/1] (0.00ns)   --->   "%trunc_ln107_55 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_56, i32 16, i32 39" [top.cpp:107]   --->   Operation 2180 'partselect' 'trunc_ln107_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2181 [1/1] (0.00ns)   --->   "%tmp_962 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_56, i32 15" [top.cpp:107]   --->   Operation 2181 'bitselect' 'tmp_962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_336)   --->   "%tmp_963 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_56, i32 39" [top.cpp:107]   --->   Operation 2182 'bitselect' 'tmp_963' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2183 [1/1] (0.00ns)   --->   "%zext_ln107_56 = zext i1 %tmp_962" [top.cpp:107]   --->   Operation 2183 'zext' 'zext_ln107_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2184 [1/1] (1.10ns)   --->   "%add_ln107_56 = add i24 %trunc_ln107_55, i24 %zext_ln107_56" [top.cpp:107]   --->   Operation 2184 'add' 'add_ln107_56' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2185 [1/1] (0.00ns)   --->   "%tmp_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_56, i32 23" [top.cpp:107]   --->   Operation 2185 'bitselect' 'tmp_964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_336)   --->   "%xor_ln107_280 = xor i1 %tmp_964, i1 1" [top.cpp:107]   --->   Operation 2186 'xor' 'xor_ln107_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2187 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_336 = and i1 %tmp_963, i1 %xor_ln107_280" [top.cpp:107]   --->   Operation 2187 'and' 'and_ln107_336' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_340)   --->   "%tmp_965 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_56, i32 40" [top.cpp:107]   --->   Operation 2188 'bitselect' 'tmp_965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2189 [1/1] (0.00ns)   --->   "%tmp_966 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_56, i32 41" [top.cpp:107]   --->   Operation 2189 'partselect' 'tmp_966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2190 [1/1] (0.89ns)   --->   "%icmp_ln107_168 = icmp_eq  i7 %tmp_966, i7 127" [top.cpp:107]   --->   Operation 2190 'icmp' 'icmp_ln107_168' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2191 [1/1] (0.00ns)   --->   "%tmp_967 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_56, i32 40" [top.cpp:107]   --->   Operation 2191 'partselect' 'tmp_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2192 [1/1] (0.90ns)   --->   "%icmp_ln107_169 = icmp_eq  i8 %tmp_967, i8 255" [top.cpp:107]   --->   Operation 2192 'icmp' 'icmp_ln107_169' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2193 [1/1] (0.90ns)   --->   "%icmp_ln107_170 = icmp_eq  i8 %tmp_967, i8 0" [top.cpp:107]   --->   Operation 2193 'icmp' 'icmp_ln107_170' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_339)   --->   "%select_ln107_224 = select i1 %and_ln107_336, i1 %icmp_ln107_169, i1 %icmp_ln107_170" [top.cpp:107]   --->   Operation 2194 'select' 'select_ln107_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_340)   --->   "%xor_ln107_281 = xor i1 %tmp_965, i1 1" [top.cpp:107]   --->   Operation 2195 'xor' 'xor_ln107_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_340)   --->   "%and_ln107_337 = and i1 %icmp_ln107_168, i1 %xor_ln107_281" [top.cpp:107]   --->   Operation 2196 'and' 'and_ln107_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_340)   --->   "%select_ln107_225 = select i1 %and_ln107_336, i1 %and_ln107_337, i1 %icmp_ln107_169" [top.cpp:107]   --->   Operation 2197 'select' 'select_ln107_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_113)   --->   "%and_ln107_338 = and i1 %and_ln107_336, i1 %icmp_ln107_169" [top.cpp:107]   --->   Operation 2198 'and' 'and_ln107_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_339)   --->   "%xor_ln107_282 = xor i1 %select_ln107_224, i1 1" [top.cpp:107]   --->   Operation 2199 'xor' 'xor_ln107_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_339)   --->   "%or_ln107_112 = or i1 %tmp_964, i1 %xor_ln107_282" [top.cpp:107]   --->   Operation 2200 'or' 'or_ln107_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_339)   --->   "%xor_ln107_283 = xor i1 %tmp_961, i1 1" [top.cpp:107]   --->   Operation 2201 'xor' 'xor_ln107_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2202 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_339 = and i1 %or_ln107_112, i1 %xor_ln107_283" [top.cpp:107]   --->   Operation 2202 'and' 'and_ln107_339' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2203 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_340 = and i1 %tmp_964, i1 %select_ln107_225" [top.cpp:107]   --->   Operation 2203 'and' 'and_ln107_340' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_113)   --->   "%or_ln107_184 = or i1 %and_ln107_338, i1 %and_ln107_340" [top.cpp:107]   --->   Operation 2204 'or' 'or_ln107_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_113)   --->   "%xor_ln107_284 = xor i1 %or_ln107_184, i1 1" [top.cpp:107]   --->   Operation 2205 'xor' 'xor_ln107_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_113)   --->   "%and_ln107_341 = and i1 %tmp_961, i1 %xor_ln107_284" [top.cpp:107]   --->   Operation 2206 'and' 'and_ln107_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_227)   --->   "%select_ln107_226 = select i1 %and_ln107_339, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 2207 'select' 'select_ln107_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2208 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_113 = or i1 %and_ln107_339, i1 %and_ln107_341" [top.cpp:107]   --->   Operation 2208 'or' 'or_ln107_113' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2209 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_227 = select i1 %or_ln107_113, i24 %select_ln107_226, i24 %add_ln107_56" [top.cpp:107]   --->   Operation 2209 'select' 'select_ln107_227' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2210 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_278 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_277" [top.cpp:107]   --->   Operation 2210 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_278' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 2211 [1/1] (0.00ns)   --->   "%sext_ln107_57 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_278" [top.cpp:107]   --->   Operation 2211 'sext' 'sext_ln107_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2212 [1/1] (3.38ns)   --->   "%mul_ln107_57 = mul i48 %sext_ln107_57, i48 %conv7_i_57_cast" [top.cpp:107]   --->   Operation 2212 'mul' 'mul_ln107_57' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2213 [1/1] (0.00ns)   --->   "%tmp_968 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_57, i32 47" [top.cpp:107]   --->   Operation 2213 'bitselect' 'tmp_968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2214 [1/1] (0.00ns)   --->   "%trunc_ln107_56 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_57, i32 16, i32 39" [top.cpp:107]   --->   Operation 2214 'partselect' 'trunc_ln107_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2215 [1/1] (0.00ns)   --->   "%tmp_969 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_57, i32 15" [top.cpp:107]   --->   Operation 2215 'bitselect' 'tmp_969' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_342)   --->   "%tmp_970 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_57, i32 39" [top.cpp:107]   --->   Operation 2216 'bitselect' 'tmp_970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2217 [1/1] (0.00ns)   --->   "%zext_ln107_57 = zext i1 %tmp_969" [top.cpp:107]   --->   Operation 2217 'zext' 'zext_ln107_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2218 [1/1] (1.10ns)   --->   "%add_ln107_57 = add i24 %trunc_ln107_56, i24 %zext_ln107_57" [top.cpp:107]   --->   Operation 2218 'add' 'add_ln107_57' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2219 [1/1] (0.00ns)   --->   "%tmp_971 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_57, i32 23" [top.cpp:107]   --->   Operation 2219 'bitselect' 'tmp_971' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_342)   --->   "%xor_ln107_285 = xor i1 %tmp_971, i1 1" [top.cpp:107]   --->   Operation 2220 'xor' 'xor_ln107_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2221 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_342 = and i1 %tmp_970, i1 %xor_ln107_285" [top.cpp:107]   --->   Operation 2221 'and' 'and_ln107_342' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_346)   --->   "%tmp_972 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_57, i32 40" [top.cpp:107]   --->   Operation 2222 'bitselect' 'tmp_972' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2223 [1/1] (0.00ns)   --->   "%tmp_973 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_57, i32 41" [top.cpp:107]   --->   Operation 2223 'partselect' 'tmp_973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2224 [1/1] (0.89ns)   --->   "%icmp_ln107_171 = icmp_eq  i7 %tmp_973, i7 127" [top.cpp:107]   --->   Operation 2224 'icmp' 'icmp_ln107_171' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2225 [1/1] (0.00ns)   --->   "%tmp_974 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_57, i32 40" [top.cpp:107]   --->   Operation 2225 'partselect' 'tmp_974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2226 [1/1] (0.90ns)   --->   "%icmp_ln107_172 = icmp_eq  i8 %tmp_974, i8 255" [top.cpp:107]   --->   Operation 2226 'icmp' 'icmp_ln107_172' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2227 [1/1] (0.90ns)   --->   "%icmp_ln107_173 = icmp_eq  i8 %tmp_974, i8 0" [top.cpp:107]   --->   Operation 2227 'icmp' 'icmp_ln107_173' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_345)   --->   "%select_ln107_228 = select i1 %and_ln107_342, i1 %icmp_ln107_172, i1 %icmp_ln107_173" [top.cpp:107]   --->   Operation 2228 'select' 'select_ln107_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_346)   --->   "%xor_ln107_286 = xor i1 %tmp_972, i1 1" [top.cpp:107]   --->   Operation 2229 'xor' 'xor_ln107_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_346)   --->   "%and_ln107_343 = and i1 %icmp_ln107_171, i1 %xor_ln107_286" [top.cpp:107]   --->   Operation 2230 'and' 'and_ln107_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_346)   --->   "%select_ln107_229 = select i1 %and_ln107_342, i1 %and_ln107_343, i1 %icmp_ln107_172" [top.cpp:107]   --->   Operation 2231 'select' 'select_ln107_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_115)   --->   "%and_ln107_344 = and i1 %and_ln107_342, i1 %icmp_ln107_172" [top.cpp:107]   --->   Operation 2232 'and' 'and_ln107_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_345)   --->   "%xor_ln107_287 = xor i1 %select_ln107_228, i1 1" [top.cpp:107]   --->   Operation 2233 'xor' 'xor_ln107_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_345)   --->   "%or_ln107_114 = or i1 %tmp_971, i1 %xor_ln107_287" [top.cpp:107]   --->   Operation 2234 'or' 'or_ln107_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_345)   --->   "%xor_ln107_288 = xor i1 %tmp_968, i1 1" [top.cpp:107]   --->   Operation 2235 'xor' 'xor_ln107_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2236 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_345 = and i1 %or_ln107_114, i1 %xor_ln107_288" [top.cpp:107]   --->   Operation 2236 'and' 'and_ln107_345' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2237 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_346 = and i1 %tmp_971, i1 %select_ln107_229" [top.cpp:107]   --->   Operation 2237 'and' 'and_ln107_346' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_115)   --->   "%or_ln107_185 = or i1 %and_ln107_344, i1 %and_ln107_346" [top.cpp:107]   --->   Operation 2238 'or' 'or_ln107_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_115)   --->   "%xor_ln107_289 = xor i1 %or_ln107_185, i1 1" [top.cpp:107]   --->   Operation 2239 'xor' 'xor_ln107_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_115)   --->   "%and_ln107_347 = and i1 %tmp_968, i1 %xor_ln107_289" [top.cpp:107]   --->   Operation 2240 'and' 'and_ln107_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_231)   --->   "%select_ln107_230 = select i1 %and_ln107_345, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 2241 'select' 'select_ln107_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2242 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_115 = or i1 %and_ln107_345, i1 %and_ln107_347" [top.cpp:107]   --->   Operation 2242 'or' 'or_ln107_115' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2243 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_231 = select i1 %or_ln107_115, i24 %select_ln107_230, i24 %add_ln107_57" [top.cpp:107]   --->   Operation 2243 'select' 'select_ln107_231' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2244 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_280 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_279" [top.cpp:107]   --->   Operation 2244 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_280' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln107_58 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_280" [top.cpp:107]   --->   Operation 2245 'sext' 'sext_ln107_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2246 [1/1] (3.38ns)   --->   "%mul_ln107_58 = mul i48 %sext_ln107_58, i48 %conv7_i_58_cast" [top.cpp:107]   --->   Operation 2246 'mul' 'mul_ln107_58' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2247 [1/1] (0.00ns)   --->   "%tmp_975 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_58, i32 47" [top.cpp:107]   --->   Operation 2247 'bitselect' 'tmp_975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2248 [1/1] (0.00ns)   --->   "%trunc_ln107_57 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_58, i32 16, i32 39" [top.cpp:107]   --->   Operation 2248 'partselect' 'trunc_ln107_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2249 [1/1] (0.00ns)   --->   "%tmp_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_58, i32 15" [top.cpp:107]   --->   Operation 2249 'bitselect' 'tmp_976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_348)   --->   "%tmp_977 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_58, i32 39" [top.cpp:107]   --->   Operation 2250 'bitselect' 'tmp_977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2251 [1/1] (0.00ns)   --->   "%zext_ln107_58 = zext i1 %tmp_976" [top.cpp:107]   --->   Operation 2251 'zext' 'zext_ln107_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2252 [1/1] (1.10ns)   --->   "%add_ln107_58 = add i24 %trunc_ln107_57, i24 %zext_ln107_58" [top.cpp:107]   --->   Operation 2252 'add' 'add_ln107_58' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2253 [1/1] (0.00ns)   --->   "%tmp_978 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_58, i32 23" [top.cpp:107]   --->   Operation 2253 'bitselect' 'tmp_978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_348)   --->   "%xor_ln107_290 = xor i1 %tmp_978, i1 1" [top.cpp:107]   --->   Operation 2254 'xor' 'xor_ln107_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2255 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_348 = and i1 %tmp_977, i1 %xor_ln107_290" [top.cpp:107]   --->   Operation 2255 'and' 'and_ln107_348' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_352)   --->   "%tmp_979 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_58, i32 40" [top.cpp:107]   --->   Operation 2256 'bitselect' 'tmp_979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2257 [1/1] (0.00ns)   --->   "%tmp_980 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_58, i32 41" [top.cpp:107]   --->   Operation 2257 'partselect' 'tmp_980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2258 [1/1] (0.89ns)   --->   "%icmp_ln107_174 = icmp_eq  i7 %tmp_980, i7 127" [top.cpp:107]   --->   Operation 2258 'icmp' 'icmp_ln107_174' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2259 [1/1] (0.00ns)   --->   "%tmp_981 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_58, i32 40" [top.cpp:107]   --->   Operation 2259 'partselect' 'tmp_981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2260 [1/1] (0.90ns)   --->   "%icmp_ln107_175 = icmp_eq  i8 %tmp_981, i8 255" [top.cpp:107]   --->   Operation 2260 'icmp' 'icmp_ln107_175' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2261 [1/1] (0.90ns)   --->   "%icmp_ln107_176 = icmp_eq  i8 %tmp_981, i8 0" [top.cpp:107]   --->   Operation 2261 'icmp' 'icmp_ln107_176' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_351)   --->   "%select_ln107_232 = select i1 %and_ln107_348, i1 %icmp_ln107_175, i1 %icmp_ln107_176" [top.cpp:107]   --->   Operation 2262 'select' 'select_ln107_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_352)   --->   "%xor_ln107_291 = xor i1 %tmp_979, i1 1" [top.cpp:107]   --->   Operation 2263 'xor' 'xor_ln107_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_352)   --->   "%and_ln107_349 = and i1 %icmp_ln107_174, i1 %xor_ln107_291" [top.cpp:107]   --->   Operation 2264 'and' 'and_ln107_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_352)   --->   "%select_ln107_233 = select i1 %and_ln107_348, i1 %and_ln107_349, i1 %icmp_ln107_175" [top.cpp:107]   --->   Operation 2265 'select' 'select_ln107_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_117)   --->   "%and_ln107_350 = and i1 %and_ln107_348, i1 %icmp_ln107_175" [top.cpp:107]   --->   Operation 2266 'and' 'and_ln107_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_351)   --->   "%xor_ln107_292 = xor i1 %select_ln107_232, i1 1" [top.cpp:107]   --->   Operation 2267 'xor' 'xor_ln107_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_351)   --->   "%or_ln107_116 = or i1 %tmp_978, i1 %xor_ln107_292" [top.cpp:107]   --->   Operation 2268 'or' 'or_ln107_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_351)   --->   "%xor_ln107_293 = xor i1 %tmp_975, i1 1" [top.cpp:107]   --->   Operation 2269 'xor' 'xor_ln107_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2270 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_351 = and i1 %or_ln107_116, i1 %xor_ln107_293" [top.cpp:107]   --->   Operation 2270 'and' 'and_ln107_351' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2271 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_352 = and i1 %tmp_978, i1 %select_ln107_233" [top.cpp:107]   --->   Operation 2271 'and' 'and_ln107_352' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_117)   --->   "%or_ln107_186 = or i1 %and_ln107_350, i1 %and_ln107_352" [top.cpp:107]   --->   Operation 2272 'or' 'or_ln107_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_117)   --->   "%xor_ln107_294 = xor i1 %or_ln107_186, i1 1" [top.cpp:107]   --->   Operation 2273 'xor' 'xor_ln107_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_117)   --->   "%and_ln107_353 = and i1 %tmp_975, i1 %xor_ln107_294" [top.cpp:107]   --->   Operation 2274 'and' 'and_ln107_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_235)   --->   "%select_ln107_234 = select i1 %and_ln107_351, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 2275 'select' 'select_ln107_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2276 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_117 = or i1 %and_ln107_351, i1 %and_ln107_353" [top.cpp:107]   --->   Operation 2276 'or' 'or_ln107_117' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2277 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_235 = select i1 %or_ln107_117, i24 %select_ln107_234, i24 %add_ln107_58" [top.cpp:107]   --->   Operation 2277 'select' 'select_ln107_235' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2278 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_282 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_281" [top.cpp:107]   --->   Operation 2278 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_282' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 2279 [1/1] (0.00ns)   --->   "%sext_ln107_59 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_282" [top.cpp:107]   --->   Operation 2279 'sext' 'sext_ln107_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2280 [1/1] (3.38ns)   --->   "%mul_ln107_59 = mul i48 %sext_ln107_59, i48 %conv7_i_59_cast" [top.cpp:107]   --->   Operation 2280 'mul' 'mul_ln107_59' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2281 [1/1] (0.00ns)   --->   "%tmp_982 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_59, i32 47" [top.cpp:107]   --->   Operation 2281 'bitselect' 'tmp_982' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2282 [1/1] (0.00ns)   --->   "%trunc_ln107_58 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_59, i32 16, i32 39" [top.cpp:107]   --->   Operation 2282 'partselect' 'trunc_ln107_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2283 [1/1] (0.00ns)   --->   "%tmp_983 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_59, i32 15" [top.cpp:107]   --->   Operation 2283 'bitselect' 'tmp_983' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_354)   --->   "%tmp_984 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_59, i32 39" [top.cpp:107]   --->   Operation 2284 'bitselect' 'tmp_984' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2285 [1/1] (0.00ns)   --->   "%zext_ln107_59 = zext i1 %tmp_983" [top.cpp:107]   --->   Operation 2285 'zext' 'zext_ln107_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2286 [1/1] (1.10ns)   --->   "%add_ln107_59 = add i24 %trunc_ln107_58, i24 %zext_ln107_59" [top.cpp:107]   --->   Operation 2286 'add' 'add_ln107_59' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2287 [1/1] (0.00ns)   --->   "%tmp_985 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_59, i32 23" [top.cpp:107]   --->   Operation 2287 'bitselect' 'tmp_985' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_354)   --->   "%xor_ln107_295 = xor i1 %tmp_985, i1 1" [top.cpp:107]   --->   Operation 2288 'xor' 'xor_ln107_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2289 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_354 = and i1 %tmp_984, i1 %xor_ln107_295" [top.cpp:107]   --->   Operation 2289 'and' 'and_ln107_354' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_358)   --->   "%tmp_986 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_59, i32 40" [top.cpp:107]   --->   Operation 2290 'bitselect' 'tmp_986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2291 [1/1] (0.00ns)   --->   "%tmp_987 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_59, i32 41" [top.cpp:107]   --->   Operation 2291 'partselect' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2292 [1/1] (0.89ns)   --->   "%icmp_ln107_177 = icmp_eq  i7 %tmp_987, i7 127" [top.cpp:107]   --->   Operation 2292 'icmp' 'icmp_ln107_177' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2293 [1/1] (0.00ns)   --->   "%tmp_988 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_59, i32 40" [top.cpp:107]   --->   Operation 2293 'partselect' 'tmp_988' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2294 [1/1] (0.90ns)   --->   "%icmp_ln107_178 = icmp_eq  i8 %tmp_988, i8 255" [top.cpp:107]   --->   Operation 2294 'icmp' 'icmp_ln107_178' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2295 [1/1] (0.90ns)   --->   "%icmp_ln107_179 = icmp_eq  i8 %tmp_988, i8 0" [top.cpp:107]   --->   Operation 2295 'icmp' 'icmp_ln107_179' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_357)   --->   "%select_ln107_236 = select i1 %and_ln107_354, i1 %icmp_ln107_178, i1 %icmp_ln107_179" [top.cpp:107]   --->   Operation 2296 'select' 'select_ln107_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_358)   --->   "%xor_ln107_296 = xor i1 %tmp_986, i1 1" [top.cpp:107]   --->   Operation 2297 'xor' 'xor_ln107_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_358)   --->   "%and_ln107_355 = and i1 %icmp_ln107_177, i1 %xor_ln107_296" [top.cpp:107]   --->   Operation 2298 'and' 'and_ln107_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_358)   --->   "%select_ln107_237 = select i1 %and_ln107_354, i1 %and_ln107_355, i1 %icmp_ln107_178" [top.cpp:107]   --->   Operation 2299 'select' 'select_ln107_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_119)   --->   "%and_ln107_356 = and i1 %and_ln107_354, i1 %icmp_ln107_178" [top.cpp:107]   --->   Operation 2300 'and' 'and_ln107_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_357)   --->   "%xor_ln107_297 = xor i1 %select_ln107_236, i1 1" [top.cpp:107]   --->   Operation 2301 'xor' 'xor_ln107_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_357)   --->   "%or_ln107_118 = or i1 %tmp_985, i1 %xor_ln107_297" [top.cpp:107]   --->   Operation 2302 'or' 'or_ln107_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_357)   --->   "%xor_ln107_298 = xor i1 %tmp_982, i1 1" [top.cpp:107]   --->   Operation 2303 'xor' 'xor_ln107_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2304 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_357 = and i1 %or_ln107_118, i1 %xor_ln107_298" [top.cpp:107]   --->   Operation 2304 'and' 'and_ln107_357' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2305 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_358 = and i1 %tmp_985, i1 %select_ln107_237" [top.cpp:107]   --->   Operation 2305 'and' 'and_ln107_358' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_119)   --->   "%or_ln107_187 = or i1 %and_ln107_356, i1 %and_ln107_358" [top.cpp:107]   --->   Operation 2306 'or' 'or_ln107_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_119)   --->   "%xor_ln107_299 = xor i1 %or_ln107_187, i1 1" [top.cpp:107]   --->   Operation 2307 'xor' 'xor_ln107_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_119)   --->   "%and_ln107_359 = and i1 %tmp_982, i1 %xor_ln107_299" [top.cpp:107]   --->   Operation 2308 'and' 'and_ln107_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_239)   --->   "%select_ln107_238 = select i1 %and_ln107_357, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 2309 'select' 'select_ln107_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2310 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_119 = or i1 %and_ln107_357, i1 %and_ln107_359" [top.cpp:107]   --->   Operation 2310 'or' 'or_ln107_119' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2311 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_239 = select i1 %or_ln107_119, i24 %select_ln107_238, i24 %add_ln107_59" [top.cpp:107]   --->   Operation 2311 'select' 'select_ln107_239' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2312 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_284 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_283" [top.cpp:107]   --->   Operation 2312 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_284' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln107_60 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_284" [top.cpp:107]   --->   Operation 2313 'sext' 'sext_ln107_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2314 [1/1] (3.38ns)   --->   "%mul_ln107_60 = mul i48 %sext_ln107_60, i48 %conv7_i_60_cast" [top.cpp:107]   --->   Operation 2314 'mul' 'mul_ln107_60' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2315 [1/1] (0.00ns)   --->   "%tmp_989 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_60, i32 47" [top.cpp:107]   --->   Operation 2315 'bitselect' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2316 [1/1] (0.00ns)   --->   "%trunc_ln107_59 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_60, i32 16, i32 39" [top.cpp:107]   --->   Operation 2316 'partselect' 'trunc_ln107_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2317 [1/1] (0.00ns)   --->   "%tmp_990 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_60, i32 15" [top.cpp:107]   --->   Operation 2317 'bitselect' 'tmp_990' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_360)   --->   "%tmp_991 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_60, i32 39" [top.cpp:107]   --->   Operation 2318 'bitselect' 'tmp_991' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2319 [1/1] (0.00ns)   --->   "%zext_ln107_60 = zext i1 %tmp_990" [top.cpp:107]   --->   Operation 2319 'zext' 'zext_ln107_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2320 [1/1] (1.10ns)   --->   "%add_ln107_60 = add i24 %trunc_ln107_59, i24 %zext_ln107_60" [top.cpp:107]   --->   Operation 2320 'add' 'add_ln107_60' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2321 [1/1] (0.00ns)   --->   "%tmp_992 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_60, i32 23" [top.cpp:107]   --->   Operation 2321 'bitselect' 'tmp_992' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_360)   --->   "%xor_ln107_300 = xor i1 %tmp_992, i1 1" [top.cpp:107]   --->   Operation 2322 'xor' 'xor_ln107_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2323 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_360 = and i1 %tmp_991, i1 %xor_ln107_300" [top.cpp:107]   --->   Operation 2323 'and' 'and_ln107_360' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_364)   --->   "%tmp_993 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_60, i32 40" [top.cpp:107]   --->   Operation 2324 'bitselect' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2325 [1/1] (0.00ns)   --->   "%tmp_994 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_60, i32 41" [top.cpp:107]   --->   Operation 2325 'partselect' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2326 [1/1] (0.89ns)   --->   "%icmp_ln107_180 = icmp_eq  i7 %tmp_994, i7 127" [top.cpp:107]   --->   Operation 2326 'icmp' 'icmp_ln107_180' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2327 [1/1] (0.00ns)   --->   "%tmp_995 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_60, i32 40" [top.cpp:107]   --->   Operation 2327 'partselect' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2328 [1/1] (0.90ns)   --->   "%icmp_ln107_181 = icmp_eq  i8 %tmp_995, i8 255" [top.cpp:107]   --->   Operation 2328 'icmp' 'icmp_ln107_181' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2329 [1/1] (0.90ns)   --->   "%icmp_ln107_182 = icmp_eq  i8 %tmp_995, i8 0" [top.cpp:107]   --->   Operation 2329 'icmp' 'icmp_ln107_182' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_363)   --->   "%select_ln107_240 = select i1 %and_ln107_360, i1 %icmp_ln107_181, i1 %icmp_ln107_182" [top.cpp:107]   --->   Operation 2330 'select' 'select_ln107_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_364)   --->   "%xor_ln107_301 = xor i1 %tmp_993, i1 1" [top.cpp:107]   --->   Operation 2331 'xor' 'xor_ln107_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_364)   --->   "%and_ln107_361 = and i1 %icmp_ln107_180, i1 %xor_ln107_301" [top.cpp:107]   --->   Operation 2332 'and' 'and_ln107_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_364)   --->   "%select_ln107_241 = select i1 %and_ln107_360, i1 %and_ln107_361, i1 %icmp_ln107_181" [top.cpp:107]   --->   Operation 2333 'select' 'select_ln107_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_121)   --->   "%and_ln107_362 = and i1 %and_ln107_360, i1 %icmp_ln107_181" [top.cpp:107]   --->   Operation 2334 'and' 'and_ln107_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_363)   --->   "%xor_ln107_302 = xor i1 %select_ln107_240, i1 1" [top.cpp:107]   --->   Operation 2335 'xor' 'xor_ln107_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_363)   --->   "%or_ln107_120 = or i1 %tmp_992, i1 %xor_ln107_302" [top.cpp:107]   --->   Operation 2336 'or' 'or_ln107_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_363)   --->   "%xor_ln107_303 = xor i1 %tmp_989, i1 1" [top.cpp:107]   --->   Operation 2337 'xor' 'xor_ln107_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2338 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_363 = and i1 %or_ln107_120, i1 %xor_ln107_303" [top.cpp:107]   --->   Operation 2338 'and' 'and_ln107_363' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2339 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_364 = and i1 %tmp_992, i1 %select_ln107_241" [top.cpp:107]   --->   Operation 2339 'and' 'and_ln107_364' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_121)   --->   "%or_ln107_188 = or i1 %and_ln107_362, i1 %and_ln107_364" [top.cpp:107]   --->   Operation 2340 'or' 'or_ln107_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_121)   --->   "%xor_ln107_304 = xor i1 %or_ln107_188, i1 1" [top.cpp:107]   --->   Operation 2341 'xor' 'xor_ln107_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_121)   --->   "%and_ln107_365 = and i1 %tmp_989, i1 %xor_ln107_304" [top.cpp:107]   --->   Operation 2342 'and' 'and_ln107_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_243)   --->   "%select_ln107_242 = select i1 %and_ln107_363, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 2343 'select' 'select_ln107_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2344 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_121 = or i1 %and_ln107_363, i1 %and_ln107_365" [top.cpp:107]   --->   Operation 2344 'or' 'or_ln107_121' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2345 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_243 = select i1 %or_ln107_121, i24 %select_ln107_242, i24 %add_ln107_60" [top.cpp:107]   --->   Operation 2345 'select' 'select_ln107_243' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2346 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_286 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_285" [top.cpp:107]   --->   Operation 2346 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_286' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln107_61 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_286" [top.cpp:107]   --->   Operation 2347 'sext' 'sext_ln107_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2348 [1/1] (3.38ns)   --->   "%mul_ln107_61 = mul i48 %sext_ln107_61, i48 %conv7_i_61_cast" [top.cpp:107]   --->   Operation 2348 'mul' 'mul_ln107_61' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2349 [1/1] (0.00ns)   --->   "%tmp_996 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_61, i32 47" [top.cpp:107]   --->   Operation 2349 'bitselect' 'tmp_996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2350 [1/1] (0.00ns)   --->   "%trunc_ln107_60 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_61, i32 16, i32 39" [top.cpp:107]   --->   Operation 2350 'partselect' 'trunc_ln107_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2351 [1/1] (0.00ns)   --->   "%tmp_997 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_61, i32 15" [top.cpp:107]   --->   Operation 2351 'bitselect' 'tmp_997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_366)   --->   "%tmp_998 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_61, i32 39" [top.cpp:107]   --->   Operation 2352 'bitselect' 'tmp_998' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2353 [1/1] (0.00ns)   --->   "%zext_ln107_61 = zext i1 %tmp_997" [top.cpp:107]   --->   Operation 2353 'zext' 'zext_ln107_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2354 [1/1] (1.10ns)   --->   "%add_ln107_61 = add i24 %trunc_ln107_60, i24 %zext_ln107_61" [top.cpp:107]   --->   Operation 2354 'add' 'add_ln107_61' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2355 [1/1] (0.00ns)   --->   "%tmp_999 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_61, i32 23" [top.cpp:107]   --->   Operation 2355 'bitselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_366)   --->   "%xor_ln107_305 = xor i1 %tmp_999, i1 1" [top.cpp:107]   --->   Operation 2356 'xor' 'xor_ln107_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2357 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_366 = and i1 %tmp_998, i1 %xor_ln107_305" [top.cpp:107]   --->   Operation 2357 'and' 'and_ln107_366' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_370)   --->   "%tmp_1000 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_61, i32 40" [top.cpp:107]   --->   Operation 2358 'bitselect' 'tmp_1000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2359 [1/1] (0.00ns)   --->   "%tmp_1001 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_61, i32 41" [top.cpp:107]   --->   Operation 2359 'partselect' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2360 [1/1] (0.89ns)   --->   "%icmp_ln107_183 = icmp_eq  i7 %tmp_1001, i7 127" [top.cpp:107]   --->   Operation 2360 'icmp' 'icmp_ln107_183' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2361 [1/1] (0.00ns)   --->   "%tmp_1002 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_61, i32 40" [top.cpp:107]   --->   Operation 2361 'partselect' 'tmp_1002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2362 [1/1] (0.90ns)   --->   "%icmp_ln107_184 = icmp_eq  i8 %tmp_1002, i8 255" [top.cpp:107]   --->   Operation 2362 'icmp' 'icmp_ln107_184' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2363 [1/1] (0.90ns)   --->   "%icmp_ln107_185 = icmp_eq  i8 %tmp_1002, i8 0" [top.cpp:107]   --->   Operation 2363 'icmp' 'icmp_ln107_185' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_369)   --->   "%select_ln107_244 = select i1 %and_ln107_366, i1 %icmp_ln107_184, i1 %icmp_ln107_185" [top.cpp:107]   --->   Operation 2364 'select' 'select_ln107_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_370)   --->   "%xor_ln107_306 = xor i1 %tmp_1000, i1 1" [top.cpp:107]   --->   Operation 2365 'xor' 'xor_ln107_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_370)   --->   "%and_ln107_367 = and i1 %icmp_ln107_183, i1 %xor_ln107_306" [top.cpp:107]   --->   Operation 2366 'and' 'and_ln107_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_370)   --->   "%select_ln107_245 = select i1 %and_ln107_366, i1 %and_ln107_367, i1 %icmp_ln107_184" [top.cpp:107]   --->   Operation 2367 'select' 'select_ln107_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_123)   --->   "%and_ln107_368 = and i1 %and_ln107_366, i1 %icmp_ln107_184" [top.cpp:107]   --->   Operation 2368 'and' 'and_ln107_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_369)   --->   "%xor_ln107_307 = xor i1 %select_ln107_244, i1 1" [top.cpp:107]   --->   Operation 2369 'xor' 'xor_ln107_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_369)   --->   "%or_ln107_122 = or i1 %tmp_999, i1 %xor_ln107_307" [top.cpp:107]   --->   Operation 2370 'or' 'or_ln107_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_369)   --->   "%xor_ln107_308 = xor i1 %tmp_996, i1 1" [top.cpp:107]   --->   Operation 2371 'xor' 'xor_ln107_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2372 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_369 = and i1 %or_ln107_122, i1 %xor_ln107_308" [top.cpp:107]   --->   Operation 2372 'and' 'and_ln107_369' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2373 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_370 = and i1 %tmp_999, i1 %select_ln107_245" [top.cpp:107]   --->   Operation 2373 'and' 'and_ln107_370' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_123)   --->   "%or_ln107_189 = or i1 %and_ln107_368, i1 %and_ln107_370" [top.cpp:107]   --->   Operation 2374 'or' 'or_ln107_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_123)   --->   "%xor_ln107_309 = xor i1 %or_ln107_189, i1 1" [top.cpp:107]   --->   Operation 2375 'xor' 'xor_ln107_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_123)   --->   "%and_ln107_371 = and i1 %tmp_996, i1 %xor_ln107_309" [top.cpp:107]   --->   Operation 2376 'and' 'and_ln107_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_247)   --->   "%select_ln107_246 = select i1 %and_ln107_369, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 2377 'select' 'select_ln107_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2378 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_123 = or i1 %and_ln107_369, i1 %and_ln107_371" [top.cpp:107]   --->   Operation 2378 'or' 'or_ln107_123' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2379 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_247 = select i1 %or_ln107_123, i24 %select_ln107_246, i24 %add_ln107_61" [top.cpp:107]   --->   Operation 2379 'select' 'select_ln107_247' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2380 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_288 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_287" [top.cpp:107]   --->   Operation 2380 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_288' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 2381 [1/1] (0.00ns)   --->   "%sext_ln107_62 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_288" [top.cpp:107]   --->   Operation 2381 'sext' 'sext_ln107_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2382 [1/1] (3.38ns)   --->   "%mul_ln107_62 = mul i48 %sext_ln107_62, i48 %conv7_i_62_cast" [top.cpp:107]   --->   Operation 2382 'mul' 'mul_ln107_62' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2383 [1/1] (0.00ns)   --->   "%tmp_1003 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_62, i32 47" [top.cpp:107]   --->   Operation 2383 'bitselect' 'tmp_1003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2384 [1/1] (0.00ns)   --->   "%trunc_ln107_61 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_62, i32 16, i32 39" [top.cpp:107]   --->   Operation 2384 'partselect' 'trunc_ln107_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2385 [1/1] (0.00ns)   --->   "%tmp_1004 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_62, i32 15" [top.cpp:107]   --->   Operation 2385 'bitselect' 'tmp_1004' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_372)   --->   "%tmp_1005 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_62, i32 39" [top.cpp:107]   --->   Operation 2386 'bitselect' 'tmp_1005' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2387 [1/1] (0.00ns)   --->   "%zext_ln107_62 = zext i1 %tmp_1004" [top.cpp:107]   --->   Operation 2387 'zext' 'zext_ln107_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2388 [1/1] (1.10ns)   --->   "%add_ln107_62 = add i24 %trunc_ln107_61, i24 %zext_ln107_62" [top.cpp:107]   --->   Operation 2388 'add' 'add_ln107_62' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2389 [1/1] (0.00ns)   --->   "%tmp_1006 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_62, i32 23" [top.cpp:107]   --->   Operation 2389 'bitselect' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_372)   --->   "%xor_ln107_310 = xor i1 %tmp_1006, i1 1" [top.cpp:107]   --->   Operation 2390 'xor' 'xor_ln107_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2391 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_372 = and i1 %tmp_1005, i1 %xor_ln107_310" [top.cpp:107]   --->   Operation 2391 'and' 'and_ln107_372' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_376)   --->   "%tmp_1007 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_62, i32 40" [top.cpp:107]   --->   Operation 2392 'bitselect' 'tmp_1007' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2393 [1/1] (0.00ns)   --->   "%tmp_1008 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_62, i32 41" [top.cpp:107]   --->   Operation 2393 'partselect' 'tmp_1008' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2394 [1/1] (0.89ns)   --->   "%icmp_ln107_186 = icmp_eq  i7 %tmp_1008, i7 127" [top.cpp:107]   --->   Operation 2394 'icmp' 'icmp_ln107_186' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2395 [1/1] (0.00ns)   --->   "%tmp_1009 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_62, i32 40" [top.cpp:107]   --->   Operation 2395 'partselect' 'tmp_1009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2396 [1/1] (0.90ns)   --->   "%icmp_ln107_187 = icmp_eq  i8 %tmp_1009, i8 255" [top.cpp:107]   --->   Operation 2396 'icmp' 'icmp_ln107_187' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2397 [1/1] (0.90ns)   --->   "%icmp_ln107_188 = icmp_eq  i8 %tmp_1009, i8 0" [top.cpp:107]   --->   Operation 2397 'icmp' 'icmp_ln107_188' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_375)   --->   "%select_ln107_248 = select i1 %and_ln107_372, i1 %icmp_ln107_187, i1 %icmp_ln107_188" [top.cpp:107]   --->   Operation 2398 'select' 'select_ln107_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_376)   --->   "%xor_ln107_311 = xor i1 %tmp_1007, i1 1" [top.cpp:107]   --->   Operation 2399 'xor' 'xor_ln107_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_376)   --->   "%and_ln107_373 = and i1 %icmp_ln107_186, i1 %xor_ln107_311" [top.cpp:107]   --->   Operation 2400 'and' 'and_ln107_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_376)   --->   "%select_ln107_249 = select i1 %and_ln107_372, i1 %and_ln107_373, i1 %icmp_ln107_187" [top.cpp:107]   --->   Operation 2401 'select' 'select_ln107_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_125)   --->   "%and_ln107_374 = and i1 %and_ln107_372, i1 %icmp_ln107_187" [top.cpp:107]   --->   Operation 2402 'and' 'and_ln107_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_375)   --->   "%xor_ln107_312 = xor i1 %select_ln107_248, i1 1" [top.cpp:107]   --->   Operation 2403 'xor' 'xor_ln107_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_375)   --->   "%or_ln107_124 = or i1 %tmp_1006, i1 %xor_ln107_312" [top.cpp:107]   --->   Operation 2404 'or' 'or_ln107_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_375)   --->   "%xor_ln107_313 = xor i1 %tmp_1003, i1 1" [top.cpp:107]   --->   Operation 2405 'xor' 'xor_ln107_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2406 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_375 = and i1 %or_ln107_124, i1 %xor_ln107_313" [top.cpp:107]   --->   Operation 2406 'and' 'and_ln107_375' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2407 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_376 = and i1 %tmp_1006, i1 %select_ln107_249" [top.cpp:107]   --->   Operation 2407 'and' 'and_ln107_376' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_125)   --->   "%or_ln107_190 = or i1 %and_ln107_374, i1 %and_ln107_376" [top.cpp:107]   --->   Operation 2408 'or' 'or_ln107_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_125)   --->   "%xor_ln107_314 = xor i1 %or_ln107_190, i1 1" [top.cpp:107]   --->   Operation 2409 'xor' 'xor_ln107_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_125)   --->   "%and_ln107_377 = and i1 %tmp_1003, i1 %xor_ln107_314" [top.cpp:107]   --->   Operation 2410 'and' 'and_ln107_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_251)   --->   "%select_ln107_250 = select i1 %and_ln107_375, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 2411 'select' 'select_ln107_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2412 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_125 = or i1 %and_ln107_375, i1 %and_ln107_377" [top.cpp:107]   --->   Operation 2412 'or' 'or_ln107_125' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2413 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_251 = select i1 %or_ln107_125, i24 %select_ln107_250, i24 %add_ln107_62" [top.cpp:107]   --->   Operation 2413 'select' 'select_ln107_251' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2414 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_290 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_289" [top.cpp:107]   --->   Operation 2414 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_290' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 2415 [1/1] (0.00ns)   --->   "%sext_ln107_63 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_290" [top.cpp:107]   --->   Operation 2415 'sext' 'sext_ln107_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2416 [1/1] (3.38ns)   --->   "%mul_ln107_63 = mul i48 %sext_ln107_63, i48 %conv7_i_63_cast" [top.cpp:107]   --->   Operation 2416 'mul' 'mul_ln107_63' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2417 [1/1] (0.00ns)   --->   "%tmp_1010 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_63, i32 47" [top.cpp:107]   --->   Operation 2417 'bitselect' 'tmp_1010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2418 [1/1] (0.00ns)   --->   "%trunc_ln107_62 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_63, i32 16, i32 39" [top.cpp:107]   --->   Operation 2418 'partselect' 'trunc_ln107_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2419 [1/1] (0.00ns)   --->   "%tmp_1011 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_63, i32 15" [top.cpp:107]   --->   Operation 2419 'bitselect' 'tmp_1011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_378)   --->   "%tmp_1012 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_63, i32 39" [top.cpp:107]   --->   Operation 2420 'bitselect' 'tmp_1012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2421 [1/1] (0.00ns)   --->   "%zext_ln107_63 = zext i1 %tmp_1011" [top.cpp:107]   --->   Operation 2421 'zext' 'zext_ln107_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2422 [1/1] (1.10ns)   --->   "%add_ln107_63 = add i24 %trunc_ln107_62, i24 %zext_ln107_63" [top.cpp:107]   --->   Operation 2422 'add' 'add_ln107_63' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2423 [1/1] (0.00ns)   --->   "%tmp_1013 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_63, i32 23" [top.cpp:107]   --->   Operation 2423 'bitselect' 'tmp_1013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_378)   --->   "%xor_ln107_315 = xor i1 %tmp_1013, i1 1" [top.cpp:107]   --->   Operation 2424 'xor' 'xor_ln107_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2425 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_378 = and i1 %tmp_1012, i1 %xor_ln107_315" [top.cpp:107]   --->   Operation 2425 'and' 'and_ln107_378' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_382)   --->   "%tmp_1014 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_63, i32 40" [top.cpp:107]   --->   Operation 2426 'bitselect' 'tmp_1014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2427 [1/1] (0.00ns)   --->   "%tmp_1015 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_63, i32 41" [top.cpp:107]   --->   Operation 2427 'partselect' 'tmp_1015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2428 [1/1] (0.89ns)   --->   "%icmp_ln107_189 = icmp_eq  i7 %tmp_1015, i7 127" [top.cpp:107]   --->   Operation 2428 'icmp' 'icmp_ln107_189' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2429 [1/1] (0.00ns)   --->   "%tmp_1016 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_63, i32 40" [top.cpp:107]   --->   Operation 2429 'partselect' 'tmp_1016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2430 [1/1] (0.90ns)   --->   "%icmp_ln107_190 = icmp_eq  i8 %tmp_1016, i8 255" [top.cpp:107]   --->   Operation 2430 'icmp' 'icmp_ln107_190' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2431 [1/1] (0.90ns)   --->   "%icmp_ln107_191 = icmp_eq  i8 %tmp_1016, i8 0" [top.cpp:107]   --->   Operation 2431 'icmp' 'icmp_ln107_191' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_381)   --->   "%select_ln107_252 = select i1 %and_ln107_378, i1 %icmp_ln107_190, i1 %icmp_ln107_191" [top.cpp:107]   --->   Operation 2432 'select' 'select_ln107_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_382)   --->   "%xor_ln107_316 = xor i1 %tmp_1014, i1 1" [top.cpp:107]   --->   Operation 2433 'xor' 'xor_ln107_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_382)   --->   "%and_ln107_379 = and i1 %icmp_ln107_189, i1 %xor_ln107_316" [top.cpp:107]   --->   Operation 2434 'and' 'and_ln107_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_382)   --->   "%select_ln107_253 = select i1 %and_ln107_378, i1 %and_ln107_379, i1 %icmp_ln107_190" [top.cpp:107]   --->   Operation 2435 'select' 'select_ln107_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_127)   --->   "%and_ln107_380 = and i1 %and_ln107_378, i1 %icmp_ln107_190" [top.cpp:107]   --->   Operation 2436 'and' 'and_ln107_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_381)   --->   "%xor_ln107_317 = xor i1 %select_ln107_252, i1 1" [top.cpp:107]   --->   Operation 2437 'xor' 'xor_ln107_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_381)   --->   "%or_ln107_126 = or i1 %tmp_1013, i1 %xor_ln107_317" [top.cpp:107]   --->   Operation 2438 'or' 'or_ln107_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_381)   --->   "%xor_ln107_318 = xor i1 %tmp_1010, i1 1" [top.cpp:107]   --->   Operation 2439 'xor' 'xor_ln107_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2440 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_381 = and i1 %or_ln107_126, i1 %xor_ln107_318" [top.cpp:107]   --->   Operation 2440 'and' 'and_ln107_381' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2441 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln107_382 = and i1 %tmp_1013, i1 %select_ln107_253" [top.cpp:107]   --->   Operation 2441 'and' 'and_ln107_382' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_127)   --->   "%or_ln107_191 = or i1 %and_ln107_380, i1 %and_ln107_382" [top.cpp:107]   --->   Operation 2442 'or' 'or_ln107_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_127)   --->   "%xor_ln107_319 = xor i1 %or_ln107_191, i1 1" [top.cpp:107]   --->   Operation 2443 'xor' 'xor_ln107_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node or_ln107_127)   --->   "%and_ln107_383 = and i1 %tmp_1010, i1 %xor_ln107_319" [top.cpp:107]   --->   Operation 2444 'and' 'and_ln107_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_255)   --->   "%select_ln107_254 = select i1 %and_ln107_381, i24 8388607, i24 8388608" [top.cpp:107]   --->   Operation 2445 'select' 'select_ln107_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2446 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln107_127 = or i1 %and_ln107_381, i1 %and_ln107_383" [top.cpp:107]   --->   Operation 2446 'or' 'or_ln107_127' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2447 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln107_255 = select i1 %or_ln107_127, i24 %select_ln107_254, i24 %add_ln107_63" [top.cpp:107]   --->   Operation 2447 'select' 'select_ln107_255' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2455 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 2455 'ret' 'ret_ln0' <Predicate = (icmp_ln102)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 2448 [1/1] (0.00ns)   --->   "%specpipeline_ln103 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_53" [top.cpp:103]   --->   Operation 2448 'specpipeline' 'specpipeline_ln103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2449 [1/1] (0.00ns)   --->   "%speclooptripcount_ln102 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:102]   --->   Operation 2449 'speclooptripcount' 'speclooptripcount_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2450 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_55" [top.cpp:102]   --->   Operation 2450 'specloopname' 'specloopname_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2451 [1/1] (0.00ns)   --->   "%tmp_1017 = bitconcatenate i1536 @_ssdm_op_BitConcatenate.i1536.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24, i24 %select_ln107_255, i24 %select_ln107_251, i24 %select_ln107_247, i24 %select_ln107_243, i24 %select_ln107_239, i24 %select_ln107_235, i24 %select_ln107_231, i24 %select_ln107_227, i24 %select_ln107_223, i24 %select_ln107_219, i24 %select_ln107_215, i24 %select_ln107_211, i24 %select_ln107_207, i24 %select_ln107_203, i24 %select_ln107_199, i24 %select_ln107_195, i24 %select_ln107_191, i24 %select_ln107_187, i24 %select_ln107_183, i24 %select_ln107_179, i24 %select_ln107_175, i24 %select_ln107_171, i24 %select_ln107_167, i24 %select_ln107_163, i24 %select_ln107_159, i24 %select_ln107_155, i24 %select_ln107_151, i24 %select_ln107_147, i24 %select_ln107_143, i24 %select_ln107_139, i24 %select_ln107_135, i24 %select_ln107_131, i24 %select_ln107_127, i24 %select_ln107_123, i24 %select_ln107_119, i24 %select_ln107_115, i24 %select_ln107_111, i24 %select_ln107_107, i24 %select_ln107_103, i24 %select_ln107_99, i24 %select_ln107_95, i24 %select_ln107_91, i24 %select_ln107_87, i24 %select_ln107_83, i24 %select_ln107_79, i24 %select_ln107_75, i24 %select_ln107_71, i24 %select_ln107_67, i24 %select_ln107_63, i24 %select_ln107_59, i24 %select_ln107_55, i24 %select_ln107_51, i24 %select_ln107_47, i24 %select_ln107_43, i24 %select_ln107_39, i24 %select_ln107_35, i24 %select_ln107_31, i24 %select_ln107_27, i24 %select_ln107_23, i24 %select_ln107_19, i24 %select_ln107_15, i24 %select_ln107_11, i24 %select_ln107_7, i24 %select_ln107_3" [top.cpp:107]   --->   Operation 2451 'bitconcatenate' 'tmp_1017' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2452 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i1536 %C, i64 0, i64 %zext_ln102" [top.cpp:107]   --->   Operation 2452 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2453 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln107 = store i1536 %tmp_1017, i8 %C_addr" [top.cpp:107]   --->   Operation 2453 'store' 'store_ln107' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1536> <Depth = 256> <RAM>
ST_3 : Operation 2454 [1/1] (0.00ns)   --->   "%br_ln102 = br void %Col_Update_Loop" [top.cpp:102]   --->   Operation 2454 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.899ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln102', top.cpp:102) of constant 0 on local variable 'i', top.cpp:102 [260]  (0.489 ns)
	'load' operation 9 bit ('i', top.cpp:102) on local variable 'i', top.cpp:102 [263]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln102', top.cpp:102) [264]  (0.921 ns)
	'store' operation 0 bit ('store_ln102', top.cpp:102) of variable 'add_ln102', top.cpp:102 on local variable 'i', top.cpp:102 [2515]  (0.489 ns)

 <State 2>: 7.277ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load', top.cpp:107) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9' [273]  (1.352 ns)
	'mul' operation 48 bit ('mul_ln107', top.cpp:107) [275]  (3.387 ns)
	'add' operation 24 bit ('add_ln107', top.cpp:107) [281]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln107', top.cpp:107) [283]  (0.000 ns)
	'and' operation 1 bit ('and_ln107', top.cpp:107) [284]  (0.331 ns)
	'select' operation 1 bit ('select_ln107_1', top.cpp:107) [294]  (0.000 ns)
	'and' operation 1 bit ('and_ln107_4', top.cpp:107) [300]  (0.331 ns)
	'or' operation 1 bit ('or_ln107_128', top.cpp:107) [301]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln107_4', top.cpp:107) [302]  (0.000 ns)
	'and' operation 1 bit ('and_ln107_5', top.cpp:107) [303]  (0.000 ns)
	'or' operation 1 bit ('or_ln107_1', top.cpp:107) [305]  (0.331 ns)
	'select' operation 24 bit ('select_ln107_3', top.cpp:107) [306]  (0.435 ns)

 <State 3>: 1.352ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln107', top.cpp:107) of variable 'tmp_1017', top.cpp:107 on array 'C' [2514]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
