-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity apply_watermark_compute_watermark is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inStream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    inStream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    inStream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    inStream_empty_n : IN STD_LOGIC;
    inStream_read : OUT STD_LOGIC;
    xStream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    xStream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    xStream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    xStream_empty_n : IN STD_LOGIC;
    xStream_read : OUT STD_LOGIC;
    yStream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    yStream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    yStream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    yStream_empty_n : IN STD_LOGIC;
    yStream_read : OUT STD_LOGIC;
    outStream_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    outStream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    outStream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    outStream_full_n : IN STD_LOGIC;
    outStream_write : OUT STD_LOGIC );
end;


architecture behav of apply_watermark_compute_watermark is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv15_7B50 : STD_LOGIC_VECTOR (14 downto 0) := "111101101010000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_117 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_157 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_177 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_197 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010111";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110111";
    constant ap_const_lv32_398 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110011000";
    constant ap_const_lv32_FFFFFC68 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111110001101000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_FFFFFC69 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111110001101001";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln107_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal watermark_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce0 : STD_LOGIC;
    signal watermark_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal watermark_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce1 : STD_LOGIC;
    signal watermark_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal watermark_address2 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce2 : STD_LOGIC;
    signal watermark_q2 : STD_LOGIC_VECTOR (16 downto 0);
    signal watermark_address3 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce3 : STD_LOGIC;
    signal watermark_q3 : STD_LOGIC_VECTOR (16 downto 0);
    signal watermark_address4 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce4 : STD_LOGIC;
    signal watermark_q4 : STD_LOGIC_VECTOR (16 downto 0);
    signal watermark_address5 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce5 : STD_LOGIC;
    signal watermark_q5 : STD_LOGIC_VECTOR (16 downto 0);
    signal watermark_address6 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce6 : STD_LOGIC;
    signal watermark_q6 : STD_LOGIC_VECTOR (16 downto 0);
    signal watermark_address7 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce7 : STD_LOGIC;
    signal watermark_q7 : STD_LOGIC_VECTOR (16 downto 0);
    signal watermark_address8 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce8 : STD_LOGIC;
    signal watermark_q8 : STD_LOGIC_VECTOR (16 downto 0);
    signal watermark_address9 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce9 : STD_LOGIC;
    signal watermark_q9 : STD_LOGIC_VECTOR (16 downto 0);
    signal watermark_address10 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce10 : STD_LOGIC;
    signal watermark_q10 : STD_LOGIC_VECTOR (16 downto 0);
    signal watermark_address11 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce11 : STD_LOGIC;
    signal watermark_q11 : STD_LOGIC_VECTOR (16 downto 0);
    signal watermark_address12 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce12 : STD_LOGIC;
    signal watermark_q12 : STD_LOGIC_VECTOR (16 downto 0);
    signal watermark_address13 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce13 : STD_LOGIC;
    signal watermark_q13 : STD_LOGIC_VECTOR (16 downto 0);
    signal watermark_address14 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce14 : STD_LOGIC;
    signal watermark_q14 : STD_LOGIC_VECTOR (16 downto 0);
    signal watermark_address15 : STD_LOGIC_VECTOR (7 downto 0);
    signal watermark_ce15 : STD_LOGIC;
    signal watermark_q15 : STD_LOGIC_VECTOR (16 downto 0);
    signal inStream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal xStream_blk_n : STD_LOGIC;
    signal yStream_blk_n : STD_LOGIC;
    signal outStream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_data_fu_485_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_reg_1549 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_reg_1549_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln4_reg_1554 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln4_reg_1554_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln4_reg_1554_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln_reg_1559 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln_reg_1559_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln_reg_1559_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln_reg_1559_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_s_reg_1564 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_s_reg_1564_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_s_reg_1564_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_s_reg_1564_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_s_reg_1564_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_1_reg_1569 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_1_reg_1569_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_1_reg_1569_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_1_reg_1569_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_1_reg_1569_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_1_reg_1569_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_2_reg_1574 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_2_reg_1574_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_2_reg_1574_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_2_reg_1574_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_2_reg_1574_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_2_reg_1574_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_2_reg_1574_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_3_reg_1579 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_3_reg_1579_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_3_reg_1579_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_3_reg_1579_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_3_reg_1579_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_3_reg_1579_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_3_reg_1579_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_3_reg_1579_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_4_reg_1584 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_4_reg_1584_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_4_reg_1584_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_4_reg_1584_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_4_reg_1584_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_4_reg_1584_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_4_reg_1584_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_4_reg_1584_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_4_reg_1584_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_5_reg_1589 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_5_reg_1589_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_5_reg_1589_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_5_reg_1589_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_5_reg_1589_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_5_reg_1589_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_5_reg_1589_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_5_reg_1589_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_5_reg_1589_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_5_reg_1589_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_6_reg_1594 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_6_reg_1594_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_6_reg_1594_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_6_reg_1594_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_6_reg_1594_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_6_reg_1594_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_6_reg_1594_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_6_reg_1594_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_6_reg_1594_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_6_reg_1594_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_6_reg_1594_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_7_reg_1599 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_7_reg_1599_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_7_reg_1599_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_7_reg_1599_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_7_reg_1599_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_7_reg_1599_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_7_reg_1599_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_7_reg_1599_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_7_reg_1599_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_7_reg_1599_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_7_reg_1599_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_7_reg_1599_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_8_reg_1604 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_8_reg_1604_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_8_reg_1604_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_8_reg_1604_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_8_reg_1604_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_8_reg_1604_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_8_reg_1604_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_8_reg_1604_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_8_reg_1604_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_8_reg_1604_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_8_reg_1604_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_8_reg_1604_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_8_reg_1604_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_9_reg_1609 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_9_reg_1609_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_9_reg_1609_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_9_reg_1609_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_9_reg_1609_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_9_reg_1609_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_9_reg_1609_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_9_reg_1609_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_9_reg_1609_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_9_reg_1609_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_9_reg_1609_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_9_reg_1609_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_9_reg_1609_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_9_reg_1609_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_10_reg_1614 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_10_reg_1614_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_10_reg_1614_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_10_reg_1614_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_10_reg_1614_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_10_reg_1614_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_10_reg_1614_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_10_reg_1614_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_10_reg_1614_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_10_reg_1614_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_10_reg_1614_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_10_reg_1614_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_10_reg_1614_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_10_reg_1614_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_10_reg_1614_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln110_11_reg_1619_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1_reg_1624_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_x_3_fu_661_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_x_3_reg_1629 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_idx_fu_669_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idx_reg_1635 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_fu_673_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_reg_1640 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_x_6_fu_713_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_x_6_reg_1652 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_idx_1_fu_721_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idx_1_reg_1658 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_1_fu_725_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_1_reg_1663 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_1_saturatedAdd_fu_348_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_reg_1670_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_x_9_fu_764_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_x_9_reg_1680 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_idx_2_fu_772_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idx_2_reg_1686 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_2_fu_776_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_2_reg_1691 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_data_2_saturatedAdd_fu_355_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_2_reg_1698 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_2_reg_1698_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_2_reg_1698_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_2_reg_1698_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_2_reg_1698_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_2_reg_1698_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_2_reg_1698_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_2_reg_1698_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_2_reg_1698_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_2_reg_1698_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_2_reg_1698_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_2_reg_1698_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_2_reg_1698_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_2_reg_1698_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_2_reg_1698_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_x_12_fu_815_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_x_12_reg_1708 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_idx_3_fu_823_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idx_3_reg_1714 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_3_fu_827_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_3_reg_1719 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_i_saturatedAdd_fu_362_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_i_reg_1726 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_i_reg_1726_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_i_reg_1726_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_i_reg_1726_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_i_reg_1726_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_i_reg_1726_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_i_reg_1726_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_i_reg_1726_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_i_reg_1726_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_i_reg_1726_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_i_reg_1726_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_i_reg_1726_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_i_reg_1726_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_16_i_reg_1726_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_x_15_fu_866_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_x_15_reg_1736 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_idx_4_fu_874_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idx_4_reg_1742 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_4_fu_878_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_4_reg_1747 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_17_i_saturatedAdd_fu_369_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_i_reg_1754 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_i_reg_1754_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_i_reg_1754_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_i_reg_1754_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_i_reg_1754_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_i_reg_1754_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_i_reg_1754_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_i_reg_1754_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_i_reg_1754_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_i_reg_1754_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_i_reg_1754_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_i_reg_1754_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_i_reg_1754_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_x_18_fu_917_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_x_18_reg_1764 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_idx_5_fu_925_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idx_5_reg_1770 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_5_fu_929_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_5_reg_1775 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_18_i_saturatedAdd_fu_376_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_i_reg_1782 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_i_reg_1782_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_i_reg_1782_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_i_reg_1782_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_i_reg_1782_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_i_reg_1782_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_i_reg_1782_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_i_reg_1782_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_i_reg_1782_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_i_reg_1782_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_i_reg_1782_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_18_i_reg_1782_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_x_21_fu_968_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_x_21_reg_1792 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_idx_6_fu_976_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idx_6_reg_1798 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_6_fu_980_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_6_reg_1803 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_19_i_saturatedAdd_fu_383_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_i_reg_1810 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_i_reg_1810_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_i_reg_1810_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_i_reg_1810_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_i_reg_1810_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_i_reg_1810_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_i_reg_1810_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_i_reg_1810_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_i_reg_1810_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_i_reg_1810_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_i_reg_1810_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_x_24_fu_1019_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_x_24_reg_1820 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_idx_7_fu_1027_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idx_7_reg_1826 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_7_fu_1031_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_7_reg_1831 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_20_i_saturatedAdd_fu_390_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_i_reg_1838 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_i_reg_1838_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_i_reg_1838_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_i_reg_1838_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_i_reg_1838_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_i_reg_1838_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_i_reg_1838_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_i_reg_1838_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_i_reg_1838_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_i_reg_1838_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_x_27_fu_1070_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_x_27_reg_1848 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_idx_8_fu_1078_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idx_8_reg_1854 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_8_fu_1082_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_8_reg_1859 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_21_i_saturatedAdd_fu_397_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_i_reg_1866 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_i_reg_1866_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_i_reg_1866_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_i_reg_1866_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_i_reg_1866_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_i_reg_1866_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_i_reg_1866_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_i_reg_1866_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_i_reg_1866_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_x_30_fu_1121_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_x_30_reg_1876 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_idx_9_fu_1129_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idx_9_reg_1882 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_9_fu_1133_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_9_reg_1887 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_saturatedAdd_fu_404_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_22_i_reg_1894 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_22_i_reg_1894_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_22_i_reg_1894_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_22_i_reg_1894_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_22_i_reg_1894_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_22_i_reg_1894_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_22_i_reg_1894_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_22_i_reg_1894_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_x_33_fu_1172_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_x_33_reg_1904 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_idx_10_fu_1180_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idx_10_reg_1910 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_10_fu_1184_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_10_reg_1915 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_saturatedAdd_fu_411_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_23_i_reg_1922 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_23_i_reg_1922_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_23_i_reg_1922_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_23_i_reg_1922_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_23_i_reg_1922_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_23_i_reg_1922_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_23_i_reg_1922_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_x_36_fu_1223_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_x_36_reg_1932 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_idx_11_fu_1231_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idx_11_reg_1938 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_11_fu_1235_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_11_reg_1943 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_saturatedAdd_fu_418_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_24_i_reg_1950 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_24_i_reg_1950_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_24_i_reg_1950_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_24_i_reg_1950_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_24_i_reg_1950_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_24_i_reg_1950_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_x_39_fu_1274_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_x_39_reg_1960 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_idx_12_fu_1282_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idx_12_reg_1966 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_12_fu_1286_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_12_reg_1971 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_25_i_saturatedAdd_fu_425_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_25_i_reg_1978 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_25_i_reg_1978_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_25_i_reg_1978_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_25_i_reg_1978_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_25_i_reg_1978_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_x_42_fu_1325_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_x_42_reg_1988 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_idx_13_fu_1333_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idx_13_reg_1994 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_13_fu_1337_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_13_reg_1999 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_26_i_saturatedAdd_fu_432_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_26_i_reg_2006 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_26_i_reg_2006_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_26_i_reg_2006_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_26_i_reg_2006_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_x_45_fu_1376_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_x_45_reg_2016 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_idx_14_fu_1384_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idx_14_reg_2021 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_14_fu_1388_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_idy_14_reg_2027 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_27_i_saturatedAdd_fu_439_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_27_i_reg_2034 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_27_i_reg_2034_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_27_i_reg_2034_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_x_fu_1430_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_x_reg_2044 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln119_31_fu_1435_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln119_31_reg_2049 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_28_i_saturatedAdd_fu_446_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_28_i_reg_2054 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_28_i_reg_2054_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_29_i_saturatedAdd_fu_453_ap_return : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_29_i_reg_2064 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_data_1_saturatedAdd_fu_348_ap_ready : STD_LOGIC;
    signal tmp_data_2_saturatedAdd_fu_355_ap_ready : STD_LOGIC;
    signal tmp_16_i_saturatedAdd_fu_362_ap_ready : STD_LOGIC;
    signal tmp_17_i_saturatedAdd_fu_369_ap_ready : STD_LOGIC;
    signal tmp_18_i_saturatedAdd_fu_376_ap_ready : STD_LOGIC;
    signal tmp_19_i_saturatedAdd_fu_383_ap_ready : STD_LOGIC;
    signal tmp_20_i_saturatedAdd_fu_390_ap_ready : STD_LOGIC;
    signal tmp_21_i_saturatedAdd_fu_397_ap_ready : STD_LOGIC;
    signal tmp_22_i_saturatedAdd_fu_404_ap_ready : STD_LOGIC;
    signal tmp_23_i_saturatedAdd_fu_411_ap_ready : STD_LOGIC;
    signal tmp_24_i_saturatedAdd_fu_418_ap_ready : STD_LOGIC;
    signal tmp_25_i_saturatedAdd_fu_425_ap_ready : STD_LOGIC;
    signal tmp_26_i_saturatedAdd_fu_432_ap_ready : STD_LOGIC;
    signal tmp_27_i_saturatedAdd_fu_439_ap_ready : STD_LOGIC;
    signal tmp_28_i_saturatedAdd_fu_446_ap_ready : STD_LOGIC;
    signal tmp_29_i_saturatedAdd_fu_453_ap_ready : STD_LOGIC;
    signal zext_ln126_fu_687_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_1_fu_738_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_2_fu_789_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_3_fu_840_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_4_fu_891_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_5_fu_942_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_6_fu_993_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_7_fu_1044_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_8_fu_1095_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_9_fu_1146_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_10_fu_1197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_11_fu_1248_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_12_fu_1299_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_13_fu_1350_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_14_fu_1401_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_15_fu_1448_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idx_fu_126 : STD_LOGIC_VECTOR (14 downto 0);
    signal idx_3_fu_474_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_idx_2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln155_fu_639_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln119_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_x_2_fu_649_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_y_1_fu_655_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_681_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_x_4_fu_692_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln119_1_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_x_5_fu_703_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_y_3_fu_708_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_732_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_x_7_fu_743_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln119_2_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_x_8_fu_754_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_y_5_fu_759_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_783_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_x_10_fu_794_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln119_3_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_x_11_fu_805_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_y_7_fu_810_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_834_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_x_13_fu_845_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln119_4_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_x_14_fu_856_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_y_9_fu_861_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_885_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_x_16_fu_896_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln119_5_fu_901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_x_17_fu_907_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_y_11_fu_912_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_936_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_x_19_fu_947_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln119_6_fu_952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_x_20_fu_958_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_y_13_fu_963_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_987_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_x_22_fu_998_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln119_7_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_x_23_fu_1009_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_y_15_fu_1014_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_1038_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_x_25_fu_1049_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln119_8_fu_1054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_x_26_fu_1060_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_y_17_fu_1065_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_1089_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_x_28_fu_1100_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln119_9_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_x_29_fu_1111_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_y_19_fu_1116_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_1140_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_x_31_fu_1151_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln119_10_fu_1156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_x_32_fu_1162_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_y_21_fu_1167_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_1191_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_x_34_fu_1202_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln119_11_fu_1207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_x_35_fu_1213_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_y_23_fu_1218_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_1242_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_x_37_fu_1253_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln119_12_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_x_38_fu_1264_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_y_25_fu_1269_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_fu_1293_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_x_40_fu_1304_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln119_13_fu_1309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_x_41_fu_1315_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_y_27_fu_1320_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_13_fu_1344_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_x_43_fu_1355_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln119_14_fu_1360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_x_44_fu_1366_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_y_29_fu_1371_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1395_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_x_46_fu_1406_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln119_15_fu_1411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln119_fu_1422_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_y_31_fu_1417_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_15_fu_1442_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln128_12_fu_1495_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln128_11_fu_1492_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln128_10_fu_1489_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln128_9_fu_1486_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln128_8_fu_1483_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln128_7_fu_1480_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln128_6_fu_1477_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln128_5_fu_1474_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln128_4_fu_1471_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln128_3_fu_1468_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln128_2_fu_1465_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln128_1_fu_1462_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln128_fu_1459_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln105_1_fu_1456_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln105_fu_1453_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln174_i_fu_1498_p17 : STD_LOGIC_VECTOR (503 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_859 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component apply_watermark_saturatedAdd IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (23 downto 0);
        y : IN STD_LOGIC_VECTOR (16 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component apply_watermark_compute_watermark_watermark_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address3 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address4 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address5 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address6 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address7 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address8 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address9 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address10 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address11 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address12 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce12 : IN STD_LOGIC;
        q12 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address13 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce13 : IN STD_LOGIC;
        q13 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address14 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce14 : IN STD_LOGIC;
        q14 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address15 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce15 : IN STD_LOGIC;
        q15 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component apply_watermark_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    watermark_U : component apply_watermark_compute_watermark_watermark_ROM_AUTO_1R
    generic map (
        DataWidth => 17,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => watermark_address0,
        ce0 => watermark_ce0,
        q0 => watermark_q0,
        address1 => watermark_address1,
        ce1 => watermark_ce1,
        q1 => watermark_q1,
        address2 => watermark_address2,
        ce2 => watermark_ce2,
        q2 => watermark_q2,
        address3 => watermark_address3,
        ce3 => watermark_ce3,
        q3 => watermark_q3,
        address4 => watermark_address4,
        ce4 => watermark_ce4,
        q4 => watermark_q4,
        address5 => watermark_address5,
        ce5 => watermark_ce5,
        q5 => watermark_q5,
        address6 => watermark_address6,
        ce6 => watermark_ce6,
        q6 => watermark_q6,
        address7 => watermark_address7,
        ce7 => watermark_ce7,
        q7 => watermark_q7,
        address8 => watermark_address8,
        ce8 => watermark_ce8,
        q8 => watermark_q8,
        address9 => watermark_address9,
        ce9 => watermark_ce9,
        q9 => watermark_q9,
        address10 => watermark_address10,
        ce10 => watermark_ce10,
        q10 => watermark_q10,
        address11 => watermark_address11,
        ce11 => watermark_ce11,
        q11 => watermark_q11,
        address12 => watermark_address12,
        ce12 => watermark_ce12,
        q12 => watermark_q12,
        address13 => watermark_address13,
        ce13 => watermark_ce13,
        q13 => watermark_q13,
        address14 => watermark_address14,
        ce14 => watermark_ce14,
        q14 => watermark_q14,
        address15 => watermark_address15,
        ce15 => watermark_ce15,
        q15 => watermark_q15);

    tmp_data_1_saturatedAdd_fu_348 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_data_1_saturatedAdd_fu_348_ap_ready,
        x => tmp_data_reg_1549_pp0_iter2_reg,
        y => watermark_q15,
        ap_return => tmp_data_1_saturatedAdd_fu_348_ap_return);

    tmp_data_2_saturatedAdd_fu_355 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_data_2_saturatedAdd_fu_355_ap_ready,
        x => trunc_ln4_reg_1554_pp0_iter3_reg,
        y => watermark_q14,
        ap_return => tmp_data_2_saturatedAdd_fu_355_ap_return);

    tmp_16_i_saturatedAdd_fu_362 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_16_i_saturatedAdd_fu_362_ap_ready,
        x => trunc_ln_reg_1559_pp0_iter4_reg,
        y => watermark_q13,
        ap_return => tmp_16_i_saturatedAdd_fu_362_ap_return);

    tmp_17_i_saturatedAdd_fu_369 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_17_i_saturatedAdd_fu_369_ap_ready,
        x => trunc_ln110_s_reg_1564_pp0_iter5_reg,
        y => watermark_q12,
        ap_return => tmp_17_i_saturatedAdd_fu_369_ap_return);

    tmp_18_i_saturatedAdd_fu_376 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_18_i_saturatedAdd_fu_376_ap_ready,
        x => trunc_ln110_1_reg_1569_pp0_iter6_reg,
        y => watermark_q11,
        ap_return => tmp_18_i_saturatedAdd_fu_376_ap_return);

    tmp_19_i_saturatedAdd_fu_383 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_19_i_saturatedAdd_fu_383_ap_ready,
        x => trunc_ln110_2_reg_1574_pp0_iter7_reg,
        y => watermark_q10,
        ap_return => tmp_19_i_saturatedAdd_fu_383_ap_return);

    tmp_20_i_saturatedAdd_fu_390 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_20_i_saturatedAdd_fu_390_ap_ready,
        x => trunc_ln110_3_reg_1579_pp0_iter8_reg,
        y => watermark_q9,
        ap_return => tmp_20_i_saturatedAdd_fu_390_ap_return);

    tmp_21_i_saturatedAdd_fu_397 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_21_i_saturatedAdd_fu_397_ap_ready,
        x => trunc_ln110_4_reg_1584_pp0_iter9_reg,
        y => watermark_q8,
        ap_return => tmp_21_i_saturatedAdd_fu_397_ap_return);

    tmp_22_i_saturatedAdd_fu_404 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_22_i_saturatedAdd_fu_404_ap_ready,
        x => trunc_ln110_5_reg_1589_pp0_iter10_reg,
        y => watermark_q7,
        ap_return => tmp_22_i_saturatedAdd_fu_404_ap_return);

    tmp_23_i_saturatedAdd_fu_411 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_23_i_saturatedAdd_fu_411_ap_ready,
        x => trunc_ln110_6_reg_1594_pp0_iter11_reg,
        y => watermark_q6,
        ap_return => tmp_23_i_saturatedAdd_fu_411_ap_return);

    tmp_24_i_saturatedAdd_fu_418 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_24_i_saturatedAdd_fu_418_ap_ready,
        x => trunc_ln110_7_reg_1599_pp0_iter12_reg,
        y => watermark_q5,
        ap_return => tmp_24_i_saturatedAdd_fu_418_ap_return);

    tmp_25_i_saturatedAdd_fu_425 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_25_i_saturatedAdd_fu_425_ap_ready,
        x => trunc_ln110_8_reg_1604_pp0_iter13_reg,
        y => watermark_q4,
        ap_return => tmp_25_i_saturatedAdd_fu_425_ap_return);

    tmp_26_i_saturatedAdd_fu_432 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_26_i_saturatedAdd_fu_432_ap_ready,
        x => trunc_ln110_9_reg_1609_pp0_iter14_reg,
        y => watermark_q3,
        ap_return => tmp_26_i_saturatedAdd_fu_432_ap_return);

    tmp_27_i_saturatedAdd_fu_439 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_27_i_saturatedAdd_fu_439_ap_ready,
        x => trunc_ln110_10_reg_1614_pp0_iter15_reg,
        y => watermark_q2,
        ap_return => tmp_27_i_saturatedAdd_fu_439_ap_return);

    tmp_28_i_saturatedAdd_fu_446 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_28_i_saturatedAdd_fu_446_ap_ready,
        x => trunc_ln110_11_reg_1619_pp0_iter16_reg,
        y => watermark_q1,
        ap_return => tmp_28_i_saturatedAdd_fu_446_ap_return);

    tmp_29_i_saturatedAdd_fu_453 : component apply_watermark_saturatedAdd
    port map (
        ap_ready => tmp_29_i_saturatedAdd_fu_453_ap_ready,
        x => trunc_ln1_reg_1624_pp0_iter17_reg,
        y => watermark_q0,
        ap_return => tmp_29_i_saturatedAdd_fu_453_ap_return);

    flow_control_loop_pipe_U : component apply_watermark_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_859)) then
                if ((icmp_ln107_fu_468_p2 = ap_const_lv1_0)) then 
                    idx_fu_126 <= idx_3_fu_474_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_126 <= ap_const_lv15_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                select_ln119_31_reg_2049 <= select_ln119_31_fu_1435_p3;
                tmp_16_i_reg_1726 <= tmp_16_i_saturatedAdd_fu_362_ap_return;
                tmp_16_i_reg_1726_pp0_iter10_reg <= tmp_16_i_reg_1726_pp0_iter9_reg;
                tmp_16_i_reg_1726_pp0_iter11_reg <= tmp_16_i_reg_1726_pp0_iter10_reg;
                tmp_16_i_reg_1726_pp0_iter12_reg <= tmp_16_i_reg_1726_pp0_iter11_reg;
                tmp_16_i_reg_1726_pp0_iter13_reg <= tmp_16_i_reg_1726_pp0_iter12_reg;
                tmp_16_i_reg_1726_pp0_iter14_reg <= tmp_16_i_reg_1726_pp0_iter13_reg;
                tmp_16_i_reg_1726_pp0_iter15_reg <= tmp_16_i_reg_1726_pp0_iter14_reg;
                tmp_16_i_reg_1726_pp0_iter16_reg <= tmp_16_i_reg_1726_pp0_iter15_reg;
                tmp_16_i_reg_1726_pp0_iter17_reg <= tmp_16_i_reg_1726_pp0_iter16_reg;
                tmp_16_i_reg_1726_pp0_iter18_reg <= tmp_16_i_reg_1726_pp0_iter17_reg;
                tmp_16_i_reg_1726_pp0_iter6_reg <= tmp_16_i_reg_1726;
                tmp_16_i_reg_1726_pp0_iter7_reg <= tmp_16_i_reg_1726_pp0_iter6_reg;
                tmp_16_i_reg_1726_pp0_iter8_reg <= tmp_16_i_reg_1726_pp0_iter7_reg;
                tmp_16_i_reg_1726_pp0_iter9_reg <= tmp_16_i_reg_1726_pp0_iter8_reg;
                tmp_17_i_reg_1754 <= tmp_17_i_saturatedAdd_fu_369_ap_return;
                tmp_17_i_reg_1754_pp0_iter10_reg <= tmp_17_i_reg_1754_pp0_iter9_reg;
                tmp_17_i_reg_1754_pp0_iter11_reg <= tmp_17_i_reg_1754_pp0_iter10_reg;
                tmp_17_i_reg_1754_pp0_iter12_reg <= tmp_17_i_reg_1754_pp0_iter11_reg;
                tmp_17_i_reg_1754_pp0_iter13_reg <= tmp_17_i_reg_1754_pp0_iter12_reg;
                tmp_17_i_reg_1754_pp0_iter14_reg <= tmp_17_i_reg_1754_pp0_iter13_reg;
                tmp_17_i_reg_1754_pp0_iter15_reg <= tmp_17_i_reg_1754_pp0_iter14_reg;
                tmp_17_i_reg_1754_pp0_iter16_reg <= tmp_17_i_reg_1754_pp0_iter15_reg;
                tmp_17_i_reg_1754_pp0_iter17_reg <= tmp_17_i_reg_1754_pp0_iter16_reg;
                tmp_17_i_reg_1754_pp0_iter18_reg <= tmp_17_i_reg_1754_pp0_iter17_reg;
                tmp_17_i_reg_1754_pp0_iter7_reg <= tmp_17_i_reg_1754;
                tmp_17_i_reg_1754_pp0_iter8_reg <= tmp_17_i_reg_1754_pp0_iter7_reg;
                tmp_17_i_reg_1754_pp0_iter9_reg <= tmp_17_i_reg_1754_pp0_iter8_reg;
                tmp_18_i_reg_1782 <= tmp_18_i_saturatedAdd_fu_376_ap_return;
                tmp_18_i_reg_1782_pp0_iter10_reg <= tmp_18_i_reg_1782_pp0_iter9_reg;
                tmp_18_i_reg_1782_pp0_iter11_reg <= tmp_18_i_reg_1782_pp0_iter10_reg;
                tmp_18_i_reg_1782_pp0_iter12_reg <= tmp_18_i_reg_1782_pp0_iter11_reg;
                tmp_18_i_reg_1782_pp0_iter13_reg <= tmp_18_i_reg_1782_pp0_iter12_reg;
                tmp_18_i_reg_1782_pp0_iter14_reg <= tmp_18_i_reg_1782_pp0_iter13_reg;
                tmp_18_i_reg_1782_pp0_iter15_reg <= tmp_18_i_reg_1782_pp0_iter14_reg;
                tmp_18_i_reg_1782_pp0_iter16_reg <= tmp_18_i_reg_1782_pp0_iter15_reg;
                tmp_18_i_reg_1782_pp0_iter17_reg <= tmp_18_i_reg_1782_pp0_iter16_reg;
                tmp_18_i_reg_1782_pp0_iter18_reg <= tmp_18_i_reg_1782_pp0_iter17_reg;
                tmp_18_i_reg_1782_pp0_iter8_reg <= tmp_18_i_reg_1782;
                tmp_18_i_reg_1782_pp0_iter9_reg <= tmp_18_i_reg_1782_pp0_iter8_reg;
                tmp_19_i_reg_1810 <= tmp_19_i_saturatedAdd_fu_383_ap_return;
                tmp_19_i_reg_1810_pp0_iter10_reg <= tmp_19_i_reg_1810_pp0_iter9_reg;
                tmp_19_i_reg_1810_pp0_iter11_reg <= tmp_19_i_reg_1810_pp0_iter10_reg;
                tmp_19_i_reg_1810_pp0_iter12_reg <= tmp_19_i_reg_1810_pp0_iter11_reg;
                tmp_19_i_reg_1810_pp0_iter13_reg <= tmp_19_i_reg_1810_pp0_iter12_reg;
                tmp_19_i_reg_1810_pp0_iter14_reg <= tmp_19_i_reg_1810_pp0_iter13_reg;
                tmp_19_i_reg_1810_pp0_iter15_reg <= tmp_19_i_reg_1810_pp0_iter14_reg;
                tmp_19_i_reg_1810_pp0_iter16_reg <= tmp_19_i_reg_1810_pp0_iter15_reg;
                tmp_19_i_reg_1810_pp0_iter17_reg <= tmp_19_i_reg_1810_pp0_iter16_reg;
                tmp_19_i_reg_1810_pp0_iter18_reg <= tmp_19_i_reg_1810_pp0_iter17_reg;
                tmp_19_i_reg_1810_pp0_iter9_reg <= tmp_19_i_reg_1810;
                tmp_20_i_reg_1838 <= tmp_20_i_saturatedAdd_fu_390_ap_return;
                tmp_20_i_reg_1838_pp0_iter10_reg <= tmp_20_i_reg_1838;
                tmp_20_i_reg_1838_pp0_iter11_reg <= tmp_20_i_reg_1838_pp0_iter10_reg;
                tmp_20_i_reg_1838_pp0_iter12_reg <= tmp_20_i_reg_1838_pp0_iter11_reg;
                tmp_20_i_reg_1838_pp0_iter13_reg <= tmp_20_i_reg_1838_pp0_iter12_reg;
                tmp_20_i_reg_1838_pp0_iter14_reg <= tmp_20_i_reg_1838_pp0_iter13_reg;
                tmp_20_i_reg_1838_pp0_iter15_reg <= tmp_20_i_reg_1838_pp0_iter14_reg;
                tmp_20_i_reg_1838_pp0_iter16_reg <= tmp_20_i_reg_1838_pp0_iter15_reg;
                tmp_20_i_reg_1838_pp0_iter17_reg <= tmp_20_i_reg_1838_pp0_iter16_reg;
                tmp_20_i_reg_1838_pp0_iter18_reg <= tmp_20_i_reg_1838_pp0_iter17_reg;
                tmp_21_i_reg_1866 <= tmp_21_i_saturatedAdd_fu_397_ap_return;
                tmp_21_i_reg_1866_pp0_iter11_reg <= tmp_21_i_reg_1866;
                tmp_21_i_reg_1866_pp0_iter12_reg <= tmp_21_i_reg_1866_pp0_iter11_reg;
                tmp_21_i_reg_1866_pp0_iter13_reg <= tmp_21_i_reg_1866_pp0_iter12_reg;
                tmp_21_i_reg_1866_pp0_iter14_reg <= tmp_21_i_reg_1866_pp0_iter13_reg;
                tmp_21_i_reg_1866_pp0_iter15_reg <= tmp_21_i_reg_1866_pp0_iter14_reg;
                tmp_21_i_reg_1866_pp0_iter16_reg <= tmp_21_i_reg_1866_pp0_iter15_reg;
                tmp_21_i_reg_1866_pp0_iter17_reg <= tmp_21_i_reg_1866_pp0_iter16_reg;
                tmp_21_i_reg_1866_pp0_iter18_reg <= tmp_21_i_reg_1866_pp0_iter17_reg;
                tmp_22_i_reg_1894 <= tmp_22_i_saturatedAdd_fu_404_ap_return;
                tmp_22_i_reg_1894_pp0_iter12_reg <= tmp_22_i_reg_1894;
                tmp_22_i_reg_1894_pp0_iter13_reg <= tmp_22_i_reg_1894_pp0_iter12_reg;
                tmp_22_i_reg_1894_pp0_iter14_reg <= tmp_22_i_reg_1894_pp0_iter13_reg;
                tmp_22_i_reg_1894_pp0_iter15_reg <= tmp_22_i_reg_1894_pp0_iter14_reg;
                tmp_22_i_reg_1894_pp0_iter16_reg <= tmp_22_i_reg_1894_pp0_iter15_reg;
                tmp_22_i_reg_1894_pp0_iter17_reg <= tmp_22_i_reg_1894_pp0_iter16_reg;
                tmp_22_i_reg_1894_pp0_iter18_reg <= tmp_22_i_reg_1894_pp0_iter17_reg;
                tmp_23_i_reg_1922 <= tmp_23_i_saturatedAdd_fu_411_ap_return;
                tmp_23_i_reg_1922_pp0_iter13_reg <= tmp_23_i_reg_1922;
                tmp_23_i_reg_1922_pp0_iter14_reg <= tmp_23_i_reg_1922_pp0_iter13_reg;
                tmp_23_i_reg_1922_pp0_iter15_reg <= tmp_23_i_reg_1922_pp0_iter14_reg;
                tmp_23_i_reg_1922_pp0_iter16_reg <= tmp_23_i_reg_1922_pp0_iter15_reg;
                tmp_23_i_reg_1922_pp0_iter17_reg <= tmp_23_i_reg_1922_pp0_iter16_reg;
                tmp_23_i_reg_1922_pp0_iter18_reg <= tmp_23_i_reg_1922_pp0_iter17_reg;
                tmp_24_i_reg_1950 <= tmp_24_i_saturatedAdd_fu_418_ap_return;
                tmp_24_i_reg_1950_pp0_iter14_reg <= tmp_24_i_reg_1950;
                tmp_24_i_reg_1950_pp0_iter15_reg <= tmp_24_i_reg_1950_pp0_iter14_reg;
                tmp_24_i_reg_1950_pp0_iter16_reg <= tmp_24_i_reg_1950_pp0_iter15_reg;
                tmp_24_i_reg_1950_pp0_iter17_reg <= tmp_24_i_reg_1950_pp0_iter16_reg;
                tmp_24_i_reg_1950_pp0_iter18_reg <= tmp_24_i_reg_1950_pp0_iter17_reg;
                tmp_25_i_reg_1978 <= tmp_25_i_saturatedAdd_fu_425_ap_return;
                tmp_25_i_reg_1978_pp0_iter15_reg <= tmp_25_i_reg_1978;
                tmp_25_i_reg_1978_pp0_iter16_reg <= tmp_25_i_reg_1978_pp0_iter15_reg;
                tmp_25_i_reg_1978_pp0_iter17_reg <= tmp_25_i_reg_1978_pp0_iter16_reg;
                tmp_25_i_reg_1978_pp0_iter18_reg <= tmp_25_i_reg_1978_pp0_iter17_reg;
                tmp_26_i_reg_2006 <= tmp_26_i_saturatedAdd_fu_432_ap_return;
                tmp_26_i_reg_2006_pp0_iter16_reg <= tmp_26_i_reg_2006;
                tmp_26_i_reg_2006_pp0_iter17_reg <= tmp_26_i_reg_2006_pp0_iter16_reg;
                tmp_26_i_reg_2006_pp0_iter18_reg <= tmp_26_i_reg_2006_pp0_iter17_reg;
                tmp_27_i_reg_2034 <= tmp_27_i_saturatedAdd_fu_439_ap_return;
                tmp_27_i_reg_2034_pp0_iter17_reg <= tmp_27_i_reg_2034;
                tmp_27_i_reg_2034_pp0_iter18_reg <= tmp_27_i_reg_2034_pp0_iter17_reg;
                tmp_28_i_reg_2054 <= tmp_28_i_saturatedAdd_fu_446_ap_return;
                tmp_28_i_reg_2054_pp0_iter18_reg <= tmp_28_i_reg_2054;
                tmp_29_i_reg_2064 <= tmp_29_i_saturatedAdd_fu_453_ap_return;
                tmp_data_1_reg_1670 <= tmp_data_1_saturatedAdd_fu_348_ap_return;
                tmp_data_1_reg_1670_pp0_iter10_reg <= tmp_data_1_reg_1670_pp0_iter9_reg;
                tmp_data_1_reg_1670_pp0_iter11_reg <= tmp_data_1_reg_1670_pp0_iter10_reg;
                tmp_data_1_reg_1670_pp0_iter12_reg <= tmp_data_1_reg_1670_pp0_iter11_reg;
                tmp_data_1_reg_1670_pp0_iter13_reg <= tmp_data_1_reg_1670_pp0_iter12_reg;
                tmp_data_1_reg_1670_pp0_iter14_reg <= tmp_data_1_reg_1670_pp0_iter13_reg;
                tmp_data_1_reg_1670_pp0_iter15_reg <= tmp_data_1_reg_1670_pp0_iter14_reg;
                tmp_data_1_reg_1670_pp0_iter16_reg <= tmp_data_1_reg_1670_pp0_iter15_reg;
                tmp_data_1_reg_1670_pp0_iter17_reg <= tmp_data_1_reg_1670_pp0_iter16_reg;
                tmp_data_1_reg_1670_pp0_iter18_reg <= tmp_data_1_reg_1670_pp0_iter17_reg;
                tmp_data_1_reg_1670_pp0_iter4_reg <= tmp_data_1_reg_1670;
                tmp_data_1_reg_1670_pp0_iter5_reg <= tmp_data_1_reg_1670_pp0_iter4_reg;
                tmp_data_1_reg_1670_pp0_iter6_reg <= tmp_data_1_reg_1670_pp0_iter5_reg;
                tmp_data_1_reg_1670_pp0_iter7_reg <= tmp_data_1_reg_1670_pp0_iter6_reg;
                tmp_data_1_reg_1670_pp0_iter8_reg <= tmp_data_1_reg_1670_pp0_iter7_reg;
                tmp_data_1_reg_1670_pp0_iter9_reg <= tmp_data_1_reg_1670_pp0_iter8_reg;
                tmp_data_2_reg_1698 <= tmp_data_2_saturatedAdd_fu_355_ap_return;
                tmp_data_2_reg_1698_pp0_iter10_reg <= tmp_data_2_reg_1698_pp0_iter9_reg;
                tmp_data_2_reg_1698_pp0_iter11_reg <= tmp_data_2_reg_1698_pp0_iter10_reg;
                tmp_data_2_reg_1698_pp0_iter12_reg <= tmp_data_2_reg_1698_pp0_iter11_reg;
                tmp_data_2_reg_1698_pp0_iter13_reg <= tmp_data_2_reg_1698_pp0_iter12_reg;
                tmp_data_2_reg_1698_pp0_iter14_reg <= tmp_data_2_reg_1698_pp0_iter13_reg;
                tmp_data_2_reg_1698_pp0_iter15_reg <= tmp_data_2_reg_1698_pp0_iter14_reg;
                tmp_data_2_reg_1698_pp0_iter16_reg <= tmp_data_2_reg_1698_pp0_iter15_reg;
                tmp_data_2_reg_1698_pp0_iter17_reg <= tmp_data_2_reg_1698_pp0_iter16_reg;
                tmp_data_2_reg_1698_pp0_iter18_reg <= tmp_data_2_reg_1698_pp0_iter17_reg;
                tmp_data_2_reg_1698_pp0_iter5_reg <= tmp_data_2_reg_1698;
                tmp_data_2_reg_1698_pp0_iter6_reg <= tmp_data_2_reg_1698_pp0_iter5_reg;
                tmp_data_2_reg_1698_pp0_iter7_reg <= tmp_data_2_reg_1698_pp0_iter6_reg;
                tmp_data_2_reg_1698_pp0_iter8_reg <= tmp_data_2_reg_1698_pp0_iter7_reg;
                tmp_data_2_reg_1698_pp0_iter9_reg <= tmp_data_2_reg_1698_pp0_iter8_reg;
                tmp_data_reg_1549_pp0_iter2_reg <= tmp_data_reg_1549;
                tmp_x_12_reg_1708 <= tmp_x_12_fu_815_p3;
                tmp_x_15_reg_1736 <= tmp_x_15_fu_866_p3;
                tmp_x_18_reg_1764 <= tmp_x_18_fu_917_p3;
                tmp_x_21_reg_1792 <= tmp_x_21_fu_968_p3;
                tmp_x_24_reg_1820 <= tmp_x_24_fu_1019_p3;
                tmp_x_27_reg_1848 <= tmp_x_27_fu_1070_p3;
                tmp_x_30_reg_1876 <= tmp_x_30_fu_1121_p3;
                tmp_x_33_reg_1904 <= tmp_x_33_fu_1172_p3;
                tmp_x_36_reg_1932 <= tmp_x_36_fu_1223_p3;
                tmp_x_39_reg_1960 <= tmp_x_39_fu_1274_p3;
                tmp_x_42_reg_1988 <= tmp_x_42_fu_1325_p3;
                tmp_x_45_reg_2016 <= tmp_x_45_fu_1376_p3;
                tmp_x_6_reg_1652 <= tmp_x_6_fu_713_p3;
                tmp_x_9_reg_1680 <= tmp_x_9_fu_764_p3;
                tmp_x_reg_2044 <= tmp_x_fu_1430_p2;
                trunc_ln110_10_reg_1614_pp0_iter10_reg <= trunc_ln110_10_reg_1614_pp0_iter9_reg;
                trunc_ln110_10_reg_1614_pp0_iter11_reg <= trunc_ln110_10_reg_1614_pp0_iter10_reg;
                trunc_ln110_10_reg_1614_pp0_iter12_reg <= trunc_ln110_10_reg_1614_pp0_iter11_reg;
                trunc_ln110_10_reg_1614_pp0_iter13_reg <= trunc_ln110_10_reg_1614_pp0_iter12_reg;
                trunc_ln110_10_reg_1614_pp0_iter14_reg <= trunc_ln110_10_reg_1614_pp0_iter13_reg;
                trunc_ln110_10_reg_1614_pp0_iter15_reg <= trunc_ln110_10_reg_1614_pp0_iter14_reg;
                trunc_ln110_10_reg_1614_pp0_iter2_reg <= trunc_ln110_10_reg_1614;
                trunc_ln110_10_reg_1614_pp0_iter3_reg <= trunc_ln110_10_reg_1614_pp0_iter2_reg;
                trunc_ln110_10_reg_1614_pp0_iter4_reg <= trunc_ln110_10_reg_1614_pp0_iter3_reg;
                trunc_ln110_10_reg_1614_pp0_iter5_reg <= trunc_ln110_10_reg_1614_pp0_iter4_reg;
                trunc_ln110_10_reg_1614_pp0_iter6_reg <= trunc_ln110_10_reg_1614_pp0_iter5_reg;
                trunc_ln110_10_reg_1614_pp0_iter7_reg <= trunc_ln110_10_reg_1614_pp0_iter6_reg;
                trunc_ln110_10_reg_1614_pp0_iter8_reg <= trunc_ln110_10_reg_1614_pp0_iter7_reg;
                trunc_ln110_10_reg_1614_pp0_iter9_reg <= trunc_ln110_10_reg_1614_pp0_iter8_reg;
                trunc_ln110_11_reg_1619_pp0_iter10_reg <= trunc_ln110_11_reg_1619_pp0_iter9_reg;
                trunc_ln110_11_reg_1619_pp0_iter11_reg <= trunc_ln110_11_reg_1619_pp0_iter10_reg;
                trunc_ln110_11_reg_1619_pp0_iter12_reg <= trunc_ln110_11_reg_1619_pp0_iter11_reg;
                trunc_ln110_11_reg_1619_pp0_iter13_reg <= trunc_ln110_11_reg_1619_pp0_iter12_reg;
                trunc_ln110_11_reg_1619_pp0_iter14_reg <= trunc_ln110_11_reg_1619_pp0_iter13_reg;
                trunc_ln110_11_reg_1619_pp0_iter15_reg <= trunc_ln110_11_reg_1619_pp0_iter14_reg;
                trunc_ln110_11_reg_1619_pp0_iter16_reg <= trunc_ln110_11_reg_1619_pp0_iter15_reg;
                trunc_ln110_11_reg_1619_pp0_iter2_reg <= trunc_ln110_11_reg_1619;
                trunc_ln110_11_reg_1619_pp0_iter3_reg <= trunc_ln110_11_reg_1619_pp0_iter2_reg;
                trunc_ln110_11_reg_1619_pp0_iter4_reg <= trunc_ln110_11_reg_1619_pp0_iter3_reg;
                trunc_ln110_11_reg_1619_pp0_iter5_reg <= trunc_ln110_11_reg_1619_pp0_iter4_reg;
                trunc_ln110_11_reg_1619_pp0_iter6_reg <= trunc_ln110_11_reg_1619_pp0_iter5_reg;
                trunc_ln110_11_reg_1619_pp0_iter7_reg <= trunc_ln110_11_reg_1619_pp0_iter6_reg;
                trunc_ln110_11_reg_1619_pp0_iter8_reg <= trunc_ln110_11_reg_1619_pp0_iter7_reg;
                trunc_ln110_11_reg_1619_pp0_iter9_reg <= trunc_ln110_11_reg_1619_pp0_iter8_reg;
                trunc_ln110_1_reg_1569_pp0_iter2_reg <= trunc_ln110_1_reg_1569;
                trunc_ln110_1_reg_1569_pp0_iter3_reg <= trunc_ln110_1_reg_1569_pp0_iter2_reg;
                trunc_ln110_1_reg_1569_pp0_iter4_reg <= trunc_ln110_1_reg_1569_pp0_iter3_reg;
                trunc_ln110_1_reg_1569_pp0_iter5_reg <= trunc_ln110_1_reg_1569_pp0_iter4_reg;
                trunc_ln110_1_reg_1569_pp0_iter6_reg <= trunc_ln110_1_reg_1569_pp0_iter5_reg;
                trunc_ln110_2_reg_1574_pp0_iter2_reg <= trunc_ln110_2_reg_1574;
                trunc_ln110_2_reg_1574_pp0_iter3_reg <= trunc_ln110_2_reg_1574_pp0_iter2_reg;
                trunc_ln110_2_reg_1574_pp0_iter4_reg <= trunc_ln110_2_reg_1574_pp0_iter3_reg;
                trunc_ln110_2_reg_1574_pp0_iter5_reg <= trunc_ln110_2_reg_1574_pp0_iter4_reg;
                trunc_ln110_2_reg_1574_pp0_iter6_reg <= trunc_ln110_2_reg_1574_pp0_iter5_reg;
                trunc_ln110_2_reg_1574_pp0_iter7_reg <= trunc_ln110_2_reg_1574_pp0_iter6_reg;
                trunc_ln110_3_reg_1579_pp0_iter2_reg <= trunc_ln110_3_reg_1579;
                trunc_ln110_3_reg_1579_pp0_iter3_reg <= trunc_ln110_3_reg_1579_pp0_iter2_reg;
                trunc_ln110_3_reg_1579_pp0_iter4_reg <= trunc_ln110_3_reg_1579_pp0_iter3_reg;
                trunc_ln110_3_reg_1579_pp0_iter5_reg <= trunc_ln110_3_reg_1579_pp0_iter4_reg;
                trunc_ln110_3_reg_1579_pp0_iter6_reg <= trunc_ln110_3_reg_1579_pp0_iter5_reg;
                trunc_ln110_3_reg_1579_pp0_iter7_reg <= trunc_ln110_3_reg_1579_pp0_iter6_reg;
                trunc_ln110_3_reg_1579_pp0_iter8_reg <= trunc_ln110_3_reg_1579_pp0_iter7_reg;
                trunc_ln110_4_reg_1584_pp0_iter2_reg <= trunc_ln110_4_reg_1584;
                trunc_ln110_4_reg_1584_pp0_iter3_reg <= trunc_ln110_4_reg_1584_pp0_iter2_reg;
                trunc_ln110_4_reg_1584_pp0_iter4_reg <= trunc_ln110_4_reg_1584_pp0_iter3_reg;
                trunc_ln110_4_reg_1584_pp0_iter5_reg <= trunc_ln110_4_reg_1584_pp0_iter4_reg;
                trunc_ln110_4_reg_1584_pp0_iter6_reg <= trunc_ln110_4_reg_1584_pp0_iter5_reg;
                trunc_ln110_4_reg_1584_pp0_iter7_reg <= trunc_ln110_4_reg_1584_pp0_iter6_reg;
                trunc_ln110_4_reg_1584_pp0_iter8_reg <= trunc_ln110_4_reg_1584_pp0_iter7_reg;
                trunc_ln110_4_reg_1584_pp0_iter9_reg <= trunc_ln110_4_reg_1584_pp0_iter8_reg;
                trunc_ln110_5_reg_1589_pp0_iter10_reg <= trunc_ln110_5_reg_1589_pp0_iter9_reg;
                trunc_ln110_5_reg_1589_pp0_iter2_reg <= trunc_ln110_5_reg_1589;
                trunc_ln110_5_reg_1589_pp0_iter3_reg <= trunc_ln110_5_reg_1589_pp0_iter2_reg;
                trunc_ln110_5_reg_1589_pp0_iter4_reg <= trunc_ln110_5_reg_1589_pp0_iter3_reg;
                trunc_ln110_5_reg_1589_pp0_iter5_reg <= trunc_ln110_5_reg_1589_pp0_iter4_reg;
                trunc_ln110_5_reg_1589_pp0_iter6_reg <= trunc_ln110_5_reg_1589_pp0_iter5_reg;
                trunc_ln110_5_reg_1589_pp0_iter7_reg <= trunc_ln110_5_reg_1589_pp0_iter6_reg;
                trunc_ln110_5_reg_1589_pp0_iter8_reg <= trunc_ln110_5_reg_1589_pp0_iter7_reg;
                trunc_ln110_5_reg_1589_pp0_iter9_reg <= trunc_ln110_5_reg_1589_pp0_iter8_reg;
                trunc_ln110_6_reg_1594_pp0_iter10_reg <= trunc_ln110_6_reg_1594_pp0_iter9_reg;
                trunc_ln110_6_reg_1594_pp0_iter11_reg <= trunc_ln110_6_reg_1594_pp0_iter10_reg;
                trunc_ln110_6_reg_1594_pp0_iter2_reg <= trunc_ln110_6_reg_1594;
                trunc_ln110_6_reg_1594_pp0_iter3_reg <= trunc_ln110_6_reg_1594_pp0_iter2_reg;
                trunc_ln110_6_reg_1594_pp0_iter4_reg <= trunc_ln110_6_reg_1594_pp0_iter3_reg;
                trunc_ln110_6_reg_1594_pp0_iter5_reg <= trunc_ln110_6_reg_1594_pp0_iter4_reg;
                trunc_ln110_6_reg_1594_pp0_iter6_reg <= trunc_ln110_6_reg_1594_pp0_iter5_reg;
                trunc_ln110_6_reg_1594_pp0_iter7_reg <= trunc_ln110_6_reg_1594_pp0_iter6_reg;
                trunc_ln110_6_reg_1594_pp0_iter8_reg <= trunc_ln110_6_reg_1594_pp0_iter7_reg;
                trunc_ln110_6_reg_1594_pp0_iter9_reg <= trunc_ln110_6_reg_1594_pp0_iter8_reg;
                trunc_ln110_7_reg_1599_pp0_iter10_reg <= trunc_ln110_7_reg_1599_pp0_iter9_reg;
                trunc_ln110_7_reg_1599_pp0_iter11_reg <= trunc_ln110_7_reg_1599_pp0_iter10_reg;
                trunc_ln110_7_reg_1599_pp0_iter12_reg <= trunc_ln110_7_reg_1599_pp0_iter11_reg;
                trunc_ln110_7_reg_1599_pp0_iter2_reg <= trunc_ln110_7_reg_1599;
                trunc_ln110_7_reg_1599_pp0_iter3_reg <= trunc_ln110_7_reg_1599_pp0_iter2_reg;
                trunc_ln110_7_reg_1599_pp0_iter4_reg <= trunc_ln110_7_reg_1599_pp0_iter3_reg;
                trunc_ln110_7_reg_1599_pp0_iter5_reg <= trunc_ln110_7_reg_1599_pp0_iter4_reg;
                trunc_ln110_7_reg_1599_pp0_iter6_reg <= trunc_ln110_7_reg_1599_pp0_iter5_reg;
                trunc_ln110_7_reg_1599_pp0_iter7_reg <= trunc_ln110_7_reg_1599_pp0_iter6_reg;
                trunc_ln110_7_reg_1599_pp0_iter8_reg <= trunc_ln110_7_reg_1599_pp0_iter7_reg;
                trunc_ln110_7_reg_1599_pp0_iter9_reg <= trunc_ln110_7_reg_1599_pp0_iter8_reg;
                trunc_ln110_8_reg_1604_pp0_iter10_reg <= trunc_ln110_8_reg_1604_pp0_iter9_reg;
                trunc_ln110_8_reg_1604_pp0_iter11_reg <= trunc_ln110_8_reg_1604_pp0_iter10_reg;
                trunc_ln110_8_reg_1604_pp0_iter12_reg <= trunc_ln110_8_reg_1604_pp0_iter11_reg;
                trunc_ln110_8_reg_1604_pp0_iter13_reg <= trunc_ln110_8_reg_1604_pp0_iter12_reg;
                trunc_ln110_8_reg_1604_pp0_iter2_reg <= trunc_ln110_8_reg_1604;
                trunc_ln110_8_reg_1604_pp0_iter3_reg <= trunc_ln110_8_reg_1604_pp0_iter2_reg;
                trunc_ln110_8_reg_1604_pp0_iter4_reg <= trunc_ln110_8_reg_1604_pp0_iter3_reg;
                trunc_ln110_8_reg_1604_pp0_iter5_reg <= trunc_ln110_8_reg_1604_pp0_iter4_reg;
                trunc_ln110_8_reg_1604_pp0_iter6_reg <= trunc_ln110_8_reg_1604_pp0_iter5_reg;
                trunc_ln110_8_reg_1604_pp0_iter7_reg <= trunc_ln110_8_reg_1604_pp0_iter6_reg;
                trunc_ln110_8_reg_1604_pp0_iter8_reg <= trunc_ln110_8_reg_1604_pp0_iter7_reg;
                trunc_ln110_8_reg_1604_pp0_iter9_reg <= trunc_ln110_8_reg_1604_pp0_iter8_reg;
                trunc_ln110_9_reg_1609_pp0_iter10_reg <= trunc_ln110_9_reg_1609_pp0_iter9_reg;
                trunc_ln110_9_reg_1609_pp0_iter11_reg <= trunc_ln110_9_reg_1609_pp0_iter10_reg;
                trunc_ln110_9_reg_1609_pp0_iter12_reg <= trunc_ln110_9_reg_1609_pp0_iter11_reg;
                trunc_ln110_9_reg_1609_pp0_iter13_reg <= trunc_ln110_9_reg_1609_pp0_iter12_reg;
                trunc_ln110_9_reg_1609_pp0_iter14_reg <= trunc_ln110_9_reg_1609_pp0_iter13_reg;
                trunc_ln110_9_reg_1609_pp0_iter2_reg <= trunc_ln110_9_reg_1609;
                trunc_ln110_9_reg_1609_pp0_iter3_reg <= trunc_ln110_9_reg_1609_pp0_iter2_reg;
                trunc_ln110_9_reg_1609_pp0_iter4_reg <= trunc_ln110_9_reg_1609_pp0_iter3_reg;
                trunc_ln110_9_reg_1609_pp0_iter5_reg <= trunc_ln110_9_reg_1609_pp0_iter4_reg;
                trunc_ln110_9_reg_1609_pp0_iter6_reg <= trunc_ln110_9_reg_1609_pp0_iter5_reg;
                trunc_ln110_9_reg_1609_pp0_iter7_reg <= trunc_ln110_9_reg_1609_pp0_iter6_reg;
                trunc_ln110_9_reg_1609_pp0_iter8_reg <= trunc_ln110_9_reg_1609_pp0_iter7_reg;
                trunc_ln110_9_reg_1609_pp0_iter9_reg <= trunc_ln110_9_reg_1609_pp0_iter8_reg;
                trunc_ln110_s_reg_1564_pp0_iter2_reg <= trunc_ln110_s_reg_1564;
                trunc_ln110_s_reg_1564_pp0_iter3_reg <= trunc_ln110_s_reg_1564_pp0_iter2_reg;
                trunc_ln110_s_reg_1564_pp0_iter4_reg <= trunc_ln110_s_reg_1564_pp0_iter3_reg;
                trunc_ln110_s_reg_1564_pp0_iter5_reg <= trunc_ln110_s_reg_1564_pp0_iter4_reg;
                trunc_ln1_reg_1624_pp0_iter10_reg <= trunc_ln1_reg_1624_pp0_iter9_reg;
                trunc_ln1_reg_1624_pp0_iter11_reg <= trunc_ln1_reg_1624_pp0_iter10_reg;
                trunc_ln1_reg_1624_pp0_iter12_reg <= trunc_ln1_reg_1624_pp0_iter11_reg;
                trunc_ln1_reg_1624_pp0_iter13_reg <= trunc_ln1_reg_1624_pp0_iter12_reg;
                trunc_ln1_reg_1624_pp0_iter14_reg <= trunc_ln1_reg_1624_pp0_iter13_reg;
                trunc_ln1_reg_1624_pp0_iter15_reg <= trunc_ln1_reg_1624_pp0_iter14_reg;
                trunc_ln1_reg_1624_pp0_iter16_reg <= trunc_ln1_reg_1624_pp0_iter15_reg;
                trunc_ln1_reg_1624_pp0_iter17_reg <= trunc_ln1_reg_1624_pp0_iter16_reg;
                trunc_ln1_reg_1624_pp0_iter2_reg <= trunc_ln1_reg_1624;
                trunc_ln1_reg_1624_pp0_iter3_reg <= trunc_ln1_reg_1624_pp0_iter2_reg;
                trunc_ln1_reg_1624_pp0_iter4_reg <= trunc_ln1_reg_1624_pp0_iter3_reg;
                trunc_ln1_reg_1624_pp0_iter5_reg <= trunc_ln1_reg_1624_pp0_iter4_reg;
                trunc_ln1_reg_1624_pp0_iter6_reg <= trunc_ln1_reg_1624_pp0_iter5_reg;
                trunc_ln1_reg_1624_pp0_iter7_reg <= trunc_ln1_reg_1624_pp0_iter6_reg;
                trunc_ln1_reg_1624_pp0_iter8_reg <= trunc_ln1_reg_1624_pp0_iter7_reg;
                trunc_ln1_reg_1624_pp0_iter9_reg <= trunc_ln1_reg_1624_pp0_iter8_reg;
                trunc_ln4_reg_1554_pp0_iter2_reg <= trunc_ln4_reg_1554;
                trunc_ln4_reg_1554_pp0_iter3_reg <= trunc_ln4_reg_1554_pp0_iter2_reg;
                trunc_ln_reg_1559_pp0_iter2_reg <= trunc_ln_reg_1559;
                trunc_ln_reg_1559_pp0_iter3_reg <= trunc_ln_reg_1559_pp0_iter2_reg;
                trunc_ln_reg_1559_pp0_iter4_reg <= trunc_ln_reg_1559_pp0_iter3_reg;
                w_idx_10_reg_1910 <= w_idx_10_fu_1180_p1;
                w_idx_11_reg_1938 <= w_idx_11_fu_1231_p1;
                w_idx_12_reg_1966 <= w_idx_12_fu_1282_p1;
                w_idx_13_reg_1994 <= w_idx_13_fu_1333_p1;
                w_idx_14_reg_2021 <= w_idx_14_fu_1384_p1;
                w_idx_1_reg_1658 <= w_idx_1_fu_721_p1;
                w_idx_2_reg_1686 <= w_idx_2_fu_772_p1;
                w_idx_3_reg_1714 <= w_idx_3_fu_823_p1;
                w_idx_4_reg_1742 <= w_idx_4_fu_874_p1;
                w_idx_5_reg_1770 <= w_idx_5_fu_925_p1;
                w_idx_6_reg_1798 <= w_idx_6_fu_976_p1;
                w_idx_7_reg_1826 <= w_idx_7_fu_1027_p1;
                w_idx_8_reg_1854 <= w_idx_8_fu_1078_p1;
                w_idx_9_reg_1882 <= w_idx_9_fu_1129_p1;
                w_idy_10_reg_1915 <= w_idy_10_fu_1184_p3;
                w_idy_11_reg_1943 <= w_idy_11_fu_1235_p3;
                w_idy_12_reg_1971 <= w_idy_12_fu_1286_p3;
                w_idy_13_reg_1999 <= w_idy_13_fu_1337_p3;
                w_idy_14_reg_2027 <= w_idy_14_fu_1388_p3;
                w_idy_1_reg_1663 <= w_idy_1_fu_725_p3;
                w_idy_2_reg_1691 <= w_idy_2_fu_776_p3;
                w_idy_3_reg_1719 <= w_idy_3_fu_827_p3;
                w_idy_4_reg_1747 <= w_idy_4_fu_878_p3;
                w_idy_5_reg_1775 <= w_idy_5_fu_929_p3;
                w_idy_6_reg_1803 <= w_idy_6_fu_980_p3;
                w_idy_7_reg_1831 <= w_idy_7_fu_1031_p3;
                w_idy_8_reg_1859 <= w_idy_8_fu_1082_p3;
                w_idy_9_reg_1887 <= w_idy_9_fu_1133_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                tmp_data_reg_1549 <= tmp_data_fu_485_p1;
                tmp_x_3_reg_1629 <= tmp_x_3_fu_661_p3;
                trunc_ln110_10_reg_1614 <= inStream_dout(439 downto 416);
                trunc_ln110_11_reg_1619 <= inStream_dout(471 downto 448);
                trunc_ln110_1_reg_1569 <= inStream_dout(151 downto 128);
                trunc_ln110_2_reg_1574 <= inStream_dout(183 downto 160);
                trunc_ln110_3_reg_1579 <= inStream_dout(215 downto 192);
                trunc_ln110_4_reg_1584 <= inStream_dout(247 downto 224);
                trunc_ln110_5_reg_1589 <= inStream_dout(279 downto 256);
                trunc_ln110_6_reg_1594 <= inStream_dout(311 downto 288);
                trunc_ln110_7_reg_1599 <= inStream_dout(343 downto 320);
                trunc_ln110_8_reg_1604 <= inStream_dout(375 downto 352);
                trunc_ln110_9_reg_1609 <= inStream_dout(407 downto 384);
                trunc_ln110_s_reg_1564 <= inStream_dout(119 downto 96);
                trunc_ln1_reg_1624 <= inStream_dout(503 downto 480);
                trunc_ln4_reg_1554 <= inStream_dout(55 downto 32);
                trunc_ln_reg_1559 <= inStream_dout(87 downto 64);
                w_idx_reg_1635 <= w_idx_fu_669_p1;
                w_idy_reg_1640 <= w_idy_fu_673_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter19, ap_done_reg, inStream_empty_n, xStream_empty_n, yStream_empty_n, outStream_full_n, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (outStream_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((inStream_empty_n = ap_const_logic_0) or (yStream_empty_n = ap_const_logic_0) or (xStream_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter19, ap_done_reg, inStream_empty_n, xStream_empty_n, yStream_empty_n, outStream_full_n, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (outStream_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((inStream_empty_n = ap_const_logic_0) or (yStream_empty_n = ap_const_logic_0) or (xStream_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter19, ap_done_reg, inStream_empty_n, xStream_empty_n, yStream_empty_n, outStream_full_n, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (outStream_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((inStream_empty_n = ap_const_logic_0) or (yStream_empty_n = ap_const_logic_0) or (xStream_empty_n = ap_const_logic_0))));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state20_pp0_stage0_iter19_assign_proc : process(outStream_full_n)
    begin
                ap_block_state20_pp0_stage0_iter19 <= (outStream_full_n = ap_const_logic_0);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(inStream_empty_n, xStream_empty_n, yStream_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((inStream_empty_n = ap_const_logic_0) or (yStream_empty_n = ap_const_logic_0) or (xStream_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_859_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_859 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln107_fu_468_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln107_fu_468_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_idx_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, idx_fu_126, ap_loop_init, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_idx_2 <= ap_const_lv15_0;
        else 
            ap_sig_allocacmp_idx_2 <= idx_fu_126;
        end if; 
    end process;

    icmp_ln107_fu_468_p2 <= "1" when (ap_sig_allocacmp_idx_2 = ap_const_lv15_7B50) else "0";
    icmp_ln119_10_fu_1156_p2 <= "1" when (unsigned(tmp_x_31_fu_1151_p2) > unsigned(ap_const_lv32_398)) else "0";
    icmp_ln119_11_fu_1207_p2 <= "1" when (unsigned(tmp_x_34_fu_1202_p2) > unsigned(ap_const_lv32_398)) else "0";
    icmp_ln119_12_fu_1258_p2 <= "1" when (unsigned(tmp_x_37_fu_1253_p2) > unsigned(ap_const_lv32_398)) else "0";
    icmp_ln119_13_fu_1309_p2 <= "1" when (unsigned(tmp_x_40_fu_1304_p2) > unsigned(ap_const_lv32_398)) else "0";
    icmp_ln119_14_fu_1360_p2 <= "1" when (unsigned(tmp_x_43_fu_1355_p2) > unsigned(ap_const_lv32_398)) else "0";
    icmp_ln119_15_fu_1411_p2 <= "1" when (unsigned(tmp_x_46_fu_1406_p2) > unsigned(ap_const_lv32_398)) else "0";
    icmp_ln119_1_fu_697_p2 <= "1" when (unsigned(tmp_x_4_fu_692_p2) > unsigned(ap_const_lv32_398)) else "0";
    icmp_ln119_2_fu_748_p2 <= "1" when (unsigned(tmp_x_7_fu_743_p2) > unsigned(ap_const_lv32_398)) else "0";
    icmp_ln119_3_fu_799_p2 <= "1" when (unsigned(tmp_x_10_fu_794_p2) > unsigned(ap_const_lv32_398)) else "0";
    icmp_ln119_4_fu_850_p2 <= "1" when (unsigned(tmp_x_13_fu_845_p2) > unsigned(ap_const_lv32_398)) else "0";
    icmp_ln119_5_fu_901_p2 <= "1" when (unsigned(tmp_x_16_fu_896_p2) > unsigned(ap_const_lv32_398)) else "0";
    icmp_ln119_6_fu_952_p2 <= "1" when (unsigned(tmp_x_19_fu_947_p2) > unsigned(ap_const_lv32_398)) else "0";
    icmp_ln119_7_fu_1003_p2 <= "1" when (unsigned(tmp_x_22_fu_998_p2) > unsigned(ap_const_lv32_398)) else "0";
    icmp_ln119_8_fu_1054_p2 <= "1" when (unsigned(tmp_x_25_fu_1049_p2) > unsigned(ap_const_lv32_398)) else "0";
    icmp_ln119_9_fu_1105_p2 <= "1" when (unsigned(tmp_x_28_fu_1100_p2) > unsigned(ap_const_lv32_398)) else "0";
    icmp_ln119_fu_643_p2 <= "1" when (unsigned(xStream_dout) > unsigned(ap_const_lv32_398)) else "0";
    idx_3_fu_474_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_idx_2) + unsigned(ap_const_lv15_1));

    inStream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, inStream_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            inStream_blk_n <= inStream_empty_n;
        else 
            inStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    inStream_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inStream_read <= ap_const_logic_1;
        else 
            inStream_read <= ap_const_logic_0;
        end if; 
    end process;

    or_ln174_i_fu_1498_p17 <= (((((((((((((((tmp_29_i_reg_2064 & zext_ln128_12_fu_1495_p1) & zext_ln128_11_fu_1492_p1) & zext_ln128_10_fu_1489_p1) & zext_ln128_9_fu_1486_p1) & zext_ln128_8_fu_1483_p1) & zext_ln128_7_fu_1480_p1) & zext_ln128_6_fu_1477_p1) & zext_ln128_5_fu_1474_p1) & zext_ln128_4_fu_1471_p1) & zext_ln128_3_fu_1468_p1) & zext_ln128_2_fu_1465_p1) & zext_ln128_1_fu_1462_p1) & zext_ln128_fu_1459_p1) & zext_ln105_1_fu_1456_p1) & zext_ln105_fu_1453_p1);

    outStream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter19, outStream_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outStream_blk_n <= outStream_full_n;
        else 
            outStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outStream_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln174_i_fu_1498_p17),512));

    outStream_write_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            outStream_write <= ap_const_logic_1;
        else 
            outStream_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln119_31_fu_1435_p3 <= 
        tmp_y_31_fu_1417_p2 when (icmp_ln119_15_fu_1411_p2(0) = '1') else 
        w_idy_14_reg_2027;
    select_ln119_fu_1422_p3 <= 
        ap_const_lv4_9 when (icmp_ln119_15_fu_1411_p2(0) = '1') else 
        ap_const_lv4_1;
    tmp_10_fu_1191_p3 <= (w_idy_10_reg_1915 & w_idx_10_reg_1910);
    tmp_11_fu_1242_p3 <= (w_idy_11_reg_1943 & w_idx_11_reg_1938);
    tmp_12_fu_1293_p3 <= (w_idy_12_reg_1971 & w_idx_12_reg_1966);
    tmp_13_fu_1344_p3 <= (w_idy_13_reg_1999 & w_idx_13_reg_1994);
    tmp_14_fu_1395_p3 <= (w_idy_14_reg_2027 & w_idx_14_reg_2021);
    tmp_15_fu_1442_p3 <= (select_ln119_31_reg_2049 & tmp_x_reg_2044);
    tmp_1_fu_1089_p3 <= (w_idy_8_reg_1859 & w_idx_8_reg_1854);
    tmp_2_fu_1140_p3 <= (w_idy_9_reg_1887 & w_idx_9_reg_1882);
    tmp_3_fu_681_p3 <= (w_idy_reg_1640 & w_idx_reg_1635);
    tmp_4_fu_732_p3 <= (w_idy_1_reg_1663 & w_idx_1_reg_1658);
    tmp_5_fu_783_p3 <= (w_idy_2_reg_1691 & w_idx_2_reg_1686);
    tmp_6_fu_834_p3 <= (w_idy_3_reg_1719 & w_idx_3_reg_1714);
    tmp_7_fu_885_p3 <= (w_idy_4_reg_1747 & w_idx_4_reg_1742);
    tmp_8_fu_936_p3 <= (w_idy_5_reg_1775 & w_idx_5_reg_1770);
    tmp_9_fu_987_p3 <= (w_idy_6_reg_1803 & w_idx_6_reg_1798);
    tmp_data_fu_485_p1 <= inStream_dout(24 - 1 downto 0);
    tmp_s_fu_1038_p3 <= (w_idy_7_reg_1831 & w_idx_7_reg_1826);
    tmp_x_10_fu_794_p2 <= std_logic_vector(unsigned(tmp_x_9_reg_1680) + unsigned(ap_const_lv32_1));
    tmp_x_11_fu_805_p2 <= std_logic_vector(unsigned(tmp_x_9_reg_1680) + unsigned(ap_const_lv32_FFFFFC69));
    tmp_x_12_fu_815_p3 <= 
        tmp_x_11_fu_805_p2 when (icmp_ln119_3_fu_799_p2(0) = '1') else 
        tmp_x_10_fu_794_p2;
    tmp_x_13_fu_845_p2 <= std_logic_vector(unsigned(tmp_x_12_reg_1708) + unsigned(ap_const_lv32_1));
    tmp_x_14_fu_856_p2 <= std_logic_vector(unsigned(tmp_x_12_reg_1708) + unsigned(ap_const_lv32_FFFFFC69));
    tmp_x_15_fu_866_p3 <= 
        tmp_x_14_fu_856_p2 when (icmp_ln119_4_fu_850_p2(0) = '1') else 
        tmp_x_13_fu_845_p2;
    tmp_x_16_fu_896_p2 <= std_logic_vector(unsigned(tmp_x_15_reg_1736) + unsigned(ap_const_lv32_1));
    tmp_x_17_fu_907_p2 <= std_logic_vector(unsigned(tmp_x_15_reg_1736) + unsigned(ap_const_lv32_FFFFFC69));
    tmp_x_18_fu_917_p3 <= 
        tmp_x_17_fu_907_p2 when (icmp_ln119_5_fu_901_p2(0) = '1') else 
        tmp_x_16_fu_896_p2;
    tmp_x_19_fu_947_p2 <= std_logic_vector(unsigned(tmp_x_18_reg_1764) + unsigned(ap_const_lv32_1));
    tmp_x_20_fu_958_p2 <= std_logic_vector(unsigned(tmp_x_18_reg_1764) + unsigned(ap_const_lv32_FFFFFC69));
    tmp_x_21_fu_968_p3 <= 
        tmp_x_20_fu_958_p2 when (icmp_ln119_6_fu_952_p2(0) = '1') else 
        tmp_x_19_fu_947_p2;
    tmp_x_22_fu_998_p2 <= std_logic_vector(unsigned(tmp_x_21_reg_1792) + unsigned(ap_const_lv32_1));
    tmp_x_23_fu_1009_p2 <= std_logic_vector(unsigned(tmp_x_21_reg_1792) + unsigned(ap_const_lv32_FFFFFC69));
    tmp_x_24_fu_1019_p3 <= 
        tmp_x_23_fu_1009_p2 when (icmp_ln119_7_fu_1003_p2(0) = '1') else 
        tmp_x_22_fu_998_p2;
    tmp_x_25_fu_1049_p2 <= std_logic_vector(unsigned(tmp_x_24_reg_1820) + unsigned(ap_const_lv32_1));
    tmp_x_26_fu_1060_p2 <= std_logic_vector(unsigned(tmp_x_24_reg_1820) + unsigned(ap_const_lv32_FFFFFC69));
    tmp_x_27_fu_1070_p3 <= 
        tmp_x_26_fu_1060_p2 when (icmp_ln119_8_fu_1054_p2(0) = '1') else 
        tmp_x_25_fu_1049_p2;
    tmp_x_28_fu_1100_p2 <= std_logic_vector(unsigned(tmp_x_27_reg_1848) + unsigned(ap_const_lv32_1));
    tmp_x_29_fu_1111_p2 <= std_logic_vector(unsigned(tmp_x_27_reg_1848) + unsigned(ap_const_lv32_FFFFFC69));
    tmp_x_2_fu_649_p2 <= std_logic_vector(unsigned(xStream_dout) + unsigned(ap_const_lv32_FFFFFC68));
    tmp_x_30_fu_1121_p3 <= 
        tmp_x_29_fu_1111_p2 when (icmp_ln119_9_fu_1105_p2(0) = '1') else 
        tmp_x_28_fu_1100_p2;
    tmp_x_31_fu_1151_p2 <= std_logic_vector(unsigned(tmp_x_30_reg_1876) + unsigned(ap_const_lv32_1));
    tmp_x_32_fu_1162_p2 <= std_logic_vector(unsigned(tmp_x_30_reg_1876) + unsigned(ap_const_lv32_FFFFFC69));
    tmp_x_33_fu_1172_p3 <= 
        tmp_x_32_fu_1162_p2 when (icmp_ln119_10_fu_1156_p2(0) = '1') else 
        tmp_x_31_fu_1151_p2;
    tmp_x_34_fu_1202_p2 <= std_logic_vector(unsigned(tmp_x_33_reg_1904) + unsigned(ap_const_lv32_1));
    tmp_x_35_fu_1213_p2 <= std_logic_vector(unsigned(tmp_x_33_reg_1904) + unsigned(ap_const_lv32_FFFFFC69));
    tmp_x_36_fu_1223_p3 <= 
        tmp_x_35_fu_1213_p2 when (icmp_ln119_11_fu_1207_p2(0) = '1') else 
        tmp_x_34_fu_1202_p2;
    tmp_x_37_fu_1253_p2 <= std_logic_vector(unsigned(tmp_x_36_reg_1932) + unsigned(ap_const_lv32_1));
    tmp_x_38_fu_1264_p2 <= std_logic_vector(unsigned(tmp_x_36_reg_1932) + unsigned(ap_const_lv32_FFFFFC69));
    tmp_x_39_fu_1274_p3 <= 
        tmp_x_38_fu_1264_p2 when (icmp_ln119_12_fu_1258_p2(0) = '1') else 
        tmp_x_37_fu_1253_p2;
    tmp_x_3_fu_661_p3 <= 
        tmp_x_2_fu_649_p2 when (icmp_ln119_fu_643_p2(0) = '1') else 
        xStream_dout;
    tmp_x_40_fu_1304_p2 <= std_logic_vector(unsigned(tmp_x_39_reg_1960) + unsigned(ap_const_lv32_1));
    tmp_x_41_fu_1315_p2 <= std_logic_vector(unsigned(tmp_x_39_reg_1960) + unsigned(ap_const_lv32_FFFFFC69));
    tmp_x_42_fu_1325_p3 <= 
        tmp_x_41_fu_1315_p2 when (icmp_ln119_13_fu_1309_p2(0) = '1') else 
        tmp_x_40_fu_1304_p2;
    tmp_x_43_fu_1355_p2 <= std_logic_vector(unsigned(tmp_x_42_reg_1988) + unsigned(ap_const_lv32_1));
    tmp_x_44_fu_1366_p2 <= std_logic_vector(unsigned(tmp_x_42_reg_1988) + unsigned(ap_const_lv32_FFFFFC69));
    tmp_x_45_fu_1376_p3 <= 
        tmp_x_44_fu_1366_p2 when (icmp_ln119_14_fu_1360_p2(0) = '1') else 
        tmp_x_43_fu_1355_p2;
    tmp_x_46_fu_1406_p2 <= std_logic_vector(unsigned(tmp_x_45_reg_2016) + unsigned(ap_const_lv32_1));
    tmp_x_4_fu_692_p2 <= std_logic_vector(unsigned(tmp_x_3_reg_1629) + unsigned(ap_const_lv32_1));
    tmp_x_5_fu_703_p2 <= std_logic_vector(unsigned(tmp_x_3_reg_1629) + unsigned(ap_const_lv32_FFFFFC69));
    tmp_x_6_fu_713_p3 <= 
        tmp_x_5_fu_703_p2 when (icmp_ln119_1_fu_697_p2(0) = '1') else 
        tmp_x_4_fu_692_p2;
    tmp_x_7_fu_743_p2 <= std_logic_vector(unsigned(tmp_x_6_reg_1652) + unsigned(ap_const_lv32_1));
    tmp_x_8_fu_754_p2 <= std_logic_vector(unsigned(tmp_x_6_reg_1652) + unsigned(ap_const_lv32_FFFFFC69));
    tmp_x_9_fu_764_p3 <= 
        tmp_x_8_fu_754_p2 when (icmp_ln119_2_fu_748_p2(0) = '1') else 
        tmp_x_7_fu_743_p2;
    tmp_x_fu_1430_p2 <= std_logic_vector(unsigned(w_idx_14_reg_2021) + unsigned(select_ln119_fu_1422_p3));
    tmp_y_11_fu_912_p2 <= std_logic_vector(unsigned(w_idy_4_reg_1747) + unsigned(ap_const_lv4_1));
    tmp_y_13_fu_963_p2 <= std_logic_vector(unsigned(w_idy_5_reg_1775) + unsigned(ap_const_lv4_1));
    tmp_y_15_fu_1014_p2 <= std_logic_vector(unsigned(w_idy_6_reg_1803) + unsigned(ap_const_lv4_1));
    tmp_y_17_fu_1065_p2 <= std_logic_vector(unsigned(w_idy_7_reg_1831) + unsigned(ap_const_lv4_1));
    tmp_y_19_fu_1116_p2 <= std_logic_vector(unsigned(w_idy_8_reg_1859) + unsigned(ap_const_lv4_1));
    tmp_y_1_fu_655_p2 <= std_logic_vector(unsigned(trunc_ln155_fu_639_p1) + unsigned(ap_const_lv4_1));
    tmp_y_21_fu_1167_p2 <= std_logic_vector(unsigned(w_idy_9_reg_1887) + unsigned(ap_const_lv4_1));
    tmp_y_23_fu_1218_p2 <= std_logic_vector(unsigned(w_idy_10_reg_1915) + unsigned(ap_const_lv4_1));
    tmp_y_25_fu_1269_p2 <= std_logic_vector(unsigned(w_idy_11_reg_1943) + unsigned(ap_const_lv4_1));
    tmp_y_27_fu_1320_p2 <= std_logic_vector(unsigned(w_idy_12_reg_1971) + unsigned(ap_const_lv4_1));
    tmp_y_29_fu_1371_p2 <= std_logic_vector(unsigned(w_idy_13_reg_1999) + unsigned(ap_const_lv4_1));
    tmp_y_31_fu_1417_p2 <= std_logic_vector(unsigned(w_idy_14_reg_2027) + unsigned(ap_const_lv4_1));
    tmp_y_3_fu_708_p2 <= std_logic_vector(unsigned(w_idy_reg_1640) + unsigned(ap_const_lv4_1));
    tmp_y_5_fu_759_p2 <= std_logic_vector(unsigned(w_idy_1_reg_1663) + unsigned(ap_const_lv4_1));
    tmp_y_7_fu_810_p2 <= std_logic_vector(unsigned(w_idy_2_reg_1691) + unsigned(ap_const_lv4_1));
    tmp_y_9_fu_861_p2 <= std_logic_vector(unsigned(w_idy_3_reg_1719) + unsigned(ap_const_lv4_1));
    trunc_ln155_fu_639_p1 <= yStream_dout(4 - 1 downto 0);
    w_idx_10_fu_1180_p1 <= tmp_x_33_fu_1172_p3(4 - 1 downto 0);
    w_idx_11_fu_1231_p1 <= tmp_x_36_fu_1223_p3(4 - 1 downto 0);
    w_idx_12_fu_1282_p1 <= tmp_x_39_fu_1274_p3(4 - 1 downto 0);
    w_idx_13_fu_1333_p1 <= tmp_x_42_fu_1325_p3(4 - 1 downto 0);
    w_idx_14_fu_1384_p1 <= tmp_x_45_fu_1376_p3(4 - 1 downto 0);
    w_idx_1_fu_721_p1 <= tmp_x_6_fu_713_p3(4 - 1 downto 0);
    w_idx_2_fu_772_p1 <= tmp_x_9_fu_764_p3(4 - 1 downto 0);
    w_idx_3_fu_823_p1 <= tmp_x_12_fu_815_p3(4 - 1 downto 0);
    w_idx_4_fu_874_p1 <= tmp_x_15_fu_866_p3(4 - 1 downto 0);
    w_idx_5_fu_925_p1 <= tmp_x_18_fu_917_p3(4 - 1 downto 0);
    w_idx_6_fu_976_p1 <= tmp_x_21_fu_968_p3(4 - 1 downto 0);
    w_idx_7_fu_1027_p1 <= tmp_x_24_fu_1019_p3(4 - 1 downto 0);
    w_idx_8_fu_1078_p1 <= tmp_x_27_fu_1070_p3(4 - 1 downto 0);
    w_idx_9_fu_1129_p1 <= tmp_x_30_fu_1121_p3(4 - 1 downto 0);
    w_idx_fu_669_p1 <= tmp_x_3_fu_661_p3(4 - 1 downto 0);
    w_idy_10_fu_1184_p3 <= 
        tmp_y_21_fu_1167_p2 when (icmp_ln119_10_fu_1156_p2(0) = '1') else 
        w_idy_9_reg_1887;
    w_idy_11_fu_1235_p3 <= 
        tmp_y_23_fu_1218_p2 when (icmp_ln119_11_fu_1207_p2(0) = '1') else 
        w_idy_10_reg_1915;
    w_idy_12_fu_1286_p3 <= 
        tmp_y_25_fu_1269_p2 when (icmp_ln119_12_fu_1258_p2(0) = '1') else 
        w_idy_11_reg_1943;
    w_idy_13_fu_1337_p3 <= 
        tmp_y_27_fu_1320_p2 when (icmp_ln119_13_fu_1309_p2(0) = '1') else 
        w_idy_12_reg_1971;
    w_idy_14_fu_1388_p3 <= 
        tmp_y_29_fu_1371_p2 when (icmp_ln119_14_fu_1360_p2(0) = '1') else 
        w_idy_13_reg_1999;
    w_idy_1_fu_725_p3 <= 
        tmp_y_3_fu_708_p2 when (icmp_ln119_1_fu_697_p2(0) = '1') else 
        w_idy_reg_1640;
    w_idy_2_fu_776_p3 <= 
        tmp_y_5_fu_759_p2 when (icmp_ln119_2_fu_748_p2(0) = '1') else 
        w_idy_1_reg_1663;
    w_idy_3_fu_827_p3 <= 
        tmp_y_7_fu_810_p2 when (icmp_ln119_3_fu_799_p2(0) = '1') else 
        w_idy_2_reg_1691;
    w_idy_4_fu_878_p3 <= 
        tmp_y_9_fu_861_p2 when (icmp_ln119_4_fu_850_p2(0) = '1') else 
        w_idy_3_reg_1719;
    w_idy_5_fu_929_p3 <= 
        tmp_y_11_fu_912_p2 when (icmp_ln119_5_fu_901_p2(0) = '1') else 
        w_idy_4_reg_1747;
    w_idy_6_fu_980_p3 <= 
        tmp_y_13_fu_963_p2 when (icmp_ln119_6_fu_952_p2(0) = '1') else 
        w_idy_5_reg_1775;
    w_idy_7_fu_1031_p3 <= 
        tmp_y_15_fu_1014_p2 when (icmp_ln119_7_fu_1003_p2(0) = '1') else 
        w_idy_6_reg_1803;
    w_idy_8_fu_1082_p3 <= 
        tmp_y_17_fu_1065_p2 when (icmp_ln119_8_fu_1054_p2(0) = '1') else 
        w_idy_7_reg_1831;
    w_idy_9_fu_1133_p3 <= 
        tmp_y_19_fu_1116_p2 when (icmp_ln119_9_fu_1105_p2(0) = '1') else 
        w_idy_8_reg_1859;
    w_idy_fu_673_p3 <= 
        tmp_y_1_fu_655_p2 when (icmp_ln119_fu_643_p2(0) = '1') else 
        trunc_ln155_fu_639_p1;
    watermark_address0 <= zext_ln126_15_fu_1448_p1(8 - 1 downto 0);
    watermark_address1 <= zext_ln126_14_fu_1401_p1(8 - 1 downto 0);
    watermark_address10 <= zext_ln126_5_fu_942_p1(8 - 1 downto 0);
    watermark_address11 <= zext_ln126_4_fu_891_p1(8 - 1 downto 0);
    watermark_address12 <= zext_ln126_3_fu_840_p1(8 - 1 downto 0);
    watermark_address13 <= zext_ln126_2_fu_789_p1(8 - 1 downto 0);
    watermark_address14 <= zext_ln126_1_fu_738_p1(8 - 1 downto 0);
    watermark_address15 <= zext_ln126_fu_687_p1(8 - 1 downto 0);
    watermark_address2 <= zext_ln126_13_fu_1350_p1(8 - 1 downto 0);
    watermark_address3 <= zext_ln126_12_fu_1299_p1(8 - 1 downto 0);
    watermark_address4 <= zext_ln126_11_fu_1248_p1(8 - 1 downto 0);
    watermark_address5 <= zext_ln126_10_fu_1197_p1(8 - 1 downto 0);
    watermark_address6 <= zext_ln126_9_fu_1146_p1(8 - 1 downto 0);
    watermark_address7 <= zext_ln126_8_fu_1095_p1(8 - 1 downto 0);
    watermark_address8 <= zext_ln126_7_fu_1044_p1(8 - 1 downto 0);
    watermark_address9 <= zext_ln126_6_fu_993_p1(8 - 1 downto 0);

    watermark_ce0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce0 <= ap_const_logic_1;
        else 
            watermark_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    watermark_ce1_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce1 <= ap_const_logic_1;
        else 
            watermark_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    watermark_ce10_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce10 <= ap_const_logic_1;
        else 
            watermark_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    watermark_ce11_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce11 <= ap_const_logic_1;
        else 
            watermark_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    watermark_ce12_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce12 <= ap_const_logic_1;
        else 
            watermark_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    watermark_ce13_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce13 <= ap_const_logic_1;
        else 
            watermark_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    watermark_ce14_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce14 <= ap_const_logic_1;
        else 
            watermark_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    watermark_ce15_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce15 <= ap_const_logic_1;
        else 
            watermark_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    watermark_ce2_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce2 <= ap_const_logic_1;
        else 
            watermark_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    watermark_ce3_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce3 <= ap_const_logic_1;
        else 
            watermark_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    watermark_ce4_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce4 <= ap_const_logic_1;
        else 
            watermark_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    watermark_ce5_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce5 <= ap_const_logic_1;
        else 
            watermark_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    watermark_ce6_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce6 <= ap_const_logic_1;
        else 
            watermark_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    watermark_ce7_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce7 <= ap_const_logic_1;
        else 
            watermark_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    watermark_ce8_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce8 <= ap_const_logic_1;
        else 
            watermark_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    watermark_ce9_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            watermark_ce9 <= ap_const_logic_1;
        else 
            watermark_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    xStream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, xStream_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            xStream_blk_n <= xStream_empty_n;
        else 
            xStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    xStream_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            xStream_read <= ap_const_logic_1;
        else 
            xStream_read <= ap_const_logic_0;
        end if; 
    end process;


    yStream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, yStream_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            yStream_blk_n <= yStream_empty_n;
        else 
            yStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    yStream_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            yStream_read <= ap_const_logic_1;
        else 
            yStream_read <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln105_1_fu_1456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_data_2_reg_1698_pp0_iter18_reg),32));
    zext_ln105_fu_1453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_data_1_reg_1670_pp0_iter18_reg),32));
    zext_ln126_10_fu_1197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_1191_p3),64));
    zext_ln126_11_fu_1248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_1242_p3),64));
    zext_ln126_12_fu_1299_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_1293_p3),64));
    zext_ln126_13_fu_1350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_1344_p3),64));
    zext_ln126_14_fu_1401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_1395_p3),64));
    zext_ln126_15_fu_1448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_1442_p3),64));
    zext_ln126_1_fu_738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_732_p3),64));
    zext_ln126_2_fu_789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_783_p3),64));
    zext_ln126_3_fu_840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_834_p3),64));
    zext_ln126_4_fu_891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_885_p3),64));
    zext_ln126_5_fu_942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_936_p3),64));
    zext_ln126_6_fu_993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_987_p3),64));
    zext_ln126_7_fu_1044_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1038_p3),64));
    zext_ln126_8_fu_1095_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1089_p3),64));
    zext_ln126_9_fu_1146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_1140_p3),64));
    zext_ln126_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_681_p3),64));
    zext_ln128_10_fu_1489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_i_reg_2006_pp0_iter18_reg),32));
    zext_ln128_11_fu_1492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_i_reg_2034_pp0_iter18_reg),32));
    zext_ln128_12_fu_1495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_i_reg_2054_pp0_iter18_reg),32));
    zext_ln128_1_fu_1462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_i_reg_1754_pp0_iter18_reg),32));
    zext_ln128_2_fu_1465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_i_reg_1782_pp0_iter18_reg),32));
    zext_ln128_3_fu_1468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_i_reg_1810_pp0_iter18_reg),32));
    zext_ln128_4_fu_1471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_i_reg_1838_pp0_iter18_reg),32));
    zext_ln128_5_fu_1474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_i_reg_1866_pp0_iter18_reg),32));
    zext_ln128_6_fu_1477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_i_reg_1894_pp0_iter18_reg),32));
    zext_ln128_7_fu_1480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_i_reg_1922_pp0_iter18_reg),32));
    zext_ln128_8_fu_1483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_i_reg_1950_pp0_iter18_reg),32));
    zext_ln128_9_fu_1486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_i_reg_1978_pp0_iter18_reg),32));
    zext_ln128_fu_1459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_i_reg_1726_pp0_iter18_reg),32));
end behav;
