{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 13 16:45:28 2008 " "Info: Processing started: Sat Dec 13 16:45:28 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RippleAdder -c RippleAdder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RippleAdder -c RippleAdder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "x\[1\] seg2\[5\] 16.499 ns Longest " "Info: Longest tpd from source pin \"x\[1\]\" to destination pin \"seg2\[5\]\" is 16.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns x\[1\] 1 PIN PIN_T4 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T4; Fanout = 3; PIN Node = 'x\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } } { "RippleAdder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/RippleAdder/RippleAdder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.080 ns) + CELL(0.575 ns) 11.130 ns FullAdder:\\c12:1:c1to2\|sum~44COUT1 2 COMB LC_X27_Y17_N1 2 " "Info: 2: + IC(9.080 ns) + CELL(0.575 ns) = 11.130 ns; Loc. = LC_X27_Y17_N1; Fanout = 2; COMB Node = 'FullAdder:\\c12:1:c1to2\|sum~44COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.655 ns" { x[1] FullAdder:\c12:1:c1to2|sum~44COUT1 } "NODE_NAME" } } { "RippleAdder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/RippleAdder/RippleAdder.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.210 ns FullAdder:\\c12:1:c1to2\|sum~46COUT1 3 COMB LC_X27_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 11.210 ns; Loc. = LC_X27_Y17_N2; Fanout = 2; COMB Node = 'FullAdder:\\c12:1:c1to2\|sum~46COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { FullAdder:\c12:1:c1to2|sum~44COUT1 FullAdder:\c12:1:c1to2|sum~46COUT1 } "NODE_NAME" } } { "RippleAdder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/RippleAdder/RippleAdder.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 11.818 ns FullAdder:\\c12:1:c1to2\|sum~47 4 COMB LC_X27_Y17_N3 7 " "Info: 4: + IC(0.000 ns) + CELL(0.608 ns) = 11.818 ns; Loc. = LC_X27_Y17_N3; Fanout = 7; COMB Node = 'FullAdder:\\c12:1:c1to2\|sum~47'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { FullAdder:\c12:1:c1to2|sum~46COUT1 FullAdder:\c12:1:c1to2|sum~47 } "NODE_NAME" } } { "RippleAdder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/RippleAdder/RippleAdder.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.590 ns) 13.122 ns Mux1~3 5 COMB LC_X28_Y17_N2 1 " "Info: 5: + IC(0.714 ns) + CELL(0.590 ns) = 13.122 ns; Loc. = LC_X28_Y17_N2; Fanout = 1; COMB Node = 'Mux1~3'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { FullAdder:\c12:1:c1to2|sum~47 Mux1~3 } "NODE_NAME" } } { "RippleAdder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/RippleAdder/RippleAdder.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(2.108 ns) 16.499 ns seg2\[5\] 6 PIN PIN_C15 0 " "Info: 6: + IC(1.269 ns) + CELL(2.108 ns) = 16.499 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'seg2\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { Mux1~3 seg2[5] } "NODE_NAME" } } { "RippleAdder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/RippleAdder/RippleAdder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.436 ns ( 32.95 % ) " "Info: Total cell delay = 5.436 ns ( 32.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.063 ns ( 67.05 % ) " "Info: Total interconnect delay = 11.063 ns ( 67.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.499 ns" { x[1] FullAdder:\c12:1:c1to2|sum~44COUT1 FullAdder:\c12:1:c1to2|sum~46COUT1 FullAdder:\c12:1:c1to2|sum~47 Mux1~3 seg2[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "16.499 ns" { x[1] {} x[1]~out0 {} FullAdder:\c12:1:c1to2|sum~44COUT1 {} FullAdder:\c12:1:c1to2|sum~46COUT1 {} FullAdder:\c12:1:c1to2|sum~47 {} Mux1~3 {} seg2[5] {} } { 0.000ns 0.000ns 9.080ns 0.000ns 0.000ns 0.714ns 1.269ns } { 0.000ns 1.475ns 0.575ns 0.080ns 0.608ns 0.590ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "121 " "Info: Peak virtual memory: 121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 13 16:45:30 2008 " "Info: Processing ended: Sat Dec 13 16:45:30 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
