{
  "design": {
    "design_info": {
      "boundary_crc": "0x80306C94098B4BDA",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../wally_1.gen/sources_1/bd/design_2",
      "name": "design_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Singular",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": ""
    },
    "interface_ports": {
      "BRAM_PORTB": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTA": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "enb": {
        "direction": "I"
      },
      "doutb": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "web": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "dinb": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "clkb": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_2_clkb",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "addrb": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "wea": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "ena": {
        "direction": "I"
      },
      "douta": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "dina": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "clka": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_2_clka",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "addra": {
        "direction": "I",
        "left": "31",
        "right": "0"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "9",
        "xci_name": "design_2_blk_mem_gen_0_0",
        "xci_path": "ip/design_2_blk_mem_gen_0_0/design_2_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Read_Width_B": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Core": {
            "value": "true"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "Write_Width_B": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "interface_nets": {
      "BRAM_PORTA_1": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTA",
          "BRAM_PORTA"
        ]
      },
      "BRAM_PORTB_1": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTB",
          "BRAM_PORTB"
        ]
      }
    },
    "nets": {
      "addra_1": {
        "ports": [
          "addra",
          "blk_mem_gen_0/addra"
        ]
      },
      "addrb_1": {
        "ports": [
          "addrb",
          "blk_mem_gen_0/addrb"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "douta"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "doutb"
        ]
      },
      "clka_1": {
        "ports": [
          "clka",
          "blk_mem_gen_0/clka"
        ]
      },
      "clkb_1": {
        "ports": [
          "clkb",
          "blk_mem_gen_0/clkb"
        ]
      },
      "dina_1": {
        "ports": [
          "dina",
          "blk_mem_gen_0/dina"
        ]
      },
      "dinb_1": {
        "ports": [
          "dinb",
          "blk_mem_gen_0/dinb"
        ]
      },
      "ena_1": {
        "ports": [
          "ena",
          "blk_mem_gen_0/ena"
        ]
      },
      "enb_1": {
        "ports": [
          "enb",
          "blk_mem_gen_0/enb"
        ]
      },
      "wea_1": {
        "ports": [
          "wea",
          "blk_mem_gen_0/wea"
        ]
      },
      "web_1": {
        "ports": [
          "web",
          "blk_mem_gen_0/web"
        ]
      }
    }
  }
}