// SPDX-License-Identifier: GPL-2.0

use core::num::NonZero;

use kernel::{
    device,
    pci,
    prelude::*, //
};

use crate::{
    fsp::{
        Fsp,
        VgpuMode, //
    },
    gpu::{
        ChannelIdPool,
        Chipset, //
    },
    gsp::commands::FifoEngineList, //
};

mod commands;
mod fw;
mod hal;
mod vram;

/// vGPU state detected during GPU construction.
#[derive(Debug, Clone, Copy)]
pub(crate) enum VgpuState {
    /// vGPU mode is not enabled for this boot.
    Disabled,
    /// vGPU mode is enabled for this boot.
    Enabled {
        /// Total number of SR-IOV VFs supported by this device.
        total_vfs: NonZero<u16>,
    },
}

impl VgpuState {
    /// Detects the boot mode, falling back to disabled if querying the device fails.
    ///
    /// Call after creating the FSP and before allocating GSP firmware resources.
    pub(crate) fn detect(
        pdev: &pci::Device<device::Core<'_>>,
        chipset: Chipset,
        fsp: Option<&mut Fsp<'_>>,
    ) -> Self {
        let state = Self::query_state(pdev, chipset, fsp).unwrap_or_else(|e| {
            dev_warn!(
                pdev,
                "vGPU state detection failed: {:?}; disabling vGPU\n",
                e
            );
            VgpuState::Disabled
        });
        dev_dbg!(pdev, "vGPU state: {:?}\n", state);
        state
    }

    /// Detects the vGPU state from the chipset, SR-IOV capability and FSP PRC knob.
    fn query_state(
        pdev: &pci::Device<device::Core<'_>>,
        chipset: Chipset,
        fsp: Option<&mut Fsp<'_>>,
    ) -> Result<VgpuState> {
        if !hal::vgpu_hal(chipset).supports_vgpu() {
            return Ok(VgpuState::Disabled);
        }

        let Some(total_vfs) = pdev.sriov_get_totalvfs() else {
            return Ok(VgpuState::Disabled);
        };

        if total_vfs.get() < 2 {
            // The current vGPU path does not support single-VF SR-IOV devices yet.
            // Treat one total VF as vGPU-disabled for now; single-VF support can relax
            // this gate once the manager handles that topology.
            return Ok(VgpuState::Disabled);
        }

        let fsp = fsp.ok_or(ENODEV)?;

        match fsp.read_vgpu_mode(pdev.as_ref())? {
            VgpuMode::Enabled => Ok(VgpuState::Enabled { total_vfs }),
            VgpuMode::Disabled => Ok(VgpuState::Disabled),
        }
    }
}

/// Runtime resources for an enabled vGPU boot.
pub(crate) struct VgpuManager<'gpu> {
    #[expect(dead_code)]
    chid_pool: &'gpu ChannelIdPool,
    vmmu_segment_size: u64,
    total_channels: u32,
    fifo_engine_list: FifoEngineList,
}

impl<'gpu> VgpuManager<'gpu> {
    /// Retains runtime parameters from a completed vGPU-enabled GSP boot.
    pub(crate) fn new(
        chid_pool: &'gpu ChannelIdPool,
        fifo_engine_list: &FifoEngineList,
        vmmu_segment_size: u64,
        total_channels: u32,
    ) -> Self {
        Self {
            chid_pool,
            vmmu_segment_size,
            total_channels,
            fifo_engine_list: *fifo_engine_list,
        }
    }

    /// Returns the VMMU segment size in bytes, or zero if GSP-RM omitted it.
    #[expect(dead_code)]
    const fn vmmu_segment_size(&self) -> u64 {
        self.vmmu_segment_size
    }

    #[expect(dead_code)]
    const fn total_channels(&self) -> u32 {
        self.total_channels
    }

    #[expect(dead_code)]
    fn fifo_engine_list(&self) -> &FifoEngineList {
        &self.fifo_engine_list
    }
}
