/*
 * Author: doe300
 *
 * See the file "LICENSE" for the full license governing this code.
 */

#include "IntermediateInstruction.h"

#include "../asm/ALUInstruction.h"
#include "log.h"

#include <cmath>

using namespace vc4c;
using namespace vc4c::intermediate;

Operation::Operation(
    const OpCode& opCode, const Value& dest, const Value& arg0, const ConditionCode cond, const SetFlag setFlags) :
    Operation(opCode.name, dest, arg0, cond, setFlags)
{
    if(opCode.numOperands != 1)
        throw CompilationError(
            CompilationStep::GENERAL, "Passing a single argument to a non-unary operation", opCode.name);
}

Operation::Operation(const OpCode& opCode, const Value& dest, const Value& arg0, const Value& arg1,
    const ConditionCode cond, const SetFlag setFlags) :
    Operation(opCode.name, dest, arg0, arg1, cond, setFlags)
{
    if(opCode.numOperands != 2)
        throw CompilationError(
            CompilationStep::GENERAL, "Passing two arguments to a non-binary operation", opCode.name);
}

Operation::Operation(
    const std::string& opCode, const Value& dest, const Value& arg0, const ConditionCode cond, const SetFlag setFlags) :
    IntermediateInstruction(dest, cond, setFlags),
    op(OpCode::findOpCode(opCode)), opCode(opCode), parent(nullptr)
{
    setArgument(0, arg0);
}

Operation::Operation(const std::string& opCode, const Value& dest, const Value& arg0, const Value& arg1,
    const ConditionCode cond, const SetFlag setFlags) :
    IntermediateInstruction(dest, cond, setFlags),
    op(OpCode::findOpCode(opCode)), opCode(opCode), parent(nullptr)
{
    setArgument(0, arg0);
    setArgument(1, arg1);
}

std::string Operation::to_string() const
{
    return (getOutput()->to_string(true) + " = ") + (opCode + " ") + getFirstArg().to_string() +
        (getSecondArg() ? std::string(", ") + getSecondArg().to_string() : "") + createAdditionalInfoString();
}

IntermediateInstruction* Operation::copyFor(Method& method, const std::string& localPrefix) const
{
    if(!getSecondArg())
        return (new Operation(opCode, renameValue(method, getOutput().value(), localPrefix),
                    renameValue(method, getFirstArg(), localPrefix), conditional, setFlags))
            ->copyExtrasFrom(this);
    return (new Operation(opCode, renameValue(method, getOutput().value(), localPrefix),
                renameValue(method, getFirstArg(), localPrefix),
                renameValue(method, getSecondArg().value(), localPrefix), conditional, setFlags))
        ->copyExtrasFrom(this);
}

static InputMultiplex getInputMux(const Register& reg, const bool isExplicitRegister,
    const Optional<SmallImmediate>& immediate, const bool isABlocked = false, const bool isBBlocked = false)
{
    if(immediate)
        return InputMultiplex::REGB;
    if(!isExplicitRegister && reg.isAccumulator())
    {
        return static_cast<InputMultiplex>(reg.getAccumulatorNumber());
    }
    if(isExplicitRegister && reg.isAccumulator() &&
        (reg.getAccumulatorNumber() == 5 || reg.getAccumulatorNumber() == 4))
    {
        // special case: is handled as register, but need to access the accumulator
        // reason: the value is actually read from the accumulator, not from the register with the same index
        return static_cast<InputMultiplex>(reg.getAccumulatorNumber());
    }
    if(reg.file == RegisterFile::PHYSICAL_A)
        return InputMultiplex::REGA;
    if(reg.file == RegisterFile::PHYSICAL_B)
        return InputMultiplex::REGB;
    if(!isABlocked)
        return InputMultiplex::REGA;
    if(!isBBlocked)
        return InputMultiplex::REGB;
    throw CompilationError(CompilationStep::CODE_GENERATION, "Invalid input getSource()", reg.to_string(true, true));
}

static Register getRegister(const RegisterFile file, const Register reg0, const Register reg1, const Operation* op)
{
    if(reg0.file == file && reg1.file == file)
    {
        if(reg0.isAccumulator())
            return reg1;
        if(reg1.isAccumulator())
            return reg0;
        if(reg0 == reg1)
            return reg0;
        if(reg0.num == REG_NOP.num)
            return reg1;
        if(reg1.num == REG_NOP.num)
            return reg0;
        logging::error() << "Error in assigning registers for " << op->to_string() << logging::endl;
        throw CompilationError(CompilationStep::CODE_GENERATION, "Can't access two registers from the same file",
            (reg0.to_string(true, true) + " and ") + reg1.to_string(true, true));
    }
    else if(reg0.file == file)
        return reg0;
    else if(reg1.file == file)
        return reg1;
    else if(has_flag(reg0.file, RegisterFile::PHYSICAL_ANY))
        return reg0;
    else if(has_flag(reg1.file, RegisterFile::PHYSICAL_ANY))
        return reg1;
    return REG_NOP;
}

static std::pair<Register, Optional<SmallImmediate>> getInputValue(
    const Value& val, const FastMap<const Local*, Register>& registerMapping, const IntermediateInstruction* instr)
{
    if(val.hasType(ValueType::REGISTER))
        return std::make_pair(val.reg, Optional<SmallImmediate>{});
    if(val.hasType(ValueType::LOCAL))
    {
        const Register reg = registerMapping.at(val.local);
        return std::make_pair(reg, Optional<SmallImmediate>{});
    }
    if(val.hasType(ValueType::SMALL_IMMEDIATE))
        return std::make_pair(Register{RegisterFile::PHYSICAL_B, val.immediate.value}, val.immediate);
    //    if (val.hasType(ValueType::LITERAL))
    //        return std::make_pair(Register{RegisterFile::PHYSICAL_B, val.literal.toImmediate()},
    //        static_cast<SmallImmediate> (val.literal.toImmediate()));
    throw CompilationError(CompilationStep::CODE_GENERATION, "Unhandled value", instr->to_string());
}

qpu_asm::Instruction* Operation::convertToAsm(const FastMap<const Local*, Register>& registerMapping,
    const FastMap<const Local*, std::size_t>& labelMapping, const std::size_t instructionIndex) const
{
    const Register outReg =
        getOutput()->hasType(ValueType::LOCAL) ? registerMapping.at(getOutput()->local) : getOutput()->reg;

    auto input0 = getInputValue(getFirstArg(), registerMapping, this);
    auto input1 = getSecondArg() ? getInputValue(getSecondArg().value(), registerMapping, this) :
                                   std::make_pair(REG_NOP, Optional<SmallImmediate>{});

    const InputMultiplex inMux0 = getInputMux(input0.first, getFirstArg().hasType(ValueType::REGISTER), input0.second);
    if(!input0.second)
    {
        if(input0.first.isAccumulator() && inMux0 != InputMultiplex::REGA && inMux0 != InputMultiplex::REGB)
            input0.first.num = REG_NOP.num; // Cosmetics, so vc4asm does not print "maybe reading reg xx"
        else if(has_flag(input0.first.file, RegisterFile::PHYSICAL_ANY) &&
            (!getSecondArg() || input1.first.file != RegisterFile::PHYSICAL_A))
            // this is only correct, if the second value is not fixed to file A
            input0.first.file = RegisterFile::PHYSICAL_A;
    }

    // for instructions, which can be mapped to both ALUs, map to add ALU
    bool writeSwap = false;
    bool isAddALU = false;
    bool isMulALU = false;
    if(op.runsOnAddALU())
    {
        writeSwap = outReg.file == RegisterFile::PHYSICAL_B;
        isAddALU = true;
    }
    else if(op.runsOnMulALU())
    {
        writeSwap = outReg.file == RegisterFile::PHYSICAL_A;
        isMulALU = true;
    }

    const WriteSwap swap = writeSwap ? WriteSwap::SWAP : WriteSwap::DONT_SWAP;

    if(getSecondArg())
    {
        InputMultiplex inMux1 = getInputMux(input1.first, getSecondArg()->hasType(ValueType::REGISTER), input1.second,
            input0.first.file == RegisterFile::PHYSICAL_A, input0.first.file == RegisterFile::PHYSICAL_B);

        // one of the values is a literal immediate
        if(input0.second || input1.second)
        {
            SmallImmediate imm = input0.second.orOther(input1.second).value();
            Register regA = input0.second ? input1.first : input0.first;
            if(input0.second && input1.second)
            {
                // both operands have literal
                if(input0.second.value() != input1.second.value())
                    throw CompilationError(CompilationStep::CODE_GENERATION,
                        "Can't perform operation with two distinguish literals", to_string());
                regA = REG_NOP;
            }
            else if(input0.second && input1.first.file == RegisterFile::ACCUMULATOR)
                // don't read register overlapped by accumulator, e.g. UNIFORM
                regA = REG_NOP;
            else if(input1.second && input0.first.file == RegisterFile::ACCUMULATOR)
                regA = REG_NOP;
            if(signal.hasSideEffects())
            {
                throw CompilationError(CompilationStep::CODE_GENERATION,
                    "Signal is discarded, since the operation takes an immediate", signal.to_string());
            }

            if(isAddALU)
            {
                return new qpu_asm::ALUInstruction(unpackMode, packMode, conditional, COND_NEVER, setFlags, swap,
                    outReg.num, REG_NOP.num, OP_NOP, op, regA.num, imm, inMux0, inMux1, MULTIPLEX_NONE, MULTIPLEX_NONE);
            }
            else if(isMulALU)
            {
                return new qpu_asm::ALUInstruction(unpackMode, packMode, COND_NEVER, conditional, setFlags, swap,
                    REG_NOP.num, outReg.num, op, OP_NOP, regA.num, imm, MULTIPLEX_NONE, MULTIPLEX_NONE, inMux0, inMux1);
            }
            throw CompilationError(CompilationStep::CODE_GENERATION, "No instruction set", to_string());
        }
        // both are registers
        else
        {
            if(input1.first.isAccumulator() && inMux1 != InputMultiplex::REGA && inMux1 != InputMultiplex::REGB)
                input1.first.num = REG_NOP.num; // Cosmetics, so vc4asm does not print "maybe reading reg xx"
            else if(has_flag(input1.first.file, RegisterFile::PHYSICAL_ANY))
            {
                if(getInputValue(getFirstArg(), registerMapping, this).first ==
                    getInputValue(getSecondArg().value(), registerMapping, this).first)
                {
                    // same inputs - this allows e.g. vc4asm to recognize "mov x, uniform" correctly
                    input1.first.file = input0.first.file;
                    inMux1 = inMux0;
                }
                else
                    input1.first.file = RegisterFile::PHYSICAL_B;
            }
            if(isAddALU)
            {
                return new qpu_asm::ALUInstruction(signal, unpackMode, packMode, conditional, COND_NEVER, setFlags,
                    swap, outReg.num, REG_NOP.num, OP_NOP, op,
                    getRegister(RegisterFile::PHYSICAL_A, input0.first, input1.first, this).num,
                    getRegister(RegisterFile::PHYSICAL_B, input0.first, input1.first, this).num, inMux0, inMux1,
                    MULTIPLEX_NONE, MULTIPLEX_NONE);
            }
            else if(isMulALU)
            {
                return new qpu_asm::ALUInstruction(signal, unpackMode, packMode, COND_NEVER, conditional, setFlags,
                    swap, REG_NOP.num, outReg.num, op, OP_NOP,
                    getRegister(RegisterFile::PHYSICAL_A, input0.first, input1.first, this).num,
                    getRegister(RegisterFile::PHYSICAL_B, input0.first, input1.first, this).num, MULTIPLEX_NONE,
                    MULTIPLEX_NONE, inMux0, inMux1);
            }
            throw CompilationError(CompilationStep::CODE_GENERATION, "No instruction set", to_string());
        }
    }
    // only 1 input
    else
    {
        if(input0.second)
        {
            // unary operation with immediate
            const SmallImmediate imm = input0.second.value();
            if(signal.hasSideEffects())
            {
                throw CompilationError(CompilationStep::CODE_GENERATION,
                    "Signal is discarded, since the operation takes an immediate", signal.to_string());
            }

            if(isAddALU)
            {
                return new qpu_asm::ALUInstruction(unpackMode, packMode, conditional, COND_NEVER, setFlags, swap,
                    outReg.num, REG_NOP.num, OP_NOP, op, REG_NOP.num, imm, inMux0, MULTIPLEX_NONE, MULTIPLEX_NONE,
                    MULTIPLEX_NONE);
            }
            else if(isMulALU)
            {
                return new qpu_asm::ALUInstruction(unpackMode, packMode, COND_NEVER, conditional, setFlags, swap,
                    REG_NOP.num, outReg.num, op, OP_NOP, REG_NOP.num, imm, MULTIPLEX_NONE, MULTIPLEX_NONE, inMux0,
                    MULTIPLEX_NONE);
            }
        }
        else
        {
            if(isAddALU)
            {
                return new qpu_asm::ALUInstruction(signal, unpackMode, packMode, conditional, COND_NEVER, setFlags,
                    swap, outReg.num, REG_NOP.num, OP_NOP, op,
                    getRegister(RegisterFile::PHYSICAL_A, input0.first, REG_NOP, this).num,
                    getRegister(RegisterFile::PHYSICAL_B, input0.first, REG_NOP, this).num, inMux0, MULTIPLEX_NONE,
                    MULTIPLEX_NONE, MULTIPLEX_NONE);
            }
            else if(isMulALU)
            {
                return new qpu_asm::ALUInstruction(signal, unpackMode, packMode, COND_NEVER, conditional, setFlags,
                    swap, REG_NOP.num, outReg.num, op, OP_NOP,
                    getRegister(RegisterFile::PHYSICAL_A, input0.first, REG_NOP, this).num,
                    getRegister(RegisterFile::PHYSICAL_B, input0.first, REG_NOP, this).num, MULTIPLEX_NONE,
                    MULTIPLEX_NONE, inMux0, MULTIPLEX_NONE);
            }
        }
        throw CompilationError(CompilationStep::CODE_GENERATION, "No instruction set", to_string());
    }
}

bool Operation::mapsToASMInstruction() const
{
    // this instruction is not mapped to an ASM instruction, if either of the operands is undefined, since then the
    // result is undefined too
    if(getFirstArg().isUndefined())
        return false;
    if(op.numOperands > 1 && getSecondArg()->isUndefined())
        return false;
    return true;
}

bool Operation::isNormalized() const
{
    //"normalized" NOPs are handled via the NOP instruction class.
    //If an operation has the NOP op-code, it has an op-code name which cannot be mapped to machine code -> not normalized
    return op != OP_NOP;
}

const Value Operation::getFirstArg() const
{
    return getArgument(0).value();
}

const Optional<Value> Operation::getSecondArg() const
{
    return getArgument(1);
}

Optional<Value> Operation::precalculate(const std::size_t numIterations) const
{
    Optional<Value> arg0 = getPrecalculatedValueForArg(0, numIterations);
    if(!arg0)
        return NO_VALUE;
    Optional<Value> arg1 = NO_VALUE;
    if(getSecondArg())
    {
        arg1 = getPrecalculatedValueForArg(1, numIterations);
        if(!arg1)
            return NO_VALUE;
    }

    return op.calculate(arg0, arg1);
}

void Operation::setOpCode(const OpCode& op)
{
    const_cast<OpCode&>(this->op) = op;
    const_cast<std::string&>(this->opCode) = op.name;
}

MoveOperation::MoveOperation(const Value& dest, const Value& arg, const ConditionCode cond, const SetFlag setFlags) :
    IntermediateInstruction(dest, cond, setFlags)
{
    setArgument(0, arg);
}

std::string MoveOperation::to_string() const
{
    return (getOutput()->to_string(true) + " = ") + getSource().to_string() + createAdditionalInfoString();
}

IntermediateInstruction* MoveOperation::copyFor(Method& method, const std::string& localPrefix) const
{
    return (new MoveOperation(renameValue(method, getOutput().value(), localPrefix),
                renameValue(method, getSource(), localPrefix), conditional, setFlags))
        ->copyExtrasFrom(this);
}

qpu_asm::Instruction* MoveOperation::convertToAsm(const FastMap<const Local*, Register>& registerMapping,
    const FastMap<const Local*, std::size_t>& labelMapping, const std::size_t instructionIndex) const
{
    // simply call this method for intermediate-operation
    Operation op(OP_OR, getOutput().value(), getSource(), getSource(), conditional, setFlags);
    op.packMode = packMode;
    op.signal = signal;
    op.unpackMode = unpackMode;
    return op.convertToAsm(registerMapping, labelMapping, instructionIndex);
}

Operation* MoveOperation::combineWith(const OpCode& otherOpCode) const
{
    if(otherOpCode == OP_NOP)
        throw CompilationError(
            CompilationStep::GENERAL, "Cannot combine move-operation with operation without a valid ALU instruction!");
    Operation* op = nullptr;
    if(otherOpCode.runsOnMulALU())
    {
        // use ADD ALU
        op = new Operation(OP_OR, getOutput().value(), getSource(), getSource(), conditional, setFlags);
    }
    else if(otherOpCode.runsOnAddALU())
    {
        // use MUL ALU
        op = new Operation(OP_V8MIN, getOutput().value(), getSource(), getSource(), conditional, setFlags);
    }
    if(op != nullptr)
    {
        op->packMode = packMode;
        op->unpackMode = unpackMode;
        op->signal = signal;
        op->decoration = decoration;
    }
    // if the combination failed, the instructions remain separate
    return op;
}

bool MoveOperation::mapsToASMInstruction() const
{
    // this instruction is not mapped to an ASM instruction, if the source is undefined, since then the result is
    // undefined too
    return !getSource().isUndefined();
}

bool MoveOperation::isNormalized() const
{
    return true;
}

Optional<Value> MoveOperation::precalculate(const std::size_t numIterations) const
{
    return getPrecalculatedValueForArg(0, numIterations);
}

void MoveOperation::setSource(const Value& value)
{
    setArgument(0, value);
}

const Value MoveOperation::getSource() const
{
    return getArgument(0).value();
}

VectorRotation::VectorRotation(
    const Value& dest, const Value& src, const Value& offset, const ConditionCode cond, const SetFlag setFlags) :
    MoveOperation(dest, src, cond, setFlags)
{
    signal = SIGNAL_ALU_IMMEDIATE;
    setArgument(1, offset);
}

std::string VectorRotation::to_string() const
{
    return (getOutput()->to_string(true) + " = ") + (getSource().to_string() + " ") +
        getOffset().immediate.to_string() + createAdditionalInfoString();
}

IntermediateInstruction* VectorRotation::copyFor(Method& method, const std::string& localPrefix) const
{
    return (new VectorRotation(renameValue(method, getOutput().value(), localPrefix),
                renameValue(method, getSource(), localPrefix), renameValue(method, getOffset(), localPrefix),
                conditional, setFlags))
        ->copyExtrasFrom(this);
}

qpu_asm::Instruction* VectorRotation::convertToAsm(const FastMap<const Local*, Register>& registerMapping,
    const FastMap<const Local*, std::size_t>& labelMapping, const std::size_t instructionIndex) const
{
    const Register outReg =
        getOutput()->hasType(ValueType::LOCAL) ? registerMapping.at(getOutput()->local) : getOutput()->reg;

    auto input = getInputValue(getSource(), registerMapping, this);
    auto rotationOffset = getInputValue(getOffset(), registerMapping, this);
    const InputMultiplex inMux = getInputMux(input.first, false, Optional<SmallImmediate>{});
    if(inMux == InputMultiplex::REGA || inMux == InputMultiplex::REGB)
    {
        throw CompilationError(CompilationStep::CODE_GENERATION, "Can't rotate from register as input", to_string());
    }

    const bool writeSwap = outReg.file == RegisterFile::PHYSICAL_A;
    const WriteSwap swap = writeSwap ? WriteSwap::SWAP : WriteSwap::DONT_SWAP;

    if(getOffset().hasType(ValueType::LITERAL))
    {
        SmallImmediate imm(VECTOR_ROTATE_R5 + static_cast<unsigned char>(rotationOffset.second.value()));
        return new qpu_asm::ALUInstruction(unpackMode, packMode, COND_NEVER, conditional, setFlags, swap, REG_NOP.num,
            outReg.num, OP_V8MIN, OP_NOP, REG_NOP.num, imm, MULTIPLEX_NONE, MULTIPLEX_NONE, inMux, inMux);
    }
    else if(getOffset().hasType(ValueType::SMALL_IMMEDIATE))
    {
        return new qpu_asm::ALUInstruction(unpackMode, packMode, COND_NEVER, conditional, setFlags, swap, REG_NOP.num,
            outReg.num, OP_V8MIN, OP_NOP, REG_NOP.num, getOffset().immediate, MULTIPLEX_NONE, MULTIPLEX_NONE, inMux,
            inMux);
    }
    else
        // use offset from r5
        return new qpu_asm::ALUInstruction(unpackMode, packMode, COND_NEVER, conditional, setFlags, swap, REG_NOP.num,
            outReg.num, OP_V8MIN, OP_NOP, REG_NOP.num, VECTOR_ROTATE_R5, MULTIPLEX_NONE, MULTIPLEX_NONE, inMux, inMux);
}

Operation* VectorRotation::combineWith(const std::string& otherOpCode) const
{
    // for now, don't support this
    return nullptr;
}

Optional<Value> VectorRotation::precalculate(const std::size_t numIterations) const
{
    // for now, don't precalculate
    return NO_VALUE;
}

const Value VectorRotation::getOffset() const
{
    return getArgument(1).value();
}

Nop::Nop(const DelayType type, const Signaling signal) : IntermediateInstruction(NO_VALUE), type(type)
{
    this->signal = signal;
    this->canBeCombined = false;
}

std::string Nop::to_string() const
{
    return std::string("nop") + createAdditionalInfoString();
}

IntermediateInstruction* Nop::copyFor(Method& method, const std::string& localPrefix) const
{
    return (new Nop(type))->copyExtrasFrom(this);
}

qpu_asm::Instruction* Nop::convertToAsm(const FastMap<const Local*, Register>& registerMapping,
    const FastMap<const Local*, std::size_t>& labelMapping, const std::size_t instructionIndex) const
{
    return new qpu_asm::ALUInstruction(signal, UNPACK_NOP, PACK_NOP, COND_NEVER, COND_NEVER, SetFlag::DONT_SET,
        WriteSwap::DONT_SWAP, REG_NOP.num, REG_NOP.num, OP_NOP, OP_NOP, REG_NOP.num, REG_NOP.num, InputMultiplex::ACC0,
        InputMultiplex::ACC0, InputMultiplex::ACC0, InputMultiplex::ACC0);
}

bool Nop::isNormalized() const
{
    return true;
}

Comparison::Comparison(const std::string& comp, const Value& dest, const Value& val0, const Value& val1) :
    Operation(comp, dest, val0, val1)
{
}

IntermediateInstruction* Comparison::copyFor(Method& method, const std::string& localPrefix) const
{
    return (
        new Comparison(opCode, renameValue(method, getOutput().value(), localPrefix),
            renameValue(method, getFirstArg(), localPrefix), renameValue(method, getSecondArg().value(), localPrefix)))
        ->copyExtrasFrom(this);
}

bool Comparison::isNormalized() const
{
    return false;
}

CombinedOperation::CombinedOperation(Operation* op1, Operation* op2) :
    IntermediateInstruction(NO_VALUE), op1(op1), op2(op2)
{
    op1->parent = this;
    op2->parent = this;
}

FastMap<const Local*, LocalUse::Type> CombinedOperation::getUsedLocals() const
{
    FastMap<const Local*, LocalUse::Type> res =
        op1 != nullptr ? op1->getUsedLocals() : FastMap<const Local*, LocalUse::Type>{};
    const FastMap<const Local*, LocalUse::Type> tmp =
        op2 != nullptr ? op2->getUsedLocals() : FastMap<const Local*, LocalUse::Type>{};
    res.insert(tmp.begin(), tmp.end());
    return res;
}

void CombinedOperation::forUsedLocals(const std::function<void(const Local*, LocalUse::Type)>& consumer) const
{
    if(op1)
        op1->forUsedLocals(consumer);
    if(op2)
        op2->forUsedLocals(consumer);
}

bool CombinedOperation::readsLocal(const Local* local) const
{
    return (op1 && op1->readsLocal(local)) || (op2 && op2->readsLocal(local));
}

bool CombinedOperation::writesLocal(const Local* local) const
{
    return (op1 && op1->writesLocal(local)) || (op2 && op2->writesLocal(local));
}

void CombinedOperation::replaceLocal(const Local* oldLocal, const Local* newLocal, const LocalUse::Type type)
{
    op1->replaceLocal(oldLocal, newLocal, type);
    op2->replaceLocal(oldLocal, newLocal, type);
}

std::string CombinedOperation::to_string() const
{
    return (op1->to_string() + " and ") + op2->to_string();
}

qpu_asm::Instruction* CombinedOperation::convertToAsm(const FastMap<const Local*, Register>& registerMapping,
    const FastMap<const Local*, std::size_t>& labelMapping, const std::size_t instructionIndex) const
{
    if((getFirstOp()->op.runsOnAddALU() && getFirstOp()->op.runsOnMulALU()) ||
        (getSecondOP()->op.runsOnAddALU() && getSecondOP()->op.runsOnMulALU()))
        throw CompilationError(
            CompilationStep::CODE_GENERATION, "Cannot combine operations, where one can run on both ALUs", to_string());
    const IntermediateInstruction* addOp = getFirstOp()->op.runsOnAddALU() ? op1.get() : op2.get();
    const IntermediateInstruction* mulOp = !getFirstOp()->op.runsOnAddALU() ? op1.get() : op2.get();

    if(addOp != nullptr && mulOp != nullptr && addOp->getOutput() && mulOp->getOutput() &&
        addOp->getOutput().value() != mulOp->getOutput().value())
    {
        const Register addOut = addOp->getOutput()->hasType(ValueType::LOCAL) ?
            registerMapping.at(addOp->getOutput()->local) :
            addOp->getOutput()->reg;
        const Register mulOut = mulOp->getOutput()->hasType(ValueType::LOCAL) ?
            registerMapping.at(mulOp->getOutput()->local) :
            mulOp->getOutput()->reg;
        if(addOut != mulOut && !addOut.isAccumulator() && addOut.file == mulOut.file)
            throw CompilationError(CompilationStep::CODE_GENERATION,
                "Can't map outputs of a combined instruction to two distinct registers in the same file", to_string());
    }

    std::unique_ptr<qpu_asm::ALUInstruction> addInstr(
        static_cast<qpu_asm::ALUInstruction*>(addOp->convertToAsm(registerMapping, labelMapping, instructionIndex)));
    std::unique_ptr<qpu_asm::ALUInstruction> mulInstr(
        static_cast<qpu_asm::ALUInstruction*>(mulOp->convertToAsm(registerMapping, labelMapping, instructionIndex)));

    addInstr->setMulCondition(mulInstr->getMulCondition());
    addInstr->setMulMultiplexA(mulInstr->getMulMultiplexA());
    addInstr->setMulMultiplexB(mulInstr->getMulMultiplexB());
    addInstr->setMulOut(mulInstr->getMulOut());
    // an instruction writing to accumulator or register-file A does not set the swap, only an instruction writing to
    // file B does  so if any of the two instructions want to swap, we need to swap
    addInstr->setWriteSwap(add_flag(addInstr->getWriteSwap(), mulInstr->getWriteSwap()));
    addInstr->setMultiplication(mulInstr->getMultiplication());
    if(addInstr->getInputA() == REG_NOP.num)
        addInstr->setInputA(mulInstr->getInputA());
    if(addInstr->getInputB() == REG_NOP.num)
    {
        addInstr->setInputB(mulInstr->getInputB());
        // if ADD doesn't use register-file B and no small immediate, set signaling to value of MUL
        if(addInstr->getSig() == SIGNAL_NONE)
            addInstr->setSig(mulInstr->getSig());
    }

    return addInstr.release();
}

bool CombinedOperation::isNormalized() const
{
    return (!op1 || op1->isNormalized()) && (!op2 || op2->isNormalized());
}

IntermediateInstruction* CombinedOperation::copyFor(Method& method, const std::string& localPrefix) const
{
    return (new CombinedOperation(static_cast<Operation*>(op1->copyFor(method, localPrefix)),
                static_cast<Operation*>(op2->copyFor(method, localPrefix))))
        ->copyExtrasFrom(this);
}

bool CombinedOperation::mapsToASMInstruction() const
{
    return (op1 && op1->mapsToASMInstruction()) || (op2 && op2->mapsToASMInstruction());
}

const Operation* CombinedOperation::getFirstOp() const
{
    return dynamic_cast<const Operation*>(op1.get());
}

const Operation* CombinedOperation::getSecondOP() const
{
    return dynamic_cast<const Operation*>(op2.get());
}
