#-----------------------------------------------------------
# Webtalk v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Oct 15 19:54:46 2017
# Process ID: 11200
# Current directory: C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog
# Command line: wbtcv.exe -mode batch -source C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/xsim.dir/Matrix_Addition/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/webtalk.log
# Journal file: C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog\webtalk.jou
#-----------------------------------------------------------
source C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/xsim.dir/Matrix_Addition/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/xsim.dir/Matrix_Addition/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Oct 15 19:54:48 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 15 19:54:48 2017...
