

================================================================
== Vitis HLS Report for 'guitar_effects'
================================================================
* Date:           Wed Mar 27 14:29:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_guitar_effects_Pipeline_1_fu_257  |guitar_effects_Pipeline_1  |    44102|    44102|  0.441 ms|  0.441 ms|  44102|  44102|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_1  |        ?|        ?|    4 ~ 39|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1476|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|     750|   1152|    -|
|Memory           |       64|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    566|    -|
|Register         |        -|    -|     621|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|    5|    1371|   3194|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|    2|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |control_r_s_axi_U                      |control_r_s_axi                     |        0|   0|  170|  248|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U2  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |grp_guitar_effects_Pipeline_1_fu_257   |guitar_effects_Pipeline_1           |        0|   0|   18|   63|    0|
    |sitofp_32s_32_6_no_dsp_1_U4            |sitofp_32s_32_6_no_dsp_1            |        0|   0|    0|    0|    0|
    |srem_17ns_17ns_17_21_seq_1_U5          |srem_17ns_17ns_17_21_seq_1          |        0|   0|  214|  130|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   5|  750| 1152|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory     |           Module           | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |delay_buffer_U  |delay_buffer_RAM_AUTO_1R1W  |       64|  0|   0|    0|  44100|   16|     1|       705600|
    +----------------+----------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total           |                            |       64|  0|   0|    0|  44100|   16|     1|       705600|
    +----------------+----------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+-----+------------+------------+
    |add_ln346_1_fu_435_p2         |         +|   0|  0|   14|           9|           8|
    |add_ln346_2_fu_718_p2         |         +|   0|  0|   14|           9|           8|
    |add_ln346_fu_586_p2           |         +|   0|  0|   14|           9|           8|
    |add_ln92_fu_391_p2            |         +|   0|  0|   24|          17|          17|
    |grp_fu_303_p0                 |         -|   0|  0|   24|           1|          17|
    |negative_threshold_fu_339_p2  |         -|   0|  0|   23|           1|          16|
    |result_V_2_fu_540_p2          |         -|   0|  0|   23|           1|          16|
    |result_V_5_fu_528_p2          |         -|   0|  0|   23|           1|          16|
    |result_V_8_fu_811_p2          |         -|   0|  0|   23|           1|          16|
    |sub_ln1512_1_fu_449_p2        |         -|   0|  0|   15|           7|           8|
    |sub_ln1512_2_fu_732_p2        |         -|   0|  0|   15|           7|           8|
    |sub_ln1512_fu_600_p2          |         -|   0|  0|   15|           7|           8|
    |sub_ln90_fu_396_p2            |         -|   0|  0|   24|          17|          17|
    |icmp_ln89_fu_381_p2           |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln91_fu_386_p2           |      icmp|   0|  0|   13|          16|          16|
    |r_V_2_fu_487_p2               |      lshr|   0|  0|  179|          63|          63|
    |r_V_4_fu_770_p2               |      lshr|   0|  0|  179|          63|          63|
    |r_V_fu_638_p2                 |      lshr|   0|  0|  179|          63|          63|
    |ap_block_state77              |        or|   0|  0|    2|           1|           1|
    |result_V_10_fu_816_p3         |    select|   0|  0|   16|           1|          16|
    |result_V_9_fu_533_p3          |    select|   0|  0|   16|           1|          16|
    |result_V_fu_545_p3            |    select|   0|  0|   16|           1|          16|
    |ush_1_fu_459_p3               |    select|   0|  0|    9|           1|           9|
    |ush_2_fu_742_p3               |    select|   0|  0|    9|           1|           9|
    |ush_fu_610_p3                 |    select|   0|  0|    9|           1|           9|
    |val_1_fu_521_p3               |    select|   0|  0|   16|           1|          16|
    |val_2_fu_804_p3               |    select|   0|  0|   16|           1|          16|
    |val_fu_672_p3                 |    select|   0|  0|   16|           1|          16|
    |r_V_1_fu_644_p2               |       shl|   0|  0|  179|          63|          63|
    |r_V_3_fu_493_p2               |       shl|   0|  0|  179|          63|          63|
    |r_V_5_fu_776_p2               |       shl|   0|  0|  179|          63|          63|
    +------------------------------+----------+----+---+-----+------------+------------+
    |Total                         |          |   0|  0| 1476|         507|         697|
    +------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |INPUT_r_TDATA_blk_n    |    9|          2|    1|          2|
    |OUTPUT_r_TDATA_blk_n   |    9|          2|    1|          2|
    |ap_NS_fsm              |  385|         78|    1|         78|
    |delay_buffer_address0  |   20|          4|   16|         64|
    |delay_buffer_ce0       |   14|          3|    1|          3|
    |delay_buffer_d0        |   14|          3|   16|         48|
    |delay_buffer_we0       |   14|          3|    1|          3|
    |grp_fu_262_opcode      |   14|          3|    2|          6|
    |grp_fu_262_p0          |   14|          3|   32|         96|
    |grp_fu_262_p1          |   14|          3|   32|         96|
    |grp_fu_266_p1          |   14|          3|   32|         96|
    |grp_fu_270_p0          |   31|          6|   32|        192|
    |tmp_short_reg_243      |   14|          3|   16|         48|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  566|        116|  183|        734|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |add_ln92_reg_935                                   |  17|   0|   17|          0|
    |ap_CS_fsm                                          |  77|   0|   77|          0|
    |clip_factor_assign_reg_860                         |  32|   0|   32|          0|
    |conv5_i_reg_880                                    |  32|   0|   32|          0|
    |delay_buffer_addr_1_reg_885                        |  16|   0|   16|          0|
    |delay_buffer_load_reg_1007                         |  16|   0|   16|          0|
    |delay_mult_assign_reg_865                          |  32|   0|   32|          0|
    |distortion_clip_factor_read_reg_840                |  32|   0|   32|          0|
    |distortion_threshold_load_cast_reg_854             |  17|   0|   17|          0|
    |distortion_threshold_read_reg_832                  |  16|   0|   16|          0|
    |grp_guitar_effects_Pipeline_1_fu_257_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln89_reg_927                                  |   1|   0|    1|          0|
    |icmp_ln91_reg_931                                  |   1|   0|    1|          0|
    |isNeg_1_reg_960                                    |   1|   0|    1|          0|
    |isNeg_2_reg_1032                                   |   1|   0|    1|          0|
    |isNeg_reg_991                                      |   1|   0|    1|          0|
    |negative_threshold_reg_875                         |  16|   0|   16|          0|
    |p_Result_1_reg_986                                 |  23|   0|   23|          0|
    |p_Result_2_reg_950                                 |   1|   0|    1|          0|
    |p_Result_3_reg_955                                 |  23|   0|   23|          0|
    |p_Result_4_reg_1022                                |   1|   0|    1|          0|
    |p_Result_5_reg_1027                                |  23|   0|   23|          0|
    |p_Result_s_reg_981                                 |   1|   0|    1|          0|
    |reg_273                                            |  32|   0|   32|          0|
    |reg_279                                            |  32|   0|   32|          0|
    |reg_285                                            |  32|   0|   32|          0|
    |sub_ln90_reg_940                                   |  17|   0|   17|          0|
    |tmp_2_reg_845                                      |   1|   0|    1|          0|
    |tmp_data_V_reg_890                                 |  16|   0|   16|          0|
    |tmp_dest_V_reg_922                                 |   6|   0|    6|          0|
    |tmp_id_V_reg_917                                   |   5|   0|    5|          0|
    |tmp_keep_V_reg_897                                 |   2|   0|    2|          0|
    |tmp_last_V_reg_912                                 |   1|   0|    1|          0|
    |tmp_reg_828                                        |   1|   0|    1|          0|
    |tmp_short_reg_243                                  |  16|   0|   16|          0|
    |tmp_strb_V_reg_902                                 |   2|   0|    2|          0|
    |tmp_user_V_reg_907                                 |   2|   0|    2|          0|
    |ush_1_reg_965                                      |   9|   0|    9|          0|
    |ush_2_reg_1037                                     |   9|   0|    9|          0|
    |ush_reg_996                                        |   9|   0|    9|          0|
    |val_1_reg_970                                      |  16|   0|   16|          0|
    |val_2_reg_1042                                     |  16|   0|   16|          0|
    |val_reg_1001                                       |  16|   0|   16|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 621|   0|  621|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_AWADDR   |   in|    6|       s_axi|          control_r|       pointer|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|          control_r|       pointer|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|          control_r|       pointer|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_ARADDR   |   in|    6|       s_axi|          control_r|       pointer|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|          control_r|       pointer|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|          control_r|       pointer|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|          control_r|       pointer|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|          control_r|       pointer|
|ap_clk                   |   in|    1|  ap_ctrl_hs|     guitar_effects|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|     guitar_effects|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|     guitar_effects|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|     guitar_effects|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|     guitar_effects|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|     guitar_effects|  return value|
|INPUT_r_TDATA            |   in|   16|        axis|   INPUT_r_V_data_V|       pointer|
|INPUT_r_TVALID           |   in|    1|        axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TREADY           |  out|    1|        axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TDEST            |   in|    6|        axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TKEEP            |   in|    2|        axis|   INPUT_r_V_keep_V|       pointer|
|INPUT_r_TSTRB            |   in|    2|        axis|   INPUT_r_V_strb_V|       pointer|
|INPUT_r_TUSER            |   in|    2|        axis|   INPUT_r_V_user_V|       pointer|
|INPUT_r_TLAST            |   in|    1|        axis|   INPUT_r_V_last_V|       pointer|
|INPUT_r_TID              |   in|    5|        axis|     INPUT_r_V_id_V|       pointer|
|OUTPUT_r_TDATA           |  out|   16|        axis|  OUTPUT_r_V_data_V|       pointer|
|OUTPUT_r_TVALID          |  out|    1|        axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TREADY          |   in|    1|        axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TDEST           |  out|    6|        axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TKEEP           |  out|    2|        axis|  OUTPUT_r_V_keep_V|       pointer|
|OUTPUT_r_TSTRB           |  out|    2|        axis|  OUTPUT_r_V_strb_V|       pointer|
|OUTPUT_r_TUSER           |  out|    2|        axis|  OUTPUT_r_V_user_V|       pointer|
|OUTPUT_r_TLAST           |  out|    1|        axis|  OUTPUT_r_V_last_V|       pointer|
|OUTPUT_r_TID             |  out|    5|        axis|    OUTPUT_r_V_id_V|       pointer|
|delay_mult               |   in|   32|     ap_none|         delay_mult|       pointer|
|delay_samples            |   in|   32|     ap_none|      delay_samples|       pointer|
+-------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 40 41 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 58 76 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 40 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 22 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.75>
ST_1 : Operation 78 [1/1] (3.25ns)   --->   "%delay_buffer = alloca i64 1" [guitar_effects.cpp:47]   --->   Operation 78 'alloca' 'delay_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 44100> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%delay_samples_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %delay_samples"   --->   Operation 79 'read' 'delay_samples_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%empty = trunc i32 %delay_samples_read"   --->   Operation 80 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%delay_samples_assign_cast = sext i16 %empty"   --->   Operation 81 'sext' 'delay_samples_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (2.07ns)   --->   "%sub_i76 = sub i17 0, i17 %delay_samples_assign_cast"   --->   Operation 82 'sub' 'sub_i76' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [21/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 83 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.68>
ST_2 : Operation 84 [20/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 84 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.68>
ST_3 : Operation 85 [19/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 85 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.68>
ST_4 : Operation 86 [18/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 86 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 87 [17/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 87 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 88 [16/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 88 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.68>
ST_7 : Operation 89 [15/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 89 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.68>
ST_8 : Operation 90 [14/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 90 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.68>
ST_9 : Operation 91 [13/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 91 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.68>
ST_10 : Operation 92 [12/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 92 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.68>
ST_11 : Operation 93 [11/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 93 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.68>
ST_12 : Operation 94 [10/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 94 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.68>
ST_13 : Operation 95 [9/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 95 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.68>
ST_14 : Operation 96 [8/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 96 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.68>
ST_15 : Operation 97 [1/1] (1.00ns)   --->   "%control_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %control"   --->   Operation 97 'read' 'control_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 7"   --->   Operation 98 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (1.00ns)   --->   "%distortion_threshold_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %distortion_threshold"   --->   Operation 99 'read' 'distortion_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 100 [1/1] (1.00ns)   --->   "%distortion_clip_factor_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %distortion_clip_factor"   --->   Operation 100 'read' 'distortion_clip_factor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 4"   --->   Operation 101 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [7/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 102 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.41>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%conv5_i41 = sext i16 %distortion_threshold_read"   --->   Operation 103 'sext' 'conv5_i41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [6/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i41"   --->   Operation 104 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 105 [6/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 105 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.41>
ST_17 : Operation 106 [5/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i41"   --->   Operation 106 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 107 [5/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 107 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.41>
ST_18 : Operation 108 [4/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i41"   --->   Operation 108 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 109 [4/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 109 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.41>
ST_19 : Operation 110 [3/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i41"   --->   Operation 110 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 111 [3/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 111 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.41>
ST_20 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln0 = call void @guitar_effects_Pipeline_1, i16 %delay_buffer"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 113 [2/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i41"   --->   Operation 113 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 114 [2/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 114 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [guitar_effects.cpp:15]   --->   Operation 115 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %INPUT_r_V_data_V, i2 %INPUT_r_V_keep_V, i2 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %INPUT_r_V_data_V"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_keep_V"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_strb_V"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_user_V"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_r_V_last_V"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %INPUT_r_V_id_V"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %INPUT_r_V_dest_V"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OUTPUT_r_V_data_V, i2 %OUTPUT_r_V_keep_V, i2 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %OUTPUT_r_V_data_V"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_keep_V"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_strb_V"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_user_V"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_r_V_last_V"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %OUTPUT_r_V_id_V"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %OUTPUT_r_V_dest_V"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %control"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %distortion_threshold"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %distortion_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %distortion_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %distortion_clip_factor"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_clip_factor, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_clip_factor, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %compression_min_threshold"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_min_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_min_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %compression_max_threshold"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_max_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_max_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %compression_zero_threshold"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_zero_threshold, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %compression_zero_threshold, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_mult"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_samples"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [1/2] (0.00ns)   --->   "%call_ln0 = call void @guitar_effects_Pipeline_1, i16 %delay_buffer"   --->   Operation 154 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%distortion_threshold_load_cast = sext i16 %distortion_threshold_read"   --->   Operation 155 'sext' 'distortion_threshold_load_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%clip_factor_assign = bitcast i32 %distortion_clip_factor_read"   --->   Operation 156 'bitcast' 'clip_factor_assign' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%delay_mult_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %delay_mult"   --->   Operation 157 'read' 'delay_mult_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%delay_mult_assign = bitcast i32 %delay_mult_read"   --->   Operation 158 'bitcast' 'delay_mult_assign' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%delay_buffer_addr = getelementptr i16 %delay_buffer, i64 0, i64 0"   --->   Operation 159 'getelementptr' 'delay_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (2.07ns)   --->   "%negative_threshold = sub i16 0, i16 %distortion_threshold_read"   --->   Operation 160 'sub' 'negative_threshold' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [1/6] (6.41ns)   --->   "%conv5_i = sitofp i32 %conv5_i41"   --->   Operation 161 'sitofp' 'conv5_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 162 [1/21] (3.68ns)   --->   "%rem_i = srem i17 %sub_i76, i17 44100"   --->   Operation 162 'srem' 'rem_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%idxprom_i = zext i17 %rem_i"   --->   Operation 163 'zext' 'idxprom_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%delay_buffer_addr_1 = getelementptr i16 %delay_buffer, i64 0, i64 %idxprom_i"   --->   Operation 164 'getelementptr' 'delay_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln54 = br void %while.body" [guitar_effects.cpp:54]   --->   Operation 165 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12"   --->   Operation 166 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%empty_22 = read i34 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i2P0A.i1P0A.i5P0A.i6P0A, i16 %INPUT_r_V_data_V, i2 %INPUT_r_V_keep_V, i2 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V"   --->   Operation 167 'read' 'empty_22' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i34 %empty_22"   --->   Operation 168 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i34 %empty_22"   --->   Operation 169 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i34 %empty_22"   --->   Operation 170 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i34 %empty_22"   --->   Operation 171 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i34 %empty_22"   --->   Operation 172 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i34 %empty_22"   --->   Operation 173 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i34 %empty_22"   --->   Operation 174 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (1.70ns)   --->   "%br_ln60 = br i1 %tmp, void %if.end, void %if.then" [guitar_effects.cpp:60]   --->   Operation 175 'br' 'br_ln60' <Predicate = true> <Delay = 1.70>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i16 %tmp_data_V" [guitar_effects.cpp:89]   --->   Operation 176 'sext' 'sext_ln89' <Predicate = (tmp)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (2.42ns)   --->   "%icmp_ln89 = icmp_sgt  i16 %tmp_data_V, i16 %distortion_threshold_read" [guitar_effects.cpp:89]   --->   Operation 177 'icmp' 'icmp_ln89' <Predicate = (tmp)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %if.else.i, void %if.then.i" [guitar_effects.cpp:89]   --->   Operation 178 'br' 'br_ln89' <Predicate = (tmp)> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (2.42ns)   --->   "%icmp_ln91 = icmp_slt  i16 %tmp_data_V, i16 %negative_threshold" [guitar_effects.cpp:91]   --->   Operation 179 'icmp' 'icmp_ln91' <Predicate = (tmp & !icmp_ln89)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [1/1] (1.70ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %if.end, void %if.then10.i" [guitar_effects.cpp:91]   --->   Operation 180 'br' 'br_ln91' <Predicate = (tmp & !icmp_ln89)> <Delay = 1.70>
ST_22 : Operation 181 [1/1] (2.07ns)   --->   "%add_ln92 = add i17 %sext_ln89, i17 %distortion_threshold_load_cast" [guitar_effects.cpp:92]   --->   Operation 181 'add' 'add_ln92' <Predicate = (tmp & !icmp_ln89 & icmp_ln91)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/1] (2.07ns)   --->   "%sub_ln90 = sub i17 %sext_ln89, i17 %distortion_threshold_load_cast" [guitar_effects.cpp:90]   --->   Operation 182 'sub' 'sub_ln90' <Predicate = (tmp & icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i17 %add_ln92" [guitar_effects.cpp:92]   --->   Operation 183 'sext' 'sext_ln92' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [6/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln92" [guitar_effects.cpp:92]   --->   Operation 184 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.41>
ST_24 : Operation 185 [5/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln92" [guitar_effects.cpp:92]   --->   Operation 185 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 186 [4/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln92" [guitar_effects.cpp:92]   --->   Operation 186 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.41>
ST_26 : Operation 187 [3/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln92" [guitar_effects.cpp:92]   --->   Operation 187 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.41>
ST_27 : Operation 188 [2/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln92" [guitar_effects.cpp:92]   --->   Operation 188 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.41>
ST_28 : Operation 189 [1/6] (6.41ns)   --->   "%conv13_i = sitofp i32 %sext_ln92" [guitar_effects.cpp:92]   --->   Operation 189 'sitofp' 'conv13_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.70>
ST_29 : Operation 190 [4/4] (5.70ns)   --->   "%mul14_i = fmul i32 %conv13_i, i32 %clip_factor_assign" [guitar_effects.cpp:92]   --->   Operation 190 'fmul' 'mul14_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.70>
ST_30 : Operation 191 [3/4] (5.70ns)   --->   "%mul14_i = fmul i32 %conv13_i, i32 %clip_factor_assign" [guitar_effects.cpp:92]   --->   Operation 191 'fmul' 'mul14_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.70>
ST_31 : Operation 192 [2/4] (5.70ns)   --->   "%mul14_i = fmul i32 %conv13_i, i32 %clip_factor_assign" [guitar_effects.cpp:92]   --->   Operation 192 'fmul' 'mul14_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.70>
ST_32 : Operation 193 [1/4] (5.70ns)   --->   "%mul14_i = fmul i32 %conv13_i, i32 %clip_factor_assign" [guitar_effects.cpp:92]   --->   Operation 193 'fmul' 'mul14_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 194 [5/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul14_i, i32 %conv5_i" [guitar_effects.cpp:92]   --->   Operation 194 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 195 [4/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul14_i, i32 %conv5_i" [guitar_effects.cpp:92]   --->   Operation 195 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 196 [3/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul14_i, i32 %conv5_i" [guitar_effects.cpp:92]   --->   Operation 196 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 197 [2/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul14_i, i32 %conv5_i" [guitar_effects.cpp:92]   --->   Operation 197 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 198 [1/5] (7.25ns)   --->   "%dc_1 = fsub i32 %mul14_i, i32 %conv5_i" [guitar_effects.cpp:92]   --->   Operation 198 'fsub' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.88>
ST_38 : Operation 199 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 199 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 200 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "%xs_exp_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 201 'partselect' 'xs_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_3 = trunc i32 %data_V_1"   --->   Operation 202 'trunc' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 203 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 204 [1/1] (1.91ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 204 'add' 'add_ln346_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 205 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8"   --->   Operation 205 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 206 [1/1] (1.91ns)   --->   "%sub_ln1512_1 = sub i8 127, i8 %xs_exp_V_1"   --->   Operation 206 'sub' 'sub_ln1512_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i8 %sub_ln1512_1"   --->   Operation 207 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 208 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1512_1, i9 %add_ln346_1"   --->   Operation 208 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.42>
ST_39 : Operation 209 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_3, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 209 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 210 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i9 %ush_1"   --->   Operation 211 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %sext_ln1488_1"   --->   Operation 212 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i63 %zext_ln15_1, i63 %zext_ln1488_1"   --->   Operation 213 'lshr' 'r_V_2' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i63 %zext_ln15_1, i63 %zext_ln1488_1"   --->   Operation 214 'shl' 'r_V_3' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_2, i32 24"   --->   Operation 215 'bitselect' 'tmp_12' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_39 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_12"   --->   Operation 216 'zext' 'zext_ln818_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_39 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_3, i32 24, i32 39"   --->   Operation 217 'partselect' 'tmp_4' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_39 : Operation 218 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i16 %zext_ln818_1, i16 %tmp_4"   --->   Operation 218 'select' 'val_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.58>
ST_40 : Operation 219 [1/1] (2.07ns)   --->   "%result_V_5 = sub i16 0, i16 %val_1"   --->   Operation 219 'sub' 'result_V_5' <Predicate = (tmp & !icmp_ln89 & icmp_ln91 & p_Result_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 220 [1/1] (0.80ns)   --->   "%result_V_9 = select i1 %p_Result_2, i16 %result_V_5, i16 %val_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 220 'select' 'result_V_9' <Predicate = (tmp & !icmp_ln89 & icmp_ln91)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 221 [1/1] (1.70ns)   --->   "%br_ln93 = br void %if.end" [guitar_effects.cpp:93]   --->   Operation 221 'br' 'br_ln93' <Predicate = (tmp & !icmp_ln89 & icmp_ln91)> <Delay = 1.70>
ST_40 : Operation 222 [1/1] (2.07ns)   --->   "%result_V_2 = sub i16 0, i16 %val"   --->   Operation 222 'sub' 'result_V_2' <Predicate = (tmp & icmp_ln89 & p_Result_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 223 [1/1] (0.80ns)   --->   "%result_V = select i1 %p_Result_s, i16 %result_V_2, i16 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 223 'select' 'result_V' <Predicate = (tmp & icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 224 [1/1] (1.70ns)   --->   "%br_ln91 = br void %if.end" [guitar_effects.cpp:91]   --->   Operation 224 'br' 'br_ln91' <Predicate = (tmp & icmp_ln89)> <Delay = 1.70>
ST_40 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_short = phi i16 %result_V, void %if.then.i, i16 %result_V_9, void %if.then10.i, i16 %tmp_data_V, void %while.body, i16 %tmp_data_V, void %if.else.i"   --->   Operation 225 'phi' 'tmp_short' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %tmp_2, void %if.end18, void %if.then14" [guitar_effects.cpp:67]   --->   Operation 226 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 227 [2/2] (3.25ns)   --->   "%delay_buffer_load = load i16 %delay_buffer_addr_1" [guitar_effects.cpp:152]   --->   Operation 227 'load' 'delay_buffer_load' <Predicate = (tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 44100> <RAM>

State 41 <SV = 22> <Delay = 6.41>
ST_41 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i17 %sub_ln90" [guitar_effects.cpp:90]   --->   Operation 228 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 229 [6/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln90" [guitar_effects.cpp:90]   --->   Operation 229 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 23> <Delay = 6.41>
ST_42 : Operation 230 [5/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln90" [guitar_effects.cpp:90]   --->   Operation 230 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 24> <Delay = 6.41>
ST_43 : Operation 231 [4/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln90" [guitar_effects.cpp:90]   --->   Operation 231 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 25> <Delay = 6.41>
ST_44 : Operation 232 [3/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln90" [guitar_effects.cpp:90]   --->   Operation 232 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 26> <Delay = 6.41>
ST_45 : Operation 233 [2/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln90" [guitar_effects.cpp:90]   --->   Operation 233 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 27> <Delay = 6.41>
ST_46 : Operation 234 [1/6] (6.41ns)   --->   "%conv4_i = sitofp i32 %sext_ln90" [guitar_effects.cpp:90]   --->   Operation 234 'sitofp' 'conv4_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 28> <Delay = 5.70>
ST_47 : Operation 235 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv4_i, i32 %clip_factor_assign" [guitar_effects.cpp:90]   --->   Operation 235 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 29> <Delay = 5.70>
ST_48 : Operation 236 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv4_i, i32 %clip_factor_assign" [guitar_effects.cpp:90]   --->   Operation 236 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 30> <Delay = 5.70>
ST_49 : Operation 237 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv4_i, i32 %clip_factor_assign" [guitar_effects.cpp:90]   --->   Operation 237 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 31> <Delay = 5.70>
ST_50 : Operation 238 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %conv4_i, i32 %clip_factor_assign" [guitar_effects.cpp:90]   --->   Operation 238 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 32> <Delay = 7.25>
ST_51 : Operation 239 [5/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv5_i" [guitar_effects.cpp:90]   --->   Operation 239 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 33> <Delay = 7.25>
ST_52 : Operation 240 [4/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv5_i" [guitar_effects.cpp:90]   --->   Operation 240 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 34> <Delay = 7.25>
ST_53 : Operation 241 [3/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv5_i" [guitar_effects.cpp:90]   --->   Operation 241 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 35> <Delay = 7.25>
ST_54 : Operation 242 [2/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv5_i" [guitar_effects.cpp:90]   --->   Operation 242 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 36> <Delay = 7.25>
ST_55 : Operation 243 [1/5] (7.25ns)   --->   "%dc = fadd i32 %mul_i, i32 %conv5_i" [guitar_effects.cpp:90]   --->   Operation 243 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 37> <Delay = 2.88>
ST_56 : Operation 244 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 244 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 245 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 246 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 246 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 247 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i32 %data_V"   --->   Operation 247 'trunc' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 248 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 249 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 249 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 250 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 250 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 251 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 251 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 252 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 253 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 253 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 57 <SV = 38> <Delay = 4.42>
ST_57 : Operation 254 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_1, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 254 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 255 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 256 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 257 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i63 %zext_ln15, i63 %zext_ln1488"   --->   Operation 258 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i63 %zext_ln15, i63 %zext_ln1488"   --->   Operation 259 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24"   --->   Operation 260 'bitselect' 'tmp_8' <Predicate = (isNeg)> <Delay = 0.00>
ST_57 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_8"   --->   Operation 261 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_57 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_1, i32 24, i32 39"   --->   Operation 262 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_57 : Operation 263 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln818, i16 %tmp_1"   --->   Operation 263 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 58 <SV = 40> <Delay = 3.25>
ST_58 : Operation 264 [1/2] (3.25ns)   --->   "%delay_buffer_load = load i16 %delay_buffer_addr_1" [guitar_effects.cpp:152]   --->   Operation 264 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 44100> <RAM>

State 59 <SV = 41> <Delay = 6.41>
ST_59 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln152_1 = sext i16 %delay_buffer_load" [guitar_effects.cpp:152]   --->   Operation 265 'sext' 'sext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 266 [6/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln152_1" [guitar_effects.cpp:152]   --->   Operation 266 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 42> <Delay = 6.41>
ST_60 : Operation 267 [5/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln152_1" [guitar_effects.cpp:152]   --->   Operation 267 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 43> <Delay = 6.41>
ST_61 : Operation 268 [4/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln152_1" [guitar_effects.cpp:152]   --->   Operation 268 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 44> <Delay = 6.41>
ST_62 : Operation 269 [3/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln152_1" [guitar_effects.cpp:152]   --->   Operation 269 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 45> <Delay = 6.41>
ST_63 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln152 = sext i16 %tmp_short" [guitar_effects.cpp:152]   --->   Operation 270 'sext' 'sext_ln152' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 271 [6/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln152" [guitar_effects.cpp:152]   --->   Operation 271 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 272 [2/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln152_1" [guitar_effects.cpp:152]   --->   Operation 272 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 46> <Delay = 6.41>
ST_64 : Operation 273 [5/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln152" [guitar_effects.cpp:152]   --->   Operation 273 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 274 [1/6] (6.41ns)   --->   "%conv5_i1 = sitofp i32 %sext_ln152_1" [guitar_effects.cpp:152]   --->   Operation 274 'sitofp' 'conv5_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 47> <Delay = 6.41>
ST_65 : Operation 275 [4/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln152" [guitar_effects.cpp:152]   --->   Operation 275 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 276 [4/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv5_i1, i32 %delay_mult_assign" [guitar_effects.cpp:152]   --->   Operation 276 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 48> <Delay = 6.41>
ST_66 : Operation 277 [3/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln152" [guitar_effects.cpp:152]   --->   Operation 277 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 278 [3/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv5_i1, i32 %delay_mult_assign" [guitar_effects.cpp:152]   --->   Operation 278 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 49> <Delay = 6.41>
ST_67 : Operation 279 [2/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln152" [guitar_effects.cpp:152]   --->   Operation 279 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 280 [2/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv5_i1, i32 %delay_mult_assign" [guitar_effects.cpp:152]   --->   Operation 280 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 50> <Delay = 6.41>
ST_68 : Operation 281 [1/6] (6.41ns)   --->   "%conv1_i = sitofp i32 %sext_ln152" [guitar_effects.cpp:152]   --->   Operation 281 'sitofp' 'conv1_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 282 [1/4] (5.70ns)   --->   "%mul_i1 = fmul i32 %conv5_i1, i32 %delay_mult_assign" [guitar_effects.cpp:152]   --->   Operation 282 'fmul' 'mul_i1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 51> <Delay = 7.25>
ST_69 : Operation 283 [5/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv1_i, i32 %mul_i1" [guitar_effects.cpp:152]   --->   Operation 283 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 52> <Delay = 7.25>
ST_70 : Operation 284 [4/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv1_i, i32 %mul_i1" [guitar_effects.cpp:152]   --->   Operation 284 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 53> <Delay = 7.25>
ST_71 : Operation 285 [3/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv1_i, i32 %mul_i1" [guitar_effects.cpp:152]   --->   Operation 285 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 54> <Delay = 7.25>
ST_72 : Operation 286 [2/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv1_i, i32 %mul_i1" [guitar_effects.cpp:152]   --->   Operation 286 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 55> <Delay = 7.25>
ST_73 : Operation 287 [1/5] (7.25ns)   --->   "%dc_2 = fadd i32 %conv1_i, i32 %mul_i1" [guitar_effects.cpp:152]   --->   Operation 287 'fadd' 'dc_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 56> <Delay = 2.88>
ST_74 : Operation 288 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 288 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 289 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 289 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 290 [1/1] (0.00ns)   --->   "%xs_exp_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 290 'partselect' 'xs_exp_V_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 291 [1/1] (0.00ns)   --->   "%p_Result_5 = trunc i32 %data_V_2"   --->   Operation 291 'trunc' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln346_2 = zext i8 %xs_exp_V_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 292 'zext' 'zext_ln346_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 293 [1/1] (1.91ns)   --->   "%add_ln346_2 = add i9 %zext_ln346_2, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 293 'add' 'add_ln346_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 294 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_2, i32 8"   --->   Operation 294 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 295 [1/1] (1.91ns)   --->   "%sub_ln1512_2 = sub i8 127, i8 %xs_exp_V_2"   --->   Operation 295 'sub' 'sub_ln1512_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1512_2 = sext i8 %sub_ln1512_2"   --->   Operation 296 'sext' 'sext_ln1512_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 297 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1512_2, i9 %add_ln346_2"   --->   Operation 297 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 75 <SV = 57> <Delay = 4.42>
ST_75 : Operation 298 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_5, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 298 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 299 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1488_2 = sext i9 %ush_2"   --->   Operation 300 'sext' 'sext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1488_2 = zext i32 %sext_ln1488_2"   --->   Operation 301 'zext' 'zext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_4 = lshr i63 %zext_ln15_2, i63 %zext_ln1488_2"   --->   Operation 302 'lshr' 'r_V_4' <Predicate = (isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_5 = shl i63 %zext_ln15_2, i63 %zext_ln1488_2"   --->   Operation 303 'shl' 'r_V_5' <Predicate = (!isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_4, i32 24"   --->   Operation 304 'bitselect' 'tmp_16' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_75 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln818_2 = zext i1 %tmp_16"   --->   Operation 305 'zext' 'zext_ln818_2' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_75 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_5, i32 24, i32 39"   --->   Operation 306 'partselect' 'tmp_7' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_75 : Operation 307 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i16 %zext_ln818_2, i16 %tmp_7"   --->   Operation 307 'select' 'val_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 76 <SV = 58> <Delay = 6.13>
ST_76 : Operation 308 [1/1] (2.07ns)   --->   "%result_V_8 = sub i16 0, i16 %val_2"   --->   Operation 308 'sub' 'result_V_8' <Predicate = (tmp_2 & p_Result_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 309 [1/1] (0.80ns)   --->   "%result_V_10 = select i1 %p_Result_4, i16 %result_V_8, i16 %val_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 309 'select' 'result_V_10' <Predicate = (tmp_2)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 310 [1/1] (3.25ns)   --->   "%store_ln155 = store i16 %result_V_10, i16 %delay_buffer_addr" [guitar_effects.cpp:155]   --->   Operation 310 'store' 'store_ln155' <Predicate = (tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 44100> <RAM>
ST_76 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln70 = br void %if.end18" [guitar_effects.cpp:70]   --->   Operation 311 'br' 'br_ln70' <Predicate = (tmp_2)> <Delay = 0.00>
ST_76 : Operation 312 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i2P0A.i1P0A.i5P0A.i6P0A, i16 %OUTPUT_r_V_data_V, i2 %OUTPUT_r_V_keep_V, i2 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i16 %tmp_data_V, i2 %tmp_keep_V, i2 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 312 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 77 <SV = 59> <Delay = 0.00>
ST_77 : Operation 313 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i2P0A.i1P0A.i5P0A.i6P0A, i16 %OUTPUT_r_V_data_V, i2 %OUTPUT_r_V_keep_V, i2 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i16 %tmp_data_V, i2 %tmp_keep_V, i2 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 313 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_77 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %tmp_last_V, void %if.end27, void %while.end" [guitar_effects.cpp:77]   --->   Operation 314 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln54 = br void %while.body" [guitar_effects.cpp:54]   --->   Operation 315 'br' 'br_ln54' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_77 : Operation 316 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [guitar_effects.cpp:82]   --->   Operation 316 'ret' 'ret_ln82' <Predicate = (tmp_last_V)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ control]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_clip_factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_min_threshold]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_max_threshold]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_zero_threshold]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_mult]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_samples]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
delay_buffer                   (alloca        ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000]
delay_samples_read             (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                          (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_samples_assign_cast      (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_i76                        (sub           ) [ 001111111111111111111100000000000000000000000000000000000000000000000000000000]
control_read                   (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                            (bitselect     ) [ 000000000000000011111111111111111111111111111111111111111111111111111111111111]
distortion_threshold_read      (read          ) [ 000000000000000011111111111111111111111111111111111111111111111111111111111111]
distortion_clip_factor_read    (read          ) [ 000000000000000011111100000000000000000000000000000000000000000000000000000000]
tmp_2                          (bitselect     ) [ 000000000000000011111111111111111111111111111111111111111111111111111111111111]
conv5_i41                      (sext          ) [ 000000000000000001111100000000000000000000000000000000000000000000000000000000]
spectopmodule_ln15             (spectopmodule ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                       (call          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
distortion_threshold_load_cast (sext          ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111]
clip_factor_assign             (bitcast       ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111]
delay_mult_read                (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_mult_assign              (bitcast       ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111]
delay_buffer_addr              (getelementptr ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111]
negative_threshold             (sub           ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111]
conv5_i                        (sitofp        ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111]
rem_i                          (srem          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
idxprom_i                      (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr_1            (getelementptr ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111]
br_ln54                        (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0               (specloopname  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_22                       (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_V                     (extractvalue  ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111]
tmp_keep_V                     (extractvalue  ) [ 000000000000000000000001111111111111111111111111111111111111111111111111111111]
tmp_strb_V                     (extractvalue  ) [ 000000000000000000000001111111111111111111111111111111111111111111111111111111]
tmp_user_V                     (extractvalue  ) [ 000000000000000000000001111111111111111111111111111111111111111111111111111111]
tmp_last_V                     (extractvalue  ) [ 000000000000000000000001111111111111111111111111111111111111111111111111111111]
tmp_id_V                       (extractvalue  ) [ 000000000000000000000001111111111111111111111111111111111111111111111111111111]
tmp_dest_V                     (extractvalue  ) [ 000000000000000000000001111111111111111111111111111111111111111111111111111111]
br_ln60                        (br            ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111]
sext_ln89                      (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln89                      (icmp          ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111]
br_ln89                        (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln91                      (icmp          ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111]
br_ln91                        (br            ) [ 000000000000000000000011111111111111111111111111111111111111111111111111111111]
add_ln92                       (add           ) [ 000000000000000000000001000000000000000000000000000000000000000000000000000000]
sub_ln90                       (sub           ) [ 000000000000000000000000000000000000000001000000000000000000000000000000000000]
sext_ln92                      (sext          ) [ 000000000000000000000000111110000000000000000000000000000000000000000000000000]
conv13_i                       (sitofp        ) [ 000000000000000000000000000001111000000000000000000000000000000000000000000000]
mul14_i                        (fmul          ) [ 000000000000000000000000000000000111110000000000000000000000000000000000000000]
dc_1                           (fsub          ) [ 000000000000000000000000000000000000001000000000000000000000000000000000000000]
data_V_1                       (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_2                     (bitselect     ) [ 000000000000000000000010000000000000000111111111111111111111111111111111111111]
xs_exp_V_1                     (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_3                     (trunc         ) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000]
zext_ln346_1                   (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_1                    (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_1                        (bitselect     ) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000]
sub_ln1512_1                   (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_1                  (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_1                          (select        ) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000]
mantissa_1                     (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_1                    (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_1                  (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_1                  (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_2                          (lshr          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_3                          (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                         (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_1                   (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                          (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_1                          (select        ) [ 000000000000000000000010000000000000000011111111111111111111111111111111111111]
result_V_5                     (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_9                     (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93                        (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_2                     (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V                       (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91                        (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_short                      (phi           ) [ 000000000000000000000001111111111111111111111111111111111111111100000000000000]
br_ln67                        (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln90                      (sext          ) [ 000000000000000000000000000000000000000000111110000000000000000000000000000000]
conv4_i                        (sitofp        ) [ 000000000000000000000000000000000000000000000001111000000000000000000000000000]
mul_i                          (fmul          ) [ 000000000000000000000000000000000000000000000000000111110000000000000000000000]
dc                             (fadd          ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000000]
data_V                         (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                     (bitselect     ) [ 000000000000000000000011111111111111111110000000000000000111111111111111111111]
xs_exp_V                       (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_1                     (trunc         ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000]
zext_ln346                     (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346                      (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                          (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000]
sub_ln1512                     (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512                    (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                            (select        ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000]
mantissa                       (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                      (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488                    (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488                    (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                            (lshr          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                          (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                          (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818                     (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                          (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                            (select        ) [ 000000000000000000000011111111111111111110000000000000000011111111111111111111]
delay_buffer_load              (load          ) [ 000000000000000000000000000000000000000000000000000000000001000000000000000000]
sext_ln152_1                   (sext          ) [ 000000000000000000000000000000000000000000000000000000000000111110000000000000]
sext_ln152                     (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000011111000000000]
conv5_i1                       (sitofp        ) [ 000000000000000000000000000000000000000000000000000000000000000001111000000000]
conv1_i                        (sitofp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000111110000]
mul_i1                         (fmul          ) [ 000000000000000000000000000000000000000000000000000000000000000000000111110000]
dc_2                           (fadd          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001000]
data_V_2                       (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_4                     (bitselect     ) [ 000000000000000000000011111111111111111111111111111111111100000000000000000111]
xs_exp_V_2                     (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_5                     (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100]
zext_ln346_2                   (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_2                    (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_2                        (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100]
sub_ln1512_2                   (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_2                  (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_2                          (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100]
mantissa_2                     (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_2                    (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_2                  (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_2                  (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_4                          (lshr          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_5                          (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                         (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_2                   (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                          (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_2                          (select        ) [ 000000000000000000000011111111111111111111111111111111111100000000000000000011]
result_V_8                     (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_10                    (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln155                    (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln70                        (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln304                    (write         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln77                        (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln54                        (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln82                       (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_r_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_r_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_r_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_r_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_r_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_r_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_r_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_r_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_r_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_r_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_r_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_r_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_r_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_r_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="control">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="distortion_threshold">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_threshold"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="distortion_clip_factor">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_clip_factor"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="compression_min_threshold">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_min_threshold"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="compression_max_threshold">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_max_threshold"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="compression_zero_threshold">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_zero_threshold"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="delay_mult">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_mult"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="delay_samples">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_samples"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guitar_effects_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i63.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="delay_buffer_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="delay_buffer/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="delay_samples_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_samples_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="control_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_read/15 "/>
</bind>
</comp>

<comp id="164" class="1004" name="distortion_threshold_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_threshold_read/15 "/>
</bind>
</comp>

<comp id="170" class="1004" name="distortion_clip_factor_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_clip_factor_read/15 "/>
</bind>
</comp>

<comp id="176" class="1004" name="delay_mult_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_mult_read/21 "/>
</bind>
</comp>

<comp id="182" class="1004" name="empty_22_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="34" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="2" slack="0"/>
<pin id="186" dir="0" index="3" bw="2" slack="0"/>
<pin id="187" dir="0" index="4" bw="2" slack="0"/>
<pin id="188" dir="0" index="5" bw="1" slack="0"/>
<pin id="189" dir="0" index="6" bw="5" slack="0"/>
<pin id="190" dir="0" index="7" bw="6" slack="0"/>
<pin id="191" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_22/22 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="2" slack="0"/>
<pin id="204" dir="0" index="3" bw="2" slack="0"/>
<pin id="205" dir="0" index="4" bw="2" slack="0"/>
<pin id="206" dir="0" index="5" bw="1" slack="0"/>
<pin id="207" dir="0" index="6" bw="5" slack="0"/>
<pin id="208" dir="0" index="7" bw="6" slack="0"/>
<pin id="209" dir="0" index="8" bw="16" slack="37"/>
<pin id="210" dir="0" index="9" bw="2" slack="37"/>
<pin id="211" dir="0" index="10" bw="2" slack="37"/>
<pin id="212" dir="0" index="11" bw="2" slack="37"/>
<pin id="213" dir="0" index="12" bw="1" slack="37"/>
<pin id="214" dir="0" index="13" bw="5" slack="37"/>
<pin id="215" dir="0" index="14" bw="6" slack="37"/>
<pin id="216" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/76 "/>
</bind>
</comp>

<comp id="225" class="1004" name="delay_buffer_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="16" slack="38"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr/21 "/>
</bind>
</comp>

<comp id="232" class="1004" name="delay_buffer_addr_1_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="17" slack="0"/>
<pin id="236" dir="1" index="3" bw="16" slack="19"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr_1/21 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="19"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="delay_buffer_load/40 store_ln155/76 "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_short_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="6"/>
<pin id="245" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_short (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_short_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="16" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="4" bw="16" slack="18"/>
<pin id="252" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="16" slack="18"/>
<pin id="254" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="8" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_short/40 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_guitar_effects_Pipeline_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/20 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="dc_1/33 dc/51 dc_2/69 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="0" index="1" bw="32" slack="8"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul14_i/29 mul_i/47 mul_i1/65 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="17" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv5_i/16 conv13_i/23 conv4_i/41 conv5_i1/59 conv1_i/63 "/>
</bind>
</comp>

<comp id="273" class="1005" name="reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv13_i conv4_i conv5_i1 conv1_i "/>
</bind>
</comp>

<comp id="279" class="1005" name="reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul14_i mul_i mul_i1 "/>
</bind>
</comp>

<comp id="285" class="1005" name="reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_1 dc dc_2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="empty_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="delay_samples_assign_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="delay_samples_assign_cast/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sub_i76_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i76/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="17" slack="0"/>
<pin id="305" dir="0" index="1" bw="17" slack="0"/>
<pin id="306" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="rem_i/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="4" slack="0"/>
<pin id="313" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="0" index="2" bw="4" slack="0"/>
<pin id="321" dir="1" index="3" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/15 "/>
</bind>
</comp>

<comp id="325" class="1004" name="conv5_i41_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv5_i41/16 "/>
</bind>
</comp>

<comp id="329" class="1004" name="distortion_threshold_load_cast_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="6"/>
<pin id="331" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="distortion_threshold_load_cast/21 "/>
</bind>
</comp>

<comp id="332" class="1004" name="clip_factor_assign_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="6"/>
<pin id="334" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="clip_factor_assign/21 "/>
</bind>
</comp>

<comp id="335" class="1004" name="delay_mult_assign_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="delay_mult_assign/21 "/>
</bind>
</comp>

<comp id="339" class="1004" name="negative_threshold_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="6"/>
<pin id="342" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="negative_threshold/21 "/>
</bind>
</comp>

<comp id="344" class="1004" name="idxprom_i_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="17" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i/21 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_data_V_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="34" slack="0"/>
<pin id="351" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/22 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_keep_V_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="34" slack="0"/>
<pin id="355" dir="1" index="1" bw="2" slack="37"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/22 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_strb_V_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="34" slack="0"/>
<pin id="359" dir="1" index="1" bw="2" slack="37"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/22 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_user_V_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="34" slack="0"/>
<pin id="363" dir="1" index="1" bw="2" slack="37"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/22 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_last_V_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="34" slack="0"/>
<pin id="367" dir="1" index="1" bw="1" slack="37"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/22 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_id_V_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="34" slack="0"/>
<pin id="371" dir="1" index="1" bw="5" slack="37"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/22 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_dest_V_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="34" slack="0"/>
<pin id="375" dir="1" index="1" bw="6" slack="37"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/22 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln89_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89/22 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln89_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="16" slack="7"/>
<pin id="384" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/22 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln91_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="1"/>
<pin id="389" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/22 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln92_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="16" slack="1"/>
<pin id="394" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/22 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sub_ln90_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="1"/>
<pin id="399" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln90/22 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln92_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="17" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92/23 "/>
</bind>
</comp>

<comp id="405" class="1004" name="data_V_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/38 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_Result_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="0" index="2" bw="6" slack="0"/>
<pin id="413" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/38 "/>
</bind>
</comp>

<comp id="417" class="1004" name="xs_exp_V_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="0" index="2" bw="6" slack="0"/>
<pin id="421" dir="0" index="3" bw="6" slack="0"/>
<pin id="422" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_1/38 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_Result_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_3/38 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln346_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_1/38 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln346_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_1/38 "/>
</bind>
</comp>

<comp id="441" class="1004" name="isNeg_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="9" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/38 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sub_ln1512_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="0"/>
<pin id="452" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_1/38 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sext_ln1512_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_1/38 "/>
</bind>
</comp>

<comp id="459" class="1004" name="ush_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="9" slack="0"/>
<pin id="462" dir="0" index="2" bw="9" slack="0"/>
<pin id="463" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/38 "/>
</bind>
</comp>

<comp id="467" class="1004" name="mantissa_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="25" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="23" slack="1"/>
<pin id="471" dir="0" index="3" bw="1" slack="0"/>
<pin id="472" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/39 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln15_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="25" slack="0"/>
<pin id="478" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/39 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln1488_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_1/39 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln1488_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/39 "/>
</bind>
</comp>

<comp id="487" class="1004" name="r_V_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="25" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/39 "/>
</bind>
</comp>

<comp id="493" class="1004" name="r_V_3_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="25" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/39 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_12_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="63" slack="0"/>
<pin id="502" dir="0" index="2" bw="6" slack="0"/>
<pin id="503" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/39 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln818_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_1/39 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_4_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="0" index="1" bw="63" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="0" index="3" bw="7" slack="0"/>
<pin id="516" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/39 "/>
</bind>
</comp>

<comp id="521" class="1004" name="val_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="0" index="1" bw="16" slack="0"/>
<pin id="524" dir="0" index="2" bw="16" slack="0"/>
<pin id="525" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/39 "/>
</bind>
</comp>

<comp id="528" class="1004" name="result_V_5_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="1"/>
<pin id="531" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_5/40 "/>
</bind>
</comp>

<comp id="533" class="1004" name="result_V_9_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="2"/>
<pin id="535" dir="0" index="1" bw="16" slack="0"/>
<pin id="536" dir="0" index="2" bw="16" slack="1"/>
<pin id="537" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_9/40 "/>
</bind>
</comp>

<comp id="540" class="1004" name="result_V_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="1"/>
<pin id="543" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/40 "/>
</bind>
</comp>

<comp id="545" class="1004" name="result_V_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="2"/>
<pin id="547" dir="0" index="1" bw="16" slack="0"/>
<pin id="548" dir="0" index="2" bw="16" slack="1"/>
<pin id="549" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/40 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sext_ln90_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="17" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90/41 "/>
</bind>
</comp>

<comp id="556" class="1004" name="data_V_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/56 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_Result_s_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="0" index="2" bw="6" slack="0"/>
<pin id="564" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/56 "/>
</bind>
</comp>

<comp id="568" class="1004" name="xs_exp_V_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="0" index="2" bw="6" slack="0"/>
<pin id="572" dir="0" index="3" bw="6" slack="0"/>
<pin id="573" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/56 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_Result_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_1/56 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln346_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/56 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln346_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/56 "/>
</bind>
</comp>

<comp id="592" class="1004" name="isNeg_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="9" slack="0"/>
<pin id="595" dir="0" index="2" bw="5" slack="0"/>
<pin id="596" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/56 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sub_ln1512_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="0"/>
<pin id="603" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/56 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sext_ln1512_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/56 "/>
</bind>
</comp>

<comp id="610" class="1004" name="ush_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="9" slack="0"/>
<pin id="613" dir="0" index="2" bw="9" slack="0"/>
<pin id="614" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/56 "/>
</bind>
</comp>

<comp id="618" class="1004" name="mantissa_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="25" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="0" index="2" bw="23" slack="1"/>
<pin id="622" dir="0" index="3" bw="1" slack="0"/>
<pin id="623" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/57 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln15_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="25" slack="0"/>
<pin id="629" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/57 "/>
</bind>
</comp>

<comp id="631" class="1004" name="sext_ln1488_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="9" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/57 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln1488_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/57 "/>
</bind>
</comp>

<comp id="638" class="1004" name="r_V_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="25" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/57 "/>
</bind>
</comp>

<comp id="644" class="1004" name="r_V_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="25" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/57 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_8_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="63" slack="0"/>
<pin id="653" dir="0" index="2" bw="6" slack="0"/>
<pin id="654" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/57 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln818_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/57 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="0"/>
<pin id="664" dir="0" index="1" bw="63" slack="0"/>
<pin id="665" dir="0" index="2" bw="6" slack="0"/>
<pin id="666" dir="0" index="3" bw="7" slack="0"/>
<pin id="667" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/57 "/>
</bind>
</comp>

<comp id="672" class="1004" name="val_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="0" index="1" bw="16" slack="0"/>
<pin id="675" dir="0" index="2" bw="16" slack="0"/>
<pin id="676" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/57 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sext_ln152_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln152_1/59 "/>
</bind>
</comp>

<comp id="683" class="1004" name="sext_ln152_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="6"/>
<pin id="685" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln152/63 "/>
</bind>
</comp>

<comp id="688" class="1004" name="data_V_2_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_2/74 "/>
</bind>
</comp>

<comp id="692" class="1004" name="p_Result_4_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="0" index="2" bw="6" slack="0"/>
<pin id="696" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/74 "/>
</bind>
</comp>

<comp id="700" class="1004" name="xs_exp_V_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="0" index="2" bw="6" slack="0"/>
<pin id="704" dir="0" index="3" bw="6" slack="0"/>
<pin id="705" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_2/74 "/>
</bind>
</comp>

<comp id="710" class="1004" name="p_Result_5_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_5/74 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln346_2_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_2/74 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln346_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="0"/>
<pin id="721" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_2/74 "/>
</bind>
</comp>

<comp id="724" class="1004" name="isNeg_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="9" slack="0"/>
<pin id="727" dir="0" index="2" bw="5" slack="0"/>
<pin id="728" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/74 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sub_ln1512_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="0" index="1" bw="8" slack="0"/>
<pin id="735" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_2/74 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln1512_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_2/74 "/>
</bind>
</comp>

<comp id="742" class="1004" name="ush_2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="9" slack="0"/>
<pin id="745" dir="0" index="2" bw="9" slack="0"/>
<pin id="746" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/74 "/>
</bind>
</comp>

<comp id="750" class="1004" name="mantissa_2_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="25" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="0" index="2" bw="23" slack="1"/>
<pin id="754" dir="0" index="3" bw="1" slack="0"/>
<pin id="755" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_2/75 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln15_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="25" slack="0"/>
<pin id="761" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/75 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sext_ln1488_2_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="9" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_2/75 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln1488_2_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="9" slack="0"/>
<pin id="768" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_2/75 "/>
</bind>
</comp>

<comp id="770" class="1004" name="r_V_4_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="25" slack="0"/>
<pin id="772" dir="0" index="1" bw="32" slack="0"/>
<pin id="773" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_4/75 "/>
</bind>
</comp>

<comp id="776" class="1004" name="r_V_5_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="25" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_5/75 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_16_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="63" slack="0"/>
<pin id="785" dir="0" index="2" bw="6" slack="0"/>
<pin id="786" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/75 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln818_2_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_2/75 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_7_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="0"/>
<pin id="796" dir="0" index="1" bw="63" slack="0"/>
<pin id="797" dir="0" index="2" bw="6" slack="0"/>
<pin id="798" dir="0" index="3" bw="7" slack="0"/>
<pin id="799" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/75 "/>
</bind>
</comp>

<comp id="804" class="1004" name="val_2_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="0" index="1" bw="16" slack="0"/>
<pin id="807" dir="0" index="2" bw="16" slack="0"/>
<pin id="808" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_2/75 "/>
</bind>
</comp>

<comp id="811" class="1004" name="result_V_8_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="16" slack="1"/>
<pin id="814" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_8/76 "/>
</bind>
</comp>

<comp id="816" class="1004" name="result_V_10_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="2"/>
<pin id="818" dir="0" index="1" bw="16" slack="0"/>
<pin id="819" dir="0" index="2" bw="16" slack="1"/>
<pin id="820" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_10/76 "/>
</bind>
</comp>

<comp id="823" class="1005" name="sub_i76_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="17" slack="1"/>
<pin id="825" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_i76 "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="7"/>
<pin id="830" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="832" class="1005" name="distortion_threshold_read_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="1"/>
<pin id="834" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="distortion_threshold_read "/>
</bind>
</comp>

<comp id="840" class="1005" name="distortion_clip_factor_read_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="6"/>
<pin id="842" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="distortion_clip_factor_read "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_2_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="25"/>
<pin id="847" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="849" class="1005" name="conv5_i41_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv5_i41 "/>
</bind>
</comp>

<comp id="854" class="1005" name="distortion_threshold_load_cast_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="17" slack="1"/>
<pin id="856" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="distortion_threshold_load_cast "/>
</bind>
</comp>

<comp id="860" class="1005" name="clip_factor_assign_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="8"/>
<pin id="862" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="clip_factor_assign "/>
</bind>
</comp>

<comp id="865" class="1005" name="delay_mult_assign_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="27"/>
<pin id="867" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="delay_mult_assign "/>
</bind>
</comp>

<comp id="870" class="1005" name="delay_buffer_addr_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="16" slack="38"/>
<pin id="872" dir="1" index="1" bw="16" slack="38"/>
</pin_list>
<bind>
<opset="delay_buffer_addr "/>
</bind>
</comp>

<comp id="875" class="1005" name="negative_threshold_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="1"/>
<pin id="877" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="negative_threshold "/>
</bind>
</comp>

<comp id="880" class="1005" name="conv5_i_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="12"/>
<pin id="882" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="conv5_i "/>
</bind>
</comp>

<comp id="885" class="1005" name="delay_buffer_addr_1_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="16" slack="19"/>
<pin id="887" dir="1" index="1" bw="16" slack="19"/>
</pin_list>
<bind>
<opset="delay_buffer_addr_1 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_data_V_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="18"/>
<pin id="892" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="897" class="1005" name="tmp_keep_V_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="2" slack="37"/>
<pin id="899" dir="1" index="1" bw="2" slack="37"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="902" class="1005" name="tmp_strb_V_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="2" slack="37"/>
<pin id="904" dir="1" index="1" bw="2" slack="37"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="907" class="1005" name="tmp_user_V_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="2" slack="37"/>
<pin id="909" dir="1" index="1" bw="2" slack="37"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="912" class="1005" name="tmp_last_V_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="37"/>
<pin id="914" dir="1" index="1" bw="1" slack="37"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_id_V_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="5" slack="37"/>
<pin id="919" dir="1" index="1" bw="5" slack="37"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_dest_V_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="6" slack="37"/>
<pin id="924" dir="1" index="1" bw="6" slack="37"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="927" class="1005" name="icmp_ln89_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="18"/>
<pin id="929" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="931" class="1005" name="icmp_ln91_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="18"/>
<pin id="933" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="935" class="1005" name="add_ln92_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="17" slack="1"/>
<pin id="937" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln92 "/>
</bind>
</comp>

<comp id="940" class="1005" name="sub_ln90_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="17" slack="1"/>
<pin id="942" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln90 "/>
</bind>
</comp>

<comp id="945" class="1005" name="sext_ln92_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln92 "/>
</bind>
</comp>

<comp id="950" class="1005" name="p_Result_2_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="2"/>
<pin id="952" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="955" class="1005" name="p_Result_3_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="23" slack="1"/>
<pin id="957" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="960" class="1005" name="isNeg_1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="ush_1_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="9" slack="1"/>
<pin id="967" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush_1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="val_1_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="1"/>
<pin id="972" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

<comp id="976" class="1005" name="sext_ln90_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="1"/>
<pin id="978" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln90 "/>
</bind>
</comp>

<comp id="981" class="1005" name="p_Result_s_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="2"/>
<pin id="983" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="986" class="1005" name="p_Result_1_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="23" slack="1"/>
<pin id="988" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="991" class="1005" name="isNeg_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="1"/>
<pin id="993" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="996" class="1005" name="ush_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="9" slack="1"/>
<pin id="998" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="1001" class="1005" name="val_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="1"/>
<pin id="1003" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="1007" class="1005" name="delay_buffer_load_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="1"/>
<pin id="1009" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="delay_buffer_load "/>
</bind>
</comp>

<comp id="1012" class="1005" name="sext_ln152_1_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="1"/>
<pin id="1014" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln152_1 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="sext_ln152_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln152 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="p_Result_4_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="2"/>
<pin id="1024" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="p_Result_5_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="23" slack="1"/>
<pin id="1029" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="isNeg_2_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="1"/>
<pin id="1034" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_2 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="ush_2_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="9" slack="1"/>
<pin id="1039" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush_2 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="val_2_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="1"/>
<pin id="1044" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="44" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="192"><net_src comp="112" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="182" pin=4"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="182" pin=5"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="182" pin=6"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="182" pin=7"/></net>

<net id="217"><net_src comp="146" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="200" pin=5"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="200" pin=6"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="200" pin=7"/></net>

<net id="230"><net_src comp="104" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="104" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="104" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="256"><net_src comp="246" pin="8"/><net_sink comp="243" pin=0"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="282"><net_src comp="266" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="288"><net_src comp="262" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="152" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="158" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="56" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="54" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="158" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="338"><net_src comp="176" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="106" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="303" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="352"><net_src comp="182" pin="8"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="182" pin="8"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="182" pin="8"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="182" pin="8"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="182" pin="8"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="182" pin="8"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="182" pin="8"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="349" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="349" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="349" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="377" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="377" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="401" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="408"><net_src comp="285" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="114" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="116" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="423"><net_src comp="118" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="405" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="120" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="122" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="430"><net_src comp="405" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="417" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="124" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="126" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="128" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="130" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="417" pin="4"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="441" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="435" pin="2"/><net_sink comp="459" pin=2"/></net>

<net id="473"><net_src comp="132" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="134" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="136" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="479"><net_src comp="467" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="476" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="483" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="476" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="483" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="138" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="487" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="140" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="499" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="142" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="493" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="140" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="144" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="526"><net_src comp="507" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="511" pin="4"/><net_sink comp="521" pin=2"/></net>

<net id="532"><net_src comp="106" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="539"><net_src comp="533" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="544"><net_src comp="106" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="551"><net_src comp="545" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="555"><net_src comp="552" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="559"><net_src comp="285" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="114" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="116" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="574"><net_src comp="118" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="556" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="120" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="122" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="581"><net_src comp="556" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="568" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="124" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="597"><net_src comp="126" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="128" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="130" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="568" pin="4"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="592" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="586" pin="2"/><net_sink comp="610" pin=2"/></net>

<net id="624"><net_src comp="132" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="134" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="136" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="630"><net_src comp="618" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="627" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="627" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="634" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="138" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="638" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="140" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="661"><net_src comp="650" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="668"><net_src comp="142" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="644" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="140" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="671"><net_src comp="144" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="677"><net_src comp="658" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="678"><net_src comp="662" pin="4"/><net_sink comp="672" pin=2"/></net>

<net id="682"><net_src comp="679" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="686"><net_src comp="243" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="691"><net_src comp="285" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="114" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="688" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="116" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="706"><net_src comp="118" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="688" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="708"><net_src comp="120" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="709"><net_src comp="122" pin="0"/><net_sink comp="700" pin=3"/></net>

<net id="713"><net_src comp="688" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="700" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="714" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="124" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="729"><net_src comp="126" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="718" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="128" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="736"><net_src comp="130" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="700" pin="4"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="747"><net_src comp="724" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="718" pin="2"/><net_sink comp="742" pin=2"/></net>

<net id="756"><net_src comp="132" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="134" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="136" pin="0"/><net_sink comp="750" pin=3"/></net>

<net id="762"><net_src comp="750" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="759" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="766" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="759" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="766" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="787"><net_src comp="138" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="770" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="140" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="793"><net_src comp="782" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="800"><net_src comp="142" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="776" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="140" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="144" pin="0"/><net_sink comp="794" pin=3"/></net>

<net id="809"><net_src comp="790" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="810"><net_src comp="794" pin="4"/><net_sink comp="804" pin=2"/></net>

<net id="815"><net_src comp="106" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="821"><net_src comp="811" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="816" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="826"><net_src comp="297" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="831"><net_src comp="309" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="164" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="839"><net_src comp="832" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="843"><net_src comp="170" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="848"><net_src comp="317" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="325" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="857"><net_src comp="329" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="863"><net_src comp="332" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="868"><net_src comp="335" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="873"><net_src comp="225" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="878"><net_src comp="339" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="883"><net_src comp="270" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="888"><net_src comp="232" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="893"><net_src comp="349" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="246" pin=4"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="246" pin=6"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="200" pin=8"/></net>

<net id="900"><net_src comp="353" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="200" pin=9"/></net>

<net id="905"><net_src comp="357" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="200" pin=10"/></net>

<net id="910"><net_src comp="361" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="200" pin=11"/></net>

<net id="915"><net_src comp="365" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="200" pin=12"/></net>

<net id="920"><net_src comp="369" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="200" pin=13"/></net>

<net id="925"><net_src comp="373" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="200" pin=14"/></net>

<net id="930"><net_src comp="381" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="934"><net_src comp="386" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="391" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="943"><net_src comp="396" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="948"><net_src comp="401" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="953"><net_src comp="409" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="958"><net_src comp="427" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="963"><net_src comp="441" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="968"><net_src comp="459" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="973"><net_src comp="521" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="979"><net_src comp="552" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="984"><net_src comp="560" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="989"><net_src comp="578" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="994"><net_src comp="592" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="999"><net_src comp="610" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1004"><net_src comp="672" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1006"><net_src comp="1001" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="1010"><net_src comp="238" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1015"><net_src comp="679" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1020"><net_src comp="683" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1025"><net_src comp="692" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1030"><net_src comp="710" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="1035"><net_src comp="724" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1040"><net_src comp="742" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1045"><net_src comp="804" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="816" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r_V_data_V | {77 }
	Port: OUTPUT_r_V_keep_V | {77 }
	Port: OUTPUT_r_V_strb_V | {77 }
	Port: OUTPUT_r_V_user_V | {77 }
	Port: OUTPUT_r_V_last_V | {77 }
	Port: OUTPUT_r_V_id_V | {77 }
	Port: OUTPUT_r_V_dest_V | {77 }
 - Input state : 
	Port: guitar_effects : INPUT_r_V_data_V | {22 }
	Port: guitar_effects : INPUT_r_V_keep_V | {22 }
	Port: guitar_effects : INPUT_r_V_strb_V | {22 }
	Port: guitar_effects : INPUT_r_V_user_V | {22 }
	Port: guitar_effects : INPUT_r_V_last_V | {22 }
	Port: guitar_effects : INPUT_r_V_id_V | {22 }
	Port: guitar_effects : INPUT_r_V_dest_V | {22 }
	Port: guitar_effects : control | {15 }
	Port: guitar_effects : distortion_threshold | {15 }
	Port: guitar_effects : distortion_clip_factor | {15 }
	Port: guitar_effects : delay_mult | {21 }
	Port: guitar_effects : delay_samples | {1 }
  - Chain level:
	State 1
		delay_samples_assign_cast : 1
		sub_i76 : 2
		rem_i : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		conv5_i : 1
	State 17
	State 18
	State 19
	State 20
	State 21
		idxprom_i : 1
		delay_buffer_addr_1 : 2
	State 22
		sext_ln89 : 1
		icmp_ln89 : 1
		br_ln89 : 2
		icmp_ln91 : 1
		br_ln91 : 2
		add_ln92 : 2
		sub_ln90 : 2
	State 23
		conv13_i : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		p_Result_2 : 1
		xs_exp_V_1 : 1
		p_Result_3 : 1
		zext_ln346_1 : 2
		add_ln346_1 : 3
		isNeg_1 : 4
		sub_ln1512_1 : 2
		sext_ln1512_1 : 3
		ush_1 : 5
	State 39
		zext_ln15_1 : 1
		zext_ln1488_1 : 1
		r_V_2 : 2
		r_V_3 : 2
		tmp_12 : 3
		zext_ln818_1 : 4
		tmp_4 : 3
		val_1 : 5
	State 40
		result_V_9 : 1
		result_V : 1
		tmp_short : 2
	State 41
		conv4_i : 1
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
		p_Result_s : 1
		xs_exp_V : 1
		p_Result_1 : 1
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
	State 57
		zext_ln15 : 1
		zext_ln1488 : 1
		r_V : 2
		r_V_1 : 2
		tmp_8 : 3
		zext_ln818 : 4
		tmp_1 : 3
		val : 5
	State 58
	State 59
		conv5_i1 : 1
	State 60
	State 61
	State 62
	State 63
		conv1_i : 1
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
		p_Result_4 : 1
		xs_exp_V_2 : 1
		p_Result_5 : 1
		zext_ln346_2 : 2
		add_ln346_2 : 3
		isNeg_2 : 4
		sub_ln1512_2 : 2
		sext_ln1512_2 : 3
		ush_2 : 5
	State 75
		zext_ln15_2 : 1
		zext_ln1488_2 : 1
		r_V_4 : 2
		r_V_5 : 2
		tmp_16 : 3
		zext_ln818_2 : 4
		tmp_7 : 3
		val_2 : 5
	State 76
		result_V_10 : 1
		store_ln155 : 2
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|   fadd   |                grp_fu_262               |    2    |   205   |   390   |
|----------|-----------------------------------------|---------|---------|---------|
|   fmul   |                grp_fu_266               |    3    |   143   |   321   |
|----------|-----------------------------------------|---------|---------|---------|
|   srem   |                grp_fu_303               |    0    |   214   |   130   |
|----------|-----------------------------------------|---------|---------|---------|
|          |               r_V_2_fu_487              |    0    |    0    |   100   |
|   lshr   |                r_V_fu_638               |    0    |    0    |   100   |
|          |               r_V_4_fu_770              |    0    |    0    |   100   |
|----------|-----------------------------------------|---------|---------|---------|
|          |               r_V_3_fu_493              |    0    |    0    |   100   |
|    shl   |               r_V_1_fu_644              |    0    |    0    |   100   |
|          |               r_V_5_fu_776              |    0    |    0    |   100   |
|----------|-----------------------------------------|---------|---------|---------|
|          |              sub_i76_fu_297             |    0    |    0    |    23   |
|          |        negative_threshold_fu_339        |    0    |    0    |    23   |
|          |             sub_ln90_fu_396             |    0    |    0    |    23   |
|          |           sub_ln1512_1_fu_449           |    0    |    0    |    15   |
|    sub   |            result_V_5_fu_528            |    0    |    0    |    23   |
|          |            result_V_2_fu_540            |    0    |    0    |    23   |
|          |            sub_ln1512_fu_600            |    0    |    0    |    15   |
|          |           sub_ln1512_2_fu_732           |    0    |    0    |    15   |
|          |            result_V_8_fu_811            |    0    |    0    |    23   |
|----------|-----------------------------------------|---------|---------|---------|
|          |               ush_1_fu_459              |    0    |    0    |    9    |
|          |               val_1_fu_521              |    0    |    0    |    16   |
|          |            result_V_9_fu_533            |    0    |    0    |    16   |
|          |             result_V_fu_545             |    0    |    0    |    16   |
|  select  |                ush_fu_610               |    0    |    0    |    9    |
|          |                val_fu_672               |    0    |    0    |    16   |
|          |               ush_2_fu_742              |    0    |    0    |    9    |
|          |               val_2_fu_804              |    0    |    0    |    16   |
|          |            result_V_10_fu_816           |    0    |    0    |    16   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             add_ln92_fu_391             |    0    |    0    |    23   |
|    add   |            add_ln346_1_fu_435           |    0    |    0    |    15   |
|          |             add_ln346_fu_586            |    0    |    0    |    15   |
|          |            add_ln346_2_fu_718           |    0    |    0    |    15   |
|----------|-----------------------------------------|---------|---------|---------|
|   call   |   grp_guitar_effects_Pipeline_1_fu_257  |    0    |    16   |    36   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln89_fu_381            |    0    |    0    |    13   |
|          |             icmp_ln91_fu_386            |    0    |    0    |    13   |
|----------|-----------------------------------------|---------|---------|---------|
|          |      delay_samples_read_read_fu_152     |    0    |    0    |    0    |
|          |         control_read_read_fu_158        |    0    |    0    |    0    |
|   read   |  distortion_threshold_read_read_fu_164  |    0    |    0    |    0    |
|          | distortion_clip_factor_read_read_fu_170 |    0    |    0    |    0    |
|          |       delay_mult_read_read_fu_176       |    0    |    0    |    0    |
|          |           empty_22_read_fu_182          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   write  |             grp_write_fu_200            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|  sitofp  |                grp_fu_270               |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |               empty_fu_289              |    0    |    0    |    0    |
|   trunc  |            p_Result_3_fu_427            |    0    |    0    |    0    |
|          |            p_Result_1_fu_578            |    0    |    0    |    0    |
|          |            p_Result_5_fu_710            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |     delay_samples_assign_cast_fu_293    |    0    |    0    |    0    |
|          |             conv5_i41_fu_325            |    0    |    0    |    0    |
|          |  distortion_threshold_load_cast_fu_329  |    0    |    0    |    0    |
|          |             sext_ln89_fu_377            |    0    |    0    |    0    |
|          |             sext_ln92_fu_401            |    0    |    0    |    0    |
|          |           sext_ln1512_1_fu_455          |    0    |    0    |    0    |
|   sext   |           sext_ln1488_1_fu_480          |    0    |    0    |    0    |
|          |             sext_ln90_fu_552            |    0    |    0    |    0    |
|          |            sext_ln1512_fu_606           |    0    |    0    |    0    |
|          |            sext_ln1488_fu_631           |    0    |    0    |    0    |
|          |           sext_ln152_1_fu_679           |    0    |    0    |    0    |
|          |            sext_ln152_fu_683            |    0    |    0    |    0    |
|          |           sext_ln1512_2_fu_738          |    0    |    0    |    0    |
|          |           sext_ln1488_2_fu_763          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |                tmp_fu_309               |    0    |    0    |    0    |
|          |               tmp_2_fu_317              |    0    |    0    |    0    |
|          |            p_Result_2_fu_409            |    0    |    0    |    0    |
|          |              isNeg_1_fu_441             |    0    |    0    |    0    |
|          |              tmp_12_fu_499              |    0    |    0    |    0    |
| bitselect|            p_Result_s_fu_560            |    0    |    0    |    0    |
|          |               isNeg_fu_592              |    0    |    0    |    0    |
|          |               tmp_8_fu_650              |    0    |    0    |    0    |
|          |            p_Result_4_fu_692            |    0    |    0    |    0    |
|          |              isNeg_2_fu_724             |    0    |    0    |    0    |
|          |              tmp_16_fu_782              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             idxprom_i_fu_344            |    0    |    0    |    0    |
|          |           zext_ln346_1_fu_431           |    0    |    0    |    0    |
|          |            zext_ln15_1_fu_476           |    0    |    0    |    0    |
|          |           zext_ln1488_1_fu_483          |    0    |    0    |    0    |
|          |           zext_ln818_1_fu_507           |    0    |    0    |    0    |
|          |            zext_ln346_fu_582            |    0    |    0    |    0    |
|   zext   |             zext_ln15_fu_627            |    0    |    0    |    0    |
|          |            zext_ln1488_fu_634           |    0    |    0    |    0    |
|          |            zext_ln818_fu_658            |    0    |    0    |    0    |
|          |           zext_ln346_2_fu_714           |    0    |    0    |    0    |
|          |            zext_ln15_2_fu_759           |    0    |    0    |    0    |
|          |           zext_ln1488_2_fu_766          |    0    |    0    |    0    |
|          |           zext_ln818_2_fu_790           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            tmp_data_V_fu_349            |    0    |    0    |    0    |
|          |            tmp_keep_V_fu_353            |    0    |    0    |    0    |
|          |            tmp_strb_V_fu_357            |    0    |    0    |    0    |
|extractvalue|            tmp_user_V_fu_361            |    0    |    0    |    0    |
|          |            tmp_last_V_fu_365            |    0    |    0    |    0    |
|          |             tmp_id_V_fu_369             |    0    |    0    |    0    |
|          |            tmp_dest_V_fu_373            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            xs_exp_V_1_fu_417            |    0    |    0    |    0    |
|          |               tmp_4_fu_511              |    0    |    0    |    0    |
|partselect|             xs_exp_V_fu_568             |    0    |    0    |    0    |
|          |               tmp_1_fu_662              |    0    |    0    |    0    |
|          |            xs_exp_V_2_fu_700            |    0    |    0    |    0    |
|          |               tmp_7_fu_794              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            mantissa_1_fu_467            |    0    |    0    |    0    |
|bitconcatenate|             mantissa_fu_618             |    0    |    0    |    0    |
|          |            mantissa_2_fu_750            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    5    |   578   |   1877  |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|delay_buffer|   64   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |   64   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|           add_ln92_reg_935           |   17   |
|      clip_factor_assign_reg_860      |   32   |
|           conv5_i41_reg_849          |   32   |
|            conv5_i_reg_880           |   32   |
|      delay_buffer_addr_1_reg_885     |   16   |
|       delay_buffer_addr_reg_870      |   16   |
|      delay_buffer_load_reg_1007      |   16   |
|       delay_mult_assign_reg_865      |   32   |
|  distortion_clip_factor_read_reg_840 |   32   |
|distortion_threshold_load_cast_reg_854|   17   |
|   distortion_threshold_read_reg_832  |   16   |
|           icmp_ln89_reg_927          |    1   |
|           icmp_ln91_reg_931          |    1   |
|            isNeg_1_reg_960           |    1   |
|           isNeg_2_reg_1032           |    1   |
|             isNeg_reg_991            |    1   |
|      negative_threshold_reg_875      |   16   |
|          p_Result_1_reg_986          |   23   |
|          p_Result_2_reg_950          |    1   |
|          p_Result_3_reg_955          |   23   |
|          p_Result_4_reg_1022         |    1   |
|          p_Result_5_reg_1027         |   23   |
|          p_Result_s_reg_981          |    1   |
|                reg_273               |   32   |
|                reg_279               |   32   |
|                reg_285               |   32   |
|         sext_ln152_1_reg_1012        |   32   |
|          sext_ln152_reg_1017         |   32   |
|           sext_ln90_reg_976          |   32   |
|           sext_ln92_reg_945          |   32   |
|            sub_i76_reg_823           |   17   |
|           sub_ln90_reg_940           |   17   |
|             tmp_2_reg_845            |    1   |
|          tmp_data_V_reg_890          |   16   |
|          tmp_dest_V_reg_922          |    6   |
|           tmp_id_V_reg_917           |    5   |
|          tmp_keep_V_reg_897          |    2   |
|          tmp_last_V_reg_912          |    1   |
|              tmp_reg_828             |    1   |
|           tmp_short_reg_243          |   16   |
|          tmp_strb_V_reg_902          |    2   |
|          tmp_user_V_reg_907          |    2   |
|             ush_1_reg_965            |    9   |
|            ush_2_reg_1037            |    9   |
|              ush_reg_996             |    9   |
|             val_1_reg_970            |   16   |
|            val_2_reg_1042            |   16   |
|             val_reg_1001             |   16   |
+--------------------------------------+--------+
|                 Total                |   736  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_238 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_262    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_262    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_266    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_270    |  p0  |  10  |  17  |   170  ||    53   |
|     grp_fu_303    |  p0  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   428  || 10.4824 ||    98   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   578  |  1877  |    -   |
|   Memory  |   64   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   98   |    -   |
|  Register |    -   |    -   |    -   |   736  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   64   |    5   |   10   |  1314  |  1975  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
