Command: /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/./simv +vcs+lic+wait -l vcs.log +vcs+initreg+0 +DUMP_ON
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Mar 18 02:34 2022
###################################################################
fsdb file will be dump.
fsdb file name: simv.fsdb, start dumping module is: tb_top, duming level is: all.
###################################################################
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* : Create FSDB file 'simv.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
TEST_FAILED
$finish called from file "/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv", line 358.
$finish at simulation time                 5750
           V C S   S i m u l a t i o n   R e p o r t 
Time: 5750 ns
CPU Time:      0.680 seconds;       Data structure size:   2.7Mb
Fri Mar 18 02:34:24 2022
