<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p92" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_92{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_92{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_92{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_92{left:69px;bottom:1083px;letter-spacing:0.12px;}
#t5_92{left:151px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_92{left:69px;bottom:1062px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_92{left:69px;bottom:1045px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_92{left:296px;bottom:1008px;letter-spacing:0.1px;word-spacing:0.03px;}
#t9_92{left:382px;bottom:1008px;letter-spacing:0.12px;word-spacing:0.03px;}
#ta_92{left:111px;bottom:946px;letter-spacing:-0.14px;}
#tb_92{left:241.1px;bottom:942.8px;letter-spacing:-0.14px;}
#tc_92{left:280.5px;bottom:913.3px;letter-spacing:-0.14px;word-spacing:0.07px;}
#td_92{left:313.6px;bottom:912.5px;letter-spacing:-0.13px;word-spacing:-0.67px;}
#te_92{left:330.4px;bottom:915.6px;letter-spacing:-0.12px;}
#tf_92{left:358.6px;bottom:937.5px;letter-spacing:-0.1px;}
#tg_92{left:548px;bottom:946px;letter-spacing:-0.13px;word-spacing:0.01px;}
#th_92{left:78px;bottom:770px;letter-spacing:-0.11px;}
#ti_92{left:226px;bottom:881px;}
#tj_92{left:265px;bottom:881px;}
#tk_92{left:372px;bottom:881px;letter-spacing:-0.11px;}
#tl_92{left:306px;bottom:794px;}
#tm_92{left:343px;bottom:794px;}
#tn_92{left:372px;bottom:857px;letter-spacing:-0.12px;}
#to_92{left:372px;bottom:840px;letter-spacing:-0.11px;}
#tp_92{left:372px;bottom:823px;}
#tq_92{left:388px;bottom:823px;letter-spacing:-0.12px;}
#tr_92{left:372px;bottom:808px;}
#ts_92{left:388px;bottom:808px;letter-spacing:-0.12px;}
#tt_92{left:372px;bottom:793px;}
#tu_92{left:388px;bottom:793px;letter-spacing:-0.12px;}
#tv_92{left:372px;bottom:778px;}
#tw_92{left:388px;bottom:778px;letter-spacing:-0.12px;}
#tx_92{left:372px;bottom:762px;}
#ty_92{left:388px;bottom:762px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#tz_92{left:388px;bottom:747px;letter-spacing:-0.1px;}
#t10_92{left:372px;bottom:732px;}
#t11_92{left:388px;bottom:732px;letter-spacing:-0.11px;}
#t12_92{left:226px;bottom:707px;}
#t13_92{left:265px;bottom:707px;}
#t14_92{left:306px;bottom:707px;}
#t15_92{left:343px;bottom:707px;}
#t16_92{left:372px;bottom:707px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_92{left:306px;bottom:683px;}
#t18_92{left:343px;bottom:683px;}
#t19_92{left:372px;bottom:683px;letter-spacing:-0.11px;}
#t1a_92{left:226px;bottom:658px;}
#t1b_92{left:265px;bottom:658px;}
#t1c_92{left:306px;bottom:658px;}
#t1d_92{left:343px;bottom:658px;}
#t1e_92{left:372px;bottom:658px;letter-spacing:-0.11px;}
#t1f_92{left:78px;bottom:634px;letter-spacing:-0.11px;}
#t1g_92{left:78px;bottom:617px;letter-spacing:-0.15px;}
#t1h_92{left:226px;bottom:625px;}
#t1i_92{left:265px;bottom:625px;}
#t1j_92{left:306px;bottom:625px;}
#t1k_92{left:343px;bottom:625px;}
#t1l_92{left:372px;bottom:625px;letter-spacing:-0.11px;}
#t1m_92{left:78px;bottom:572px;letter-spacing:-0.12px;}
#t1n_92{left:306px;bottom:593px;}
#t1o_92{left:372px;bottom:593px;letter-spacing:-0.11px;}
#t1p_92{left:343px;bottom:560px;}
#t1q_92{left:372px;bottom:568px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t1r_92{left:372px;bottom:551px;letter-spacing:-0.11px;}
#t1s_92{left:78px;bottom:503px;letter-spacing:-0.1px;}
#t1t_92{left:78px;bottom:486px;letter-spacing:-0.14px;}
#t1u_92{left:306px;bottom:519px;}
#t1v_92{left:372px;bottom:527px;letter-spacing:-0.11px;}
#t1w_92{left:372px;bottom:510px;letter-spacing:-0.11px;}
#t1x_92{left:343px;bottom:486px;}
#t1y_92{left:372px;bottom:486px;letter-spacing:-0.11px;}
#t1z_92{left:226px;bottom:453px;}
#t20_92{left:265px;bottom:453px;}
#t21_92{left:372px;bottom:461px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#t22_92{left:372px;bottom:444px;letter-spacing:-0.12px;}
#t23_92{left:78px;bottom:420px;letter-spacing:-0.11px;}
#t24_92{left:78px;bottom:403px;letter-spacing:-0.12px;}
#t25_92{left:265px;bottom:412px;}
#t26_92{left:306px;bottom:412px;}
#t27_92{left:343px;bottom:412px;}
#t28_92{left:372px;bottom:412px;letter-spacing:-0.11px;}
#t29_92{left:78px;bottom:379px;letter-spacing:-0.11px;}
#t2a_92{left:78px;bottom:362px;letter-spacing:-0.12px;}
#t2b_92{left:265px;bottom:370px;}
#t2c_92{left:306px;bottom:370px;}
#t2d_92{left:343px;bottom:370px;}
#t2e_92{left:372px;bottom:379px;letter-spacing:-0.11px;}
#t2f_92{left:372px;bottom:362px;letter-spacing:-0.11px;}

.s1_92{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_92{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_92{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_92{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_92{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_92{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_92{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.t.m0_92{transform:matrix(0,-1,1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts92" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg92Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg92" style="-webkit-user-select: none;"><object width="935" height="1210" data="92/92.svg" type="image/svg+xml" id="pdf92" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_92" class="t s1_92">2-54 </span><span id="t2_92" class="t s1_92">Vol. 2A </span>
<span id="t3_92" class="t s2_92">INSTRUCTION FORMAT </span>
<span id="t4_92" class="t s3_92">2.8.4 </span><span id="t5_92" class="t s3_92">Exceptions Type E4 and E4NF of EVEX-Encoded Instructions </span>
<span id="t6_92" class="t s4_92">EVEX-encoded vector instructions that cause no SIMD FP exception and support memory fault suppression follow </span>
<span id="t7_92" class="t s4_92">exception class E4. </span>
<span id="t8_92" class="t s5_92">Table 2-49. </span><span id="t9_92" class="t s5_92">Type E4 Class Exception Conditions </span>
<span id="ta_92" class="t s6_92">Exception </span>
<span id="tb_92" class="t m0_92 s6_92">Real </span>
<span id="tc_92" class="t m0_92 s6_92">Virtual 80x86 </span>
<span id="td_92" class="t m0_92 s6_92">Protected and </span>
<span id="te_92" class="t m0_92 s6_92">Compatibility </span>
<span id="tf_92" class="t m0_92 s6_92">64-bit </span>
<span id="tg_92" class="t s6_92">Cause of Exception </span>
<span id="th_92" class="t s7_92">Invalid Opcode, #UD </span>
<span id="ti_92" class="t s7_92">X </span><span id="tj_92" class="t s7_92">X </span><span id="tk_92" class="t s7_92">If EVEX prefix present. </span>
<span id="tl_92" class="t s7_92">X </span><span id="tm_92" class="t s7_92">X </span>
<span id="tn_92" class="t s7_92">If CR4.OSXSAVE[bit 18]=0. </span>
<span id="to_92" class="t s7_92">If any one of following conditions applies: </span>
<span id="tp_92" class="t s7_92">• </span><span id="tq_92" class="t s7_92">State requirement, Table 2-37 not met. </span>
<span id="tr_92" class="t s7_92">• </span><span id="ts_92" class="t s7_92">Opcode independent #UD condition in Table 2-38. </span>
<span id="tt_92" class="t s7_92">• </span><span id="tu_92" class="t s7_92">Operand encoding #UD conditions in Table 2-39. </span>
<span id="tv_92" class="t s7_92">• </span><span id="tw_92" class="t s7_92">Opmask encoding #UD condition of Table 2-40. </span>
<span id="tx_92" class="t s7_92">• </span><span id="ty_92" class="t s7_92">EVEX.b encoding #UD condition of Table 2-41 and in E4.nb subclass (see E4.nb </span>
<span id="tz_92" class="t s7_92">entries in Table 2-43). </span>
<span id="t10_92" class="t s7_92">• </span><span id="t11_92" class="t s7_92">Instruction specific EVEX.L'L restriction not met. </span>
<span id="t12_92" class="t s7_92">X </span><span id="t13_92" class="t s7_92">X </span><span id="t14_92" class="t s7_92">X </span><span id="t15_92" class="t s7_92">X </span><span id="t16_92" class="t s7_92">If preceded by a LOCK prefix (F0H). </span>
<span id="t17_92" class="t s7_92">X </span><span id="t18_92" class="t s7_92">X </span><span id="t19_92" class="t s7_92">If any REX, F2, F3, or 66 prefixes precede a EVEX prefix. </span>
<span id="t1a_92" class="t s7_92">X </span><span id="t1b_92" class="t s7_92">X </span><span id="t1c_92" class="t s7_92">X </span><span id="t1d_92" class="t s7_92">X </span><span id="t1e_92" class="t s7_92">If any corresponding CPUID feature flag is ‘0’. </span>
<span id="t1f_92" class="t s7_92">Device Not Available, </span>
<span id="t1g_92" class="t s7_92">#NM </span>
<span id="t1h_92" class="t s7_92">X </span><span id="t1i_92" class="t s7_92">X </span><span id="t1j_92" class="t s7_92">X </span><span id="t1k_92" class="t s7_92">X </span><span id="t1l_92" class="t s7_92">If CR0.TS[bit 3]=1. </span>
<span id="t1m_92" class="t s7_92">Stack, #SS(0) </span>
<span id="t1n_92" class="t s7_92">X </span><span id="t1o_92" class="t s7_92">If fault suppression not set, and an illegal address in the SS segment. </span>
<span id="t1p_92" class="t s7_92">X </span>
<span id="t1q_92" class="t s7_92">If fault suppression not set, and a memory address referencing the SS segment is </span>
<span id="t1r_92" class="t s7_92">in a non-canonical form. </span>
<span id="t1s_92" class="t s7_92">General Protection, </span>
<span id="t1t_92" class="t s7_92">#GP(0) </span>
<span id="t1u_92" class="t s7_92">X </span>
<span id="t1v_92" class="t s7_92">If fault suppression not set, and an illegal memory operand effective address in </span>
<span id="t1w_92" class="t s7_92">the CS, DS, ES, FS or GS segments. </span>
<span id="t1x_92" class="t s7_92">X </span><span id="t1y_92" class="t s7_92">If fault suppression not set, and the memory address is in a non-canonical form. </span>
<span id="t1z_92" class="t s7_92">X </span><span id="t20_92" class="t s7_92">X </span>
<span id="t21_92" class="t s7_92">If fault suppression not set, and any part of the operand lies outside the effective </span>
<span id="t22_92" class="t s7_92">address space from 0 to FFFFH. </span>
<span id="t23_92" class="t s7_92">Page Fault #PF(fault- </span>
<span id="t24_92" class="t s7_92">code) </span>
<span id="t25_92" class="t s7_92">X </span><span id="t26_92" class="t s7_92">X </span><span id="t27_92" class="t s7_92">X </span><span id="t28_92" class="t s7_92">If fault suppression not set, and a page fault. </span>
<span id="t29_92" class="t s7_92">Alignment Check </span>
<span id="t2a_92" class="t s7_92">#AC(0) </span>
<span id="t2b_92" class="t s7_92">X </span><span id="t2c_92" class="t s7_92">X </span><span id="t2d_92" class="t s7_92">X </span>
<span id="t2e_92" class="t s7_92">For 2, 4, or 8 byte memory access if alignment checking is enabled and an </span>
<span id="t2f_92" class="t s7_92">unaligned memory access is made while the current privilege level is 3. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
