Classic Timing Analyzer report for sisau
Wed May 22 12:17:41 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_4'
  8. Clock Setup: 'senzor_2'
  9. Clock Setup: 'senzon_1'
 10. Clock Setup: 'senzor_5'
 11. Clock Hold: 'clk'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                               ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.506 ns                         ; senzor_2                           ; Logica_miscare:inst6|dreapta           ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 33.678 ns                        ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1                               ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 14.847 ns                        ; senzor_3                           ; B_IN4_D1                               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 16.829 ns                        ; senzor_2                           ; Logica_miscare:inst6|count_ture[2]     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 101.66 MHz ( period = 9.837 ns ) ; intarziere_semnal:inst4|semnal_out ; afisare_multiplexata:inst11|digit_2[3] ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 271.37 MHz ( period = 3.685 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3]     ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 271.37 MHz ( period = 3.685 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3]     ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; 271.37 MHz ( period = 3.685 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3]     ; senzor_2   ; senzor_2 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; 271.37 MHz ( period = 3.685 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3]     ; senzor_4   ; senzor_4 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Selectie_proba:inst1|circuit[0]    ; Selectie_proba:inst1|led1              ; clk        ; clk      ; 131          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                    ;                                        ;            ;          ; 131          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 101.66 MHz ( period = 9.837 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.727 ns                ;
; N/A                                     ; 101.67 MHz ( period = 9.836 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.726 ns                ;
; N/A                                     ; 109.36 MHz ( period = 9.144 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_4[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.034 ns                ;
; N/A                                     ; 109.37 MHz ( period = 9.143 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.033 ns                ;
; N/A                                     ; 109.37 MHz ( period = 9.143 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_1[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.033 ns                ;
; N/A                                     ; 109.37 MHz ( period = 9.143 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_3[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.033 ns                ;
; N/A                                     ; 109.39 MHz ( period = 9.142 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_3[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; 109.40 MHz ( period = 9.141 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_4[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.031 ns                ;
; N/A                                     ; 109.40 MHz ( period = 9.141 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_3[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.031 ns                ;
; N/A                                     ; 109.40 MHz ( period = 9.141 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_1[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.031 ns                ;
; N/A                                     ; 109.88 MHz ( period = 9.101 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.019 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_4[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.148 ns                ;
; N/A                                     ; 121.54 MHz ( period = 8.228 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_3[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.147 ns                ;
; N/A                                     ; 121.55 MHz ( period = 8.227 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_1[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.146 ns                ;
; N/A                                     ; 121.57 MHz ( period = 8.226 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.145 ns                ;
; N/A                                     ; 121.57 MHz ( period = 8.226 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_3[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.145 ns                ;
; N/A                                     ; 121.60 MHz ( period = 8.224 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_4[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.143 ns                ;
; N/A                                     ; 121.61 MHz ( period = 8.223 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_1[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.142 ns                ;
; N/A                                     ; 121.65 MHz ( period = 8.220 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_3[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.139 ns                ;
; N/A                                     ; 133.96 MHz ( period = 7.465 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 3.051 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.800 ns                ;
; N/A                                     ; 138.99 MHz ( period = 7.195 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.783 ns                ;
; N/A                                     ; 144.01 MHz ( period = 6.944 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.532 ns                ;
; N/A                                     ; 146.35 MHz ( period = 6.833 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.419 ns                ;
; N/A                                     ; 149.19 MHz ( period = 6.703 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.289 ns                ;
; N/A                                     ; 151.93 MHz ( period = 6.582 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.168 ns                ;
; N/A                                     ; 154.99 MHz ( period = 6.452 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.038 ns                ;
; N/A                                     ; 158.45 MHz ( period = 6.311 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 167.42 MHz ( period = 5.973 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; afisare_multiplexata:inst11|digit_3[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.561 ns                ;
; N/A                                     ; 177.05 MHz ( period = 5.648 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; afisare_multiplexata:inst11|digit_3[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; 177.09 MHz ( period = 5.647 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; afisare_multiplexata:inst11|digit_3[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.235 ns                ;
; N/A                                     ; 204.25 MHz ( period = 4.896 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 5.330 ns                ;
; N/A                                     ; 204.50 MHz ( period = 4.890 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 5.324 ns                ;
; N/A                                     ; 206.06 MHz ( period = 4.853 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 206.31 MHz ( period = 4.847 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 217.25 MHz ( period = 4.603 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 5.338 ns                ;
; N/A                                     ; 217.44 MHz ( period = 4.599 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 5.080 ns                ;
; N/A                                     ; 217.53 MHz ( period = 4.597 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 5.332 ns                ;
; N/A                                     ; 217.68 MHz ( period = 4.594 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 5.330 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 217.91 MHz ( period = 4.589 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 5.327 ns                ;
; N/A                                     ; 217.96 MHz ( period = 4.588 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 5.324 ns                ;
; N/A                                     ; 218.15 MHz ( period = 4.584 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 5.321 ns                ;
; N/A                                     ; 218.20 MHz ( period = 4.583 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 5.321 ns                ;
; N/A                                     ; 218.44 MHz ( period = 4.578 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 220.12 MHz ( period = 4.543 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.444 ns                ;
; N/A                                     ; 225.43 MHz ( period = 4.436 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 234.47 MHz ( period = 4.265 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.834 ns                ;
; N/A                                     ; 238.32 MHz ( period = 4.196 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.765 ns                ;
; N/A                                     ; 239.06 MHz ( period = 4.183 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.940 ns                ;
; N/A                                     ; 241.49 MHz ( period = 4.141 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_3[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.042 ns                ;
; N/A                                     ; 247.71 MHz ( period = 4.037 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 4.482 ns                ;
; N/A                                     ; 252.53 MHz ( period = 3.960 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_4[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; 255.23 MHz ( period = 3.918 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.928 ns                ;
; N/A                                     ; 255.23 MHz ( period = 3.918 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.928 ns                ;
; N/A                                     ; 255.23 MHz ( period = 3.918 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.928 ns                ;
; N/A                                     ; 258.33 MHz ( period = 3.871 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.912 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.818 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.818 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.818 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.737 ns                ;
; N/A                                     ; 262.81 MHz ( period = 3.805 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.819 ns                ;
; N/A                                     ; 264.90 MHz ( period = 3.775 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.628 ns                ;
; N/A                                     ; 267.09 MHz ( period = 3.744 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 267.38 MHz ( period = 3.740 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 4.221 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 268.10 MHz ( period = 3.730 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 4.468 ns                ;
; N/A                                     ; 268.46 MHz ( period = 3.725 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 4.462 ns                ;
; N/A                                     ; 270.56 MHz ( period = 3.696 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.736 ns                ;
; N/A                                     ; 273.07 MHz ( period = 3.662 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.672 ns                ;
; N/A                                     ; 273.07 MHz ( period = 3.662 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.672 ns                ;
; N/A                                     ; 273.07 MHz ( period = 3.662 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.672 ns                ;
; N/A                                     ; 274.42 MHz ( period = 3.644 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                        ; None                      ; 1.660 ns                ;
; N/A                                     ; 282.17 MHz ( period = 3.544 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.553 ns                ;
; N/A                                     ; 282.97 MHz ( period = 3.534 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.549 ns                ;
; N/A                                     ; 309.98 MHz ( period = 3.226 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_3[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.156 ns                ;
; N/A                                     ; 310.17 MHz ( period = 3.224 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_4[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.154 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A                                     ; 312.70 MHz ( period = 3.198 ns )                    ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.207 ns                ;
; N/A                                     ; 314.86 MHz ( period = 3.176 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; 315.56 MHz ( period = 3.169 ns )                    ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; 321.34 MHz ( period = 3.112 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; 326.16 MHz ( period = 3.066 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.928 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.869 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.866 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 0.796 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.734 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.425 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.242 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.238 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.235 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.777 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.087 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.084 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[2]                                    ; intarziere_semnal:inst|semnal_out                                    ; clk        ; clk      ; None                        ; None                      ; 1.802 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.575 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.523 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.797 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.475 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.475 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 0.746 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.307 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.386 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.260 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.257 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.252 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.251 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.249 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.244 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.242 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.241 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[2]                                    ; intarziere_semnal:inst|counter[0]                                    ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[2]                                    ; intarziere_semnal:inst|counter[1]                                    ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[0]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.217 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.208 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.198 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.198 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.198 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.193 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.193 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[0]                                   ; intarziere_semnal:inst4|counter[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[0]                                   ; intarziere_semnal:inst4|counter[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[0]                                    ; intarziere_semnal:inst|counter[2]                                    ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.176 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.176 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[0]                                    ; intarziere_semnal:inst|counter[1]                                    ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.160 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.160 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.155 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.149 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.139 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.136 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.129 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.943 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.064 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 6.355 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 6.366 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.845 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 0.914 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.914 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst17|inst                                               ; debouncing:inst17|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 0.912 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.800 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                      ;                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 271.37 MHz ( period = 3.685 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; 284.58 MHz ( period = 3.514 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; 290.28 MHz ( period = 3.445 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.765 ns                ;
; N/A   ; 291.38 MHz ( period = 3.432 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 327.44 MHz ( period = 3.054 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.819 ns                ;
; N/A   ; 330.69 MHz ( period = 3.024 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; 339.56 MHz ( period = 2.945 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; 345.66 MHz ( period = 2.893 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; 359.32 MHz ( period = 2.783 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.549 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 271.37 MHz ( period = 3.685 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; 284.58 MHz ( period = 3.514 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; 290.28 MHz ( period = 3.445 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.765 ns                ;
; N/A   ; 291.38 MHz ( period = 3.432 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 327.44 MHz ( period = 3.054 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.819 ns                ;
; N/A   ; 330.69 MHz ( period = 3.024 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; 339.56 MHz ( period = 2.945 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; 345.66 MHz ( period = 2.893 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; 359.32 MHz ( period = 2.783 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.549 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 271.37 MHz ( period = 3.685 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; 284.58 MHz ( period = 3.514 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; 290.28 MHz ( period = 3.445 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.765 ns                ;
; N/A   ; 291.38 MHz ( period = 3.432 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 327.44 MHz ( period = 3.054 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.819 ns                ;
; N/A   ; 330.69 MHz ( period = 3.024 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; 339.56 MHz ( period = 2.945 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; 345.66 MHz ( period = 2.893 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; 359.32 MHz ( period = 2.783 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.549 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 271.37 MHz ( period = 3.685 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; 284.58 MHz ( period = 3.514 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; 290.28 MHz ( period = 3.445 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.765 ns                ;
; N/A   ; 291.38 MHz ( period = 3.432 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; 327.44 MHz ( period = 3.054 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.819 ns                ;
; N/A   ; 330.69 MHz ( period = 3.024 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.628 ns                ;
; N/A   ; 339.56 MHz ( period = 2.945 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; 345.66 MHz ( period = 2.893 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; 359.32 MHz ( period = 2.783 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.549 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Selectie_proba:inst1|led1                                           ; clk        ; clk      ; None                       ; None                       ; 0.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Logica_miscare:inst6|count_ture[3]                                  ; clk        ; clk      ; None                       ; None                       ; 2.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Logica_miscare:inst6|count_ture[2]                                  ; clk        ; clk      ; None                       ; None                       ; 2.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Logica_miscare:inst6|count_ture[0]                                  ; clk        ; clk      ; None                       ; None                       ; 2.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Logica_miscare:inst6|count_ture[1]                                  ; clk        ; clk      ; None                       ; None                       ; 2.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Selectie_proba:inst1|led3                                           ; clk        ; clk      ; None                       ; None                       ; 2.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Selectie_proba:inst1|reset_counter                                  ; clk        ; clk      ; None                       ; None                       ; 2.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Selectie_proba:inst1|led2                                           ; clk        ; clk      ; None                       ; None                       ; 2.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Selectie_proba:inst1|led1                                           ; clk        ; clk      ; None                       ; None                       ; 2.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Selectie_proba:inst1|reset_counter                                  ; clk        ; clk      ; None                       ; None                       ; 2.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Selectie_proba:inst1|led2                                           ; clk        ; clk      ; None                       ; None                       ; 2.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Selectie_proba:inst1|led3                                           ; clk        ; clk      ; None                       ; None                       ; 2.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Logica_miscare:inst6|count_ture[3]                                  ; clk        ; clk      ; None                       ; None                       ; 3.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Logica_miscare:inst6|count_ture[2]                                  ; clk        ; clk      ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Logica_miscare:inst6|count_ture[0]                                  ; clk        ; clk      ; None                       ; None                       ; 3.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Logica_miscare:inst6|count_ture[1]                                  ; clk        ; clk      ; None                       ; None                       ; 4.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|D4                                      ; clk        ; clk      ; None                       ; None                       ; 0.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|D3                                      ; clk        ; clk      ; None                       ; None                       ; 0.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|D3                                      ; clk        ; clk      ; None                       ; None                       ; 1.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|D4                                      ; clk        ; clk      ; None                       ; None                       ; 1.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 4.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|D2                                      ; clk        ; clk      ; None                       ; None                       ; 1.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|D1                                      ; clk        ; clk      ; None                       ; None                       ; 1.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 4.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 4.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 4.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 4.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 4.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 4.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|D2                                      ; clk        ; clk      ; None                       ; None                       ; 2.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|D1                                      ; clk        ; clk      ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 4.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 4.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 5.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 5.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 5.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 5.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 5.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 5.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 5.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 5.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 5.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 5.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 5.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 5.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 5.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 5.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 5.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 5.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 5.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 5.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 5.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 5.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 5.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 5.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 5.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 5.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 5.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 5.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 5.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 5.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 5.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 5.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 5.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 5.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 5.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 5.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 5.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 5.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 5.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 5.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 5.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 5.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 5.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 5.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 5.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 5.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 5.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 5.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 5.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 5.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 5.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 5.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 5.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 5.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 5.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 5.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 5.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 5.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 5.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 6.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 6.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 6.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 6.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 6.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 6.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 6.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 6.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 6.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 6.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 6.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 6.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 6.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 6.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 6.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[0]                                  ; afisare_multiplexata:inst11|digit_3[0]                              ; clk        ; clk      ; None                       ; None                       ; 0.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_10:inst|inst11                      ; divizor_frecventa:inst2|divizor_10:inst|inst12                      ; clk        ; clk      ; None                       ; None                       ; 0.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 ; clk        ; clk      ; None                       ; None                       ; 0.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[0]                                  ; count_ture:inst12|cifra_unitati[0]                                  ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[0]                                     ; count_ture:inst12|cifra_zeci[0]                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[2]                                     ; count_ture:inst12|cifra_zeci[2]                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[3]                                     ; count_ture:inst12|cifra_zeci[3]                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[1]                                     ; count_ture:inst12|cifra_zeci[1]                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[1]                                  ; count_ture:inst12|cifra_unitati[1]                                  ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[3]                                  ; count_ture:inst12|cifra_unitati[3]                                  ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[2]                                  ; count_ture:inst12|cifra_unitati[2]                                  ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_10:inst4|inst12                     ; divizor_frecventa:inst2|divizor_10:inst4|inst10                     ; clk        ; clk      ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; START_STOP:inst15|inst                                              ; START_STOP:inst15|inst                                              ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Selectie_proba:inst1|circuit[1]                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Selectie_proba:inst1|circuit[0]                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                     ; To Clock ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; N/A   ; None         ; 5.506 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A   ; None         ; 5.325 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A   ; None         ; 5.186 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A   ; None         ; 5.005 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A   ; None         ; 4.503 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A   ; None         ; 4.183 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A   ; None         ; -1.211 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; -1.235 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; -1.260 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; -1.284 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; -1.322 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; -1.346 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; -1.380 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; -1.404 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; -1.429 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; -1.437 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; -1.453 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; -1.486 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; -1.491 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; -1.515 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; -1.524 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; -1.548 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; -1.548 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; -1.582 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; -1.606 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; -1.606 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; -1.606 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; -1.606 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; -1.630 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; -1.631 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; -1.655 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; -1.655 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; -1.655 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; -1.655 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -1.679 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -1.693 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; -1.693 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -1.717 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; -1.717 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -1.717 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; -1.717 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; -1.717 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -1.741 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -1.750 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; -1.775 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; -1.808 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; -1.824 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; -1.832 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; -1.857 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; -1.881 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -1.886 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; -1.895 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -1.919 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -1.919 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; -1.919 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -1.919 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; -1.919 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -1.943 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -1.943 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -1.977 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; -2.001 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; -2.026 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; -2.050 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -2.088 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; -2.088 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -2.112 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -2.121 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -2.145 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -2.290 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -2.314 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -3.099 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A   ; None         ; -3.104 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A   ; None         ; -5.705 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A   ; None         ; -5.706 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A   ; None         ; -6.536 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A   ; None         ; -6.542 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A   ; None         ; -6.585 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A   ; None         ; -6.586 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A   ; None         ; -6.586 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A   ; None         ; -6.587 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A   ; None         ; -6.587 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A   ; None         ; -6.631 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A   ; None         ; -9.705 ns  ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -9.729 ns  ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -9.931 ns  ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -10.100 ns ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -10.999 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A   ; None         ; -11.582 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A   ; None         ; -11.620 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A   ; None         ; -13.974 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -13.998 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -14.023 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -14.047 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -14.085 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -14.109 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -14.200 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -14.249 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -14.287 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -14.311 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -14.311 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -14.369 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -14.418 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -14.480 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -14.513 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -14.682 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                               ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 33.678 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.510 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.322 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.154 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.107 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.093 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.939 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.925 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.914 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.558 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.343 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.329 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.184 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.828 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.613 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.599 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.511 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.412 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.405 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.343 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.244 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.237 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.145 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.977 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.747 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.648 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.641 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.381 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.017 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.918 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.911 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.651 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.510 ns  ; afisare_multiplexata:inst11|a      ; a                   ; clk        ;
; N/A                                     ; None                                                ; 27.477 ns  ; afisare_multiplexata:inst11|e      ; e                   ; clk        ;
; N/A                                     ; None                                                ; 27.442 ns  ; afisare_multiplexata:inst11|f      ; f                   ; clk        ;
; N/A                                     ; None                                                ; 27.328 ns  ; afisare_multiplexata:inst11|b      ; b                   ; clk        ;
; N/A                                     ; None                                                ; 27.279 ns  ; Selectie_proba:inst1|led3          ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 27.211 ns  ; afisare_multiplexata:inst11|c      ; c                   ; clk        ;
; N/A                                     ; None                                                ; 27.103 ns  ; afisare_multiplexata:inst11|d      ; d                   ; clk        ;
; N/A                                     ; None                                                ; 27.102 ns  ; afisare_multiplexata:inst11|g      ; g                   ; clk        ;
; N/A                                     ; None                                                ; 26.953 ns  ; Selectie_proba:inst1|led2          ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 26.808 ns  ; afisare_multiplexata:inst11|D4     ; D4                  ; clk        ;
; N/A                                     ; None                                                ; 26.765 ns  ; Selectie_proba:inst1|led1          ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 26.490 ns  ; afisare_multiplexata:inst11|D2     ; D2                  ; clk        ;
; N/A                                     ; None                                                ; 25.719 ns  ; afisare_multiplexata:inst11|D3     ; D3                  ; clk        ;
; N/A                                     ; None                                                ; 25.638 ns  ; afisare_multiplexata:inst11|D1     ; D1                  ; clk        ;
; N/A                                     ; None                                                ; 25.574 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.218 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.003 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 24.989 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.765 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.409 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.407 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.308 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.301 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.194 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.180 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.041 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.598 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.499 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.492 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.232 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 20.559 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.535 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.391 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.367 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.333 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.203 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.179 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.165 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.164 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.035 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.011 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.996 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.988 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.977 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.974 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.964 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.950 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.820 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.809 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.808 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.806 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.796 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.795 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.782 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.771 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.762 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.748 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.640 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.594 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.593 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.580 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.579 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.569 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.439 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.425 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.415 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.411 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.400 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.224 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.213 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.210 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.209 ns  ; START_STOP:inst15|inst             ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 19.200 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.186 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.065 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.044 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.041 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.998 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.984 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.846 ns  ; START_STOP:inst15|inst             ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 18.839 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.829 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.815 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.709 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.685 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.670 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.494 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.483 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.480 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.470 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.456 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.416 ns  ; START_STOP:inst15|inst             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 18.406 ns  ; START_STOP:inst15|inst             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 18.392 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.368 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.314 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.293 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.286 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.269 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.268 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.262 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.254 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.224 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.200 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.166 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.125 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.118 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.101 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.099 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.094 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.085 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.067 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.060 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.026 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.002 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.998 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.997 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.899 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.898 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.892 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.891 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.858 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.834 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.829 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.800 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.730 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.723 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.632 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.631 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.628 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.604 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.529 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.522 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.505 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.498 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.463 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.402 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.303 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.296 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.262 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.238 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.233 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.134 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.127 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.036 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.898 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.874 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.867 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.799 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.792 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.775 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.768 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.672 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.573 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.566 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.532 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.508 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.503 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.404 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.397 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.306 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.137 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 14.479 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 14.387 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 14.123 ns  ; Logica_miscare:inst6|dreapta       ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 14.031 ns  ; Logica_miscare:inst6|stanga        ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.657 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.565 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_2   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                    ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 14.847 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 14.676 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 14.522 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 14.516 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 14.502 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 14.491 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 14.358 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 14.344 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 14.320 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 14.166 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.445 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 13.286 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 13.272 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 13.079 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 12.985 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 12.983 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 12.822 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 12.815 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 12.669 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 12.662 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 12.619 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.617 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 11.591 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 11.584 ns       ; senzor_3 ; D_IN3_D2 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                     ; To Clock ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; N/A           ; None        ; 16.829 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 16.800 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 16.660 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 16.631 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 16.465 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 16.458 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 16.434 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 16.429 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 16.405 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 16.402 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 16.296 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 16.233 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 16.094 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 16.070 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 16.031 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 16.007 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 11.886 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A           ; None        ; 11.848 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A           ; None        ; 11.265 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A           ; None        ; 10.366 ns ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 10.197 ns ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 9.995 ns  ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 9.971 ns  ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 6.897 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A           ; None        ; 6.853 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A           ; None        ; 6.853 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A           ; None        ; 6.852 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A           ; None        ; 6.852 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A           ; None        ; 6.851 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A           ; None        ; 6.808 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A           ; None        ; 6.802 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A           ; None        ; 6.801 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A           ; None        ; 5.971 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A           ; None        ; 3.710 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 3.686 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 3.681 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 3.657 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 3.541 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 3.517 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 3.512 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 3.488 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 3.484 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 3.455 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 3.370 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A           ; None        ; 3.365 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A           ; None        ; 3.346 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 3.339 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 3.322 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 3.315 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 3.315 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 3.315 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 3.315 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 3.310 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 3.291 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 3.286 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 3.286 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 3.286 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 3.286 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 3.283 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 3.262 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 3.259 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 3.177 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 3.153 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 3.146 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 3.120 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 3.117 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 3.114 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 3.113 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 3.090 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 3.089 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 3.084 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 3.060 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 3.057 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 2.975 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 2.951 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 2.951 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 2.951 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; 2.951 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 2.944 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 2.927 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 2.920 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 2.915 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 2.912 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 2.891 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 2.888 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 2.888 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 2.888 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; 2.888 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 2.864 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 2.782 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; 2.749 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 2.725 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 2.719 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; 2.686 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 2.662 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 2.580 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; 2.556 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; 2.517 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; 2.493 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; -3.206 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A           ; None        ; -3.220 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A           ; None        ; -4.028 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A           ; None        ; -4.042 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A           ; None        ; -4.209 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A           ; None        ; -4.223 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 22 12:17:41 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "afisare_multiplexata:inst11|a" is a latch
    Warning: Node "afisare_multiplexata:inst11|b" is a latch
    Warning: Node "afisare_multiplexata:inst11|c" is a latch
    Warning: Node "afisare_multiplexata:inst11|d" is a latch
    Warning: Node "afisare_multiplexata:inst11|e" is a latch
    Warning: Node "afisare_multiplexata:inst11|f" is a latch
    Warning: Node "afisare_multiplexata:inst11|g" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux4~1" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux4~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[3]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux5~1" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[2]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux5~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[2]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux6~1" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[1]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux6~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[2]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst" as buffer
    Info: Detected gated clock "debouncing:inst17|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[0]" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|count_ture[2]~8" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Equal6~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverA[1]~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[0]" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[1]" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst4|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12" as buffer
Info: Clock "clk" has Internal fmax of 101.66 MHz between source register "intarziere_semnal:inst4|semnal_out" and destination register "afisare_multiplexata:inst11|digit_2[3]" (period= 9.837 ns)
    Info: + Longest register to register delay is 2.727 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N9; Fanout = 10; REG Node = 'intarziere_semnal:inst4|semnal_out'
        Info: 2: + IC(1.547 ns) + CELL(0.206 ns) = 1.753 ns; Loc. = LCCOMB_X9_Y8_N30; Fanout = 4; COMB Node = 'afisare_multiplexata:inst11|digit_4~0'
        Info: 3: + IC(0.660 ns) + CELL(0.206 ns) = 2.619 ns; Loc. = LCCOMB_X8_Y8_N16; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|Mux0~0'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.727 ns; Loc. = LCFF_X8_Y8_N17; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_2[3]'
        Info: Total cell delay = 0.520 ns ( 19.07 % )
        Info: Total interconnect delay = 2.207 ns ( 80.93 % )
    Info: - Smallest clock skew is -6.846 ns
        Info: + Shortest clock path from clock "clk" to destination register is 14.650 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(2.054 ns) + CELL(0.970 ns) = 4.124 ns; Loc. = LCFF_X27_Y9_N11; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(2.119 ns) + CELL(0.970 ns) = 7.213 ns; Loc. = LCFF_X14_Y9_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.336 ns) + CELL(0.970 ns) = 9.519 ns; Loc. = LCFF_X13_Y7_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12'
            Info: 5: + IC(0.400 ns) + CELL(0.970 ns) = 10.889 ns; Loc. = LCFF_X13_Y7_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12'
            Info: 6: + IC(0.640 ns) + CELL(0.970 ns) = 12.499 ns; Loc. = LCFF_X14_Y7_N1; Fanout = 16; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12'
            Info: 7: + IC(1.485 ns) + CELL(0.666 ns) = 14.650 ns; Loc. = LCFF_X8_Y8_N17; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_2[3]'
            Info: Total cell delay = 6.616 ns ( 45.16 % )
            Info: Total interconnect delay = 8.034 ns ( 54.84 % )
        Info: - Longest clock path from clock "clk" to source register is 21.496 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(2.054 ns) + CELL(0.970 ns) = 4.124 ns; Loc. = LCFF_X27_Y9_N11; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(2.119 ns) + CELL(0.970 ns) = 7.213 ns; Loc. = LCFF_X14_Y9_N1; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(1.079 ns) + CELL(0.970 ns) = 9.262 ns; Loc. = LCFF_X18_Y10_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(0.412 ns) + CELL(0.970 ns) = 10.644 ns; Loc. = LCFF_X18_Y10_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(1.099 ns) + CELL(0.970 ns) = 12.713 ns; Loc. = LCFF_X19_Y11_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
            Info: 7: + IC(0.417 ns) + CELL(0.970 ns) = 14.100 ns; Loc. = LCFF_X19_Y11_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
            Info: 8: + IC(1.453 ns) + CELL(0.970 ns) = 16.523 ns; Loc. = LCFF_X15_Y9_N13; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
            Info: 9: + IC(0.398 ns) + CELL(0.970 ns) = 17.891 ns; Loc. = LCFF_X15_Y9_N19; Fanout = 3; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
            Info: 10: + IC(2.081 ns) + CELL(0.000 ns) = 19.972 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2~clkctrl'
            Info: 11: + IC(0.858 ns) + CELL(0.666 ns) = 21.496 ns; Loc. = LCFF_X12_Y11_N9; Fanout = 10; REG Node = 'intarziere_semnal:inst4|semnal_out'
            Info: Total cell delay = 9.526 ns ( 44.32 % )
            Info: Total interconnect delay = 11.970 ns ( 55.68 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_4" has Internal fmax of 271.37 MHz between source register "Logica_miscare:inst6|count_ture[0]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.685 ns)
    Info: + Longest register to register delay is 2.192 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(0.408 ns) + CELL(0.624 ns) = 1.032 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~4'
        Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 1.627 ns; Loc. = LCCOMB_X21_Y9_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~5'
        Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 2.192 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.036 ns ( 47.26 % )
        Info: Total interconnect delay = 1.156 ns ( 52.74 % )
    Info: - Smallest clock skew is 0.187 ns
        Info: + Shortest clock path from clock "senzor_4" to destination register is 9.244 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.757 ns) + CELL(0.589 ns) = 3.291 ns; Loc. = LCCOMB_X26_Y9_N26; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.402 ns) + CELL(0.206 ns) = 4.899 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(2.592 ns) + CELL(0.000 ns) = 7.491 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.387 ns) + CELL(0.366 ns) = 9.244 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 2.106 ns ( 22.78 % )
            Info: Total interconnect delay = 7.138 ns ( 77.22 % )
        Info: - Longest clock path from clock "senzor_4" to source register is 9.057 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.757 ns) + CELL(0.589 ns) = 3.291 ns; Loc. = LCCOMB_X26_Y9_N26; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.402 ns) + CELL(0.206 ns) = 4.899 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(2.592 ns) + CELL(0.000 ns) = 7.491 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.360 ns) + CELL(0.206 ns) = 9.057 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
            Info: Total cell delay = 1.946 ns ( 21.49 % )
            Info: Total interconnect delay = 7.111 ns ( 78.51 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.680 ns
Info: Clock "senzor_2" has Internal fmax of 271.37 MHz between source register "Logica_miscare:inst6|count_ture[0]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.685 ns)
    Info: + Longest register to register delay is 2.192 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(0.408 ns) + CELL(0.624 ns) = 1.032 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~4'
        Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 1.627 ns; Loc. = LCCOMB_X21_Y9_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~5'
        Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 2.192 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.036 ns ( 47.26 % )
        Info: Total interconnect delay = 1.156 ns ( 52.74 % )
    Info: - Smallest clock skew is 0.187 ns
        Info: + Shortest clock path from clock "senzor_2" to destination register is 8.849 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(1.745 ns) + CELL(0.206 ns) = 2.896 ns; Loc. = LCCOMB_X26_Y9_N26; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.402 ns) + CELL(0.206 ns) = 4.504 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(2.592 ns) + CELL(0.000 ns) = 7.096 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.387 ns) + CELL(0.366 ns) = 8.849 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.723 ns ( 19.47 % )
            Info: Total interconnect delay = 7.126 ns ( 80.53 % )
        Info: - Longest clock path from clock "senzor_2" to source register is 8.662 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(1.745 ns) + CELL(0.206 ns) = 2.896 ns; Loc. = LCCOMB_X26_Y9_N26; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.402 ns) + CELL(0.206 ns) = 4.504 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(2.592 ns) + CELL(0.000 ns) = 7.096 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.360 ns) + CELL(0.206 ns) = 8.662 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
            Info: Total cell delay = 1.563 ns ( 18.04 % )
            Info: Total interconnect delay = 7.099 ns ( 81.96 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.680 ns
Info: Clock "senzon_1" has Internal fmax of 271.37 MHz between source register "Logica_miscare:inst6|count_ture[0]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.685 ns)
    Info: + Longest register to register delay is 2.192 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(0.408 ns) + CELL(0.624 ns) = 1.032 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~4'
        Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 1.627 ns; Loc. = LCCOMB_X21_Y9_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~5'
        Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 2.192 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.036 ns ( 47.26 % )
        Info: Total interconnect delay = 1.156 ns ( 52.74 % )
    Info: - Smallest clock skew is 0.187 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 9.018 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'
            Info: 2: + IC(1.750 ns) + CELL(0.370 ns) = 3.065 ns; Loc. = LCCOMB_X26_Y9_N26; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.402 ns) + CELL(0.206 ns) = 4.673 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(2.592 ns) + CELL(0.000 ns) = 7.265 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.387 ns) + CELL(0.366 ns) = 9.018 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.887 ns ( 20.92 % )
            Info: Total interconnect delay = 7.131 ns ( 79.08 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 8.831 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'
            Info: 2: + IC(1.750 ns) + CELL(0.370 ns) = 3.065 ns; Loc. = LCCOMB_X26_Y9_N26; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.402 ns) + CELL(0.206 ns) = 4.673 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(2.592 ns) + CELL(0.000 ns) = 7.265 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.360 ns) + CELL(0.206 ns) = 8.831 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
            Info: Total cell delay = 1.727 ns ( 19.56 % )
            Info: Total interconnect delay = 7.104 ns ( 80.44 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.680 ns
Info: Clock "senzor_5" has Internal fmax of 271.37 MHz between source register "Logica_miscare:inst6|count_ture[0]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.685 ns)
    Info: + Longest register to register delay is 2.192 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(0.408 ns) + CELL(0.624 ns) = 1.032 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~4'
        Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 1.627 ns; Loc. = LCCOMB_X21_Y9_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~5'
        Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 2.192 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.036 ns ( 47.26 % )
        Info: Total interconnect delay = 1.156 ns ( 52.74 % )
    Info: - Smallest clock skew is 0.187 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 9.220 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
            Info: 2: + IC(1.718 ns) + CELL(0.614 ns) = 3.267 ns; Loc. = LCCOMB_X26_Y9_N26; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.402 ns) + CELL(0.206 ns) = 4.875 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(2.592 ns) + CELL(0.000 ns) = 7.467 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.387 ns) + CELL(0.366 ns) = 9.220 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 2.121 ns ( 23.00 % )
            Info: Total interconnect delay = 7.099 ns ( 77.00 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 9.033 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
            Info: 2: + IC(1.718 ns) + CELL(0.614 ns) = 3.267 ns; Loc. = LCCOMB_X26_Y9_N26; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.402 ns) + CELL(0.206 ns) = 4.875 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(2.592 ns) + CELL(0.000 ns) = 7.467 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.360 ns) + CELL(0.206 ns) = 9.033 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
            Info: Total cell delay = 1.961 ns ( 21.71 % )
            Info: Total interconnect delay = 7.072 ns ( 78.29 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.680 ns
Warning: Circuit may not operate. Detected 131 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Selectie_proba:inst1|circuit[0]" and destination pin or register "Selectie_proba:inst1|led1" for clock "clk" (Hold time is 7.764 ns)
    Info: + Largest clock skew is 8.556 ns
        Info: + Longest clock path from clock "clk" to destination register is 21.325 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(2.054 ns) + CELL(0.970 ns) = 4.124 ns; Loc. = LCFF_X27_Y9_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
            Info: 3: + IC(1.459 ns) + CELL(0.970 ns) = 6.553 ns; Loc. = LCFF_X24_Y7_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
            Info: 4: + IC(0.404 ns) + CELL(0.970 ns) = 7.927 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
            Info: 5: + IC(1.824 ns) + CELL(0.970 ns) = 10.721 ns; Loc. = LCFF_X17_Y9_N5; Fanout = 2; REG Node = 'debouncing:inst5|inst'
            Info: 6: + IC(0.451 ns) + CELL(0.623 ns) = 11.795 ns; Loc. = LCCOMB_X17_Y9_N30; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
            Info: 7: + IC(8.015 ns) + CELL(0.000 ns) = 19.810 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'debouncing:inst5|inst3~clkctrl'
            Info: 8: + IC(0.849 ns) + CELL(0.666 ns) = 21.325 ns; Loc. = LCFF_X21_Y9_N5; Fanout = 1; REG Node = 'Selectie_proba:inst1|led1'
            Info: Total cell delay = 6.269 ns ( 29.40 % )
            Info: Total interconnect delay = 15.056 ns ( 70.60 % )
        Info: - Shortest clock path from clock "clk" to source register is 12.769 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(2.054 ns) + CELL(0.970 ns) = 4.124 ns; Loc. = LCFF_X27_Y9_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
            Info: 3: + IC(1.459 ns) + CELL(0.970 ns) = 6.553 ns; Loc. = LCFF_X24_Y7_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
            Info: 4: + IC(0.404 ns) + CELL(0.970 ns) = 7.927 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
            Info: 5: + IC(1.824 ns) + CELL(0.970 ns) = 10.721 ns; Loc. = LCFF_X17_Y9_N31; Fanout = 1; REG Node = 'debouncing:inst5|inst1'
            Info: 6: + IC(0.000 ns) + CELL(0.393 ns) = 11.114 ns; Loc. = LCCOMB_X17_Y9_N30; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
            Info: 7: + IC(0.989 ns) + CELL(0.666 ns) = 12.769 ns; Loc. = LCFF_X21_Y9_N31; Fanout = 10; REG Node = 'Selectie_proba:inst1|circuit[0]'
            Info: Total cell delay = 6.039 ns ( 47.29 % )
            Info: Total interconnect delay = 6.730 ns ( 52.71 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.794 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N31; Fanout = 10; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 2: + IC(0.484 ns) + CELL(0.202 ns) = 0.686 ns; Loc. = LCCOMB_X21_Y9_N4; Fanout = 4; COMB Node = 'Selectie_proba:inst1|Decoder0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.794 ns; Loc. = LCFF_X21_Y9_N5; Fanout = 1; REG Node = 'Selectie_proba:inst1|led1'
        Info: Total cell delay = 0.310 ns ( 39.04 % )
        Info: Total interconnect delay = 0.484 ns ( 60.96 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_4") is 5.506 ns
    Info: + Longest pin to register delay is 7.703 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
        Info: 2: + IC(6.107 ns) + CELL(0.651 ns) = 7.703 ns; Loc. = LCCOMB_X26_Y9_N18; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.596 ns ( 20.72 % )
        Info: Total interconnect delay = 6.107 ns ( 79.28 % )
    Info: + Micro setup delay of destination is 1.283 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 3.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
        Info: 2: + IC(1.751 ns) + CELL(0.206 ns) = 2.902 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 3.480 ns; Loc. = LCCOMB_X26_Y9_N18; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.357 ns ( 38.99 % )
        Info: Total interconnect delay = 2.123 ns ( 61.01 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Logica_miscare:inst6|count_ture[3]" is 33.678 ns
    Info: + Longest clock path from clock "clk" to source register is 22.363 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(2.054 ns) + CELL(0.970 ns) = 4.124 ns; Loc. = LCFF_X27_Y9_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(1.459 ns) + CELL(0.970 ns) = 6.553 ns; Loc. = LCFF_X24_Y7_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(0.404 ns) + CELL(0.970 ns) = 7.927 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(1.824 ns) + CELL(0.970 ns) = 10.721 ns; Loc. = LCFF_X17_Y9_N5; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 6: + IC(0.451 ns) + CELL(0.623 ns) = 11.795 ns; Loc. = LCCOMB_X17_Y9_N30; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 7: + IC(0.989 ns) + CELL(0.970 ns) = 13.754 ns; Loc. = LCFF_X21_Y9_N31; Fanout = 10; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 8: + IC(3.898 ns) + CELL(0.366 ns) = 18.018 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
        Info: 9: + IC(2.592 ns) + CELL(0.000 ns) = 20.610 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
        Info: 10: + IC(1.387 ns) + CELL(0.366 ns) = 22.363 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 7.305 ns ( 32.67 % )
        Info: Total interconnect delay = 15.058 ns ( 67.33 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.315 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: 2: + IC(1.953 ns) + CELL(0.604 ns) = 2.557 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~2'
        Info: 3: + IC(1.395 ns) + CELL(0.624 ns) = 4.576 ns; Loc. = LCCOMB_X26_Y9_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~4'
        Info: 4: + IC(3.503 ns) + CELL(3.236 ns) = 11.315 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 4.464 ns ( 39.45 % )
        Info: Total interconnect delay = 6.851 ns ( 60.55 % )
Info: Longest tpd from source pin "senzor_3" to destination pin "B_IN4_D1" is 14.847 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 16; CLK Node = 'senzor_3'
    Info: 2: + IC(6.513 ns) + CELL(0.650 ns) = 8.108 ns; Loc. = LCCOMB_X26_Y9_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~4'
    Info: 3: + IC(3.503 ns) + CELL(3.236 ns) = 14.847 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
    Info: Total cell delay = 4.831 ns ( 32.54 % )
    Info: Total interconnect delay = 10.016 ns ( 67.46 % )
Info: th for register "Logica_miscare:inst6|count_ture[2]" (data pin = "senzor_2", clock pin = "clk") is 16.829 ns
    Info: + Longest clock path from clock "clk" to destination register is 22.363 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(2.054 ns) + CELL(0.970 ns) = 4.124 ns; Loc. = LCFF_X27_Y9_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(1.459 ns) + CELL(0.970 ns) = 6.553 ns; Loc. = LCFF_X24_Y7_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(0.404 ns) + CELL(0.970 ns) = 7.927 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(1.824 ns) + CELL(0.970 ns) = 10.721 ns; Loc. = LCFF_X17_Y9_N5; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 6: + IC(0.451 ns) + CELL(0.623 ns) = 11.795 ns; Loc. = LCCOMB_X17_Y9_N30; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 7: + IC(0.989 ns) + CELL(0.970 ns) = 13.754 ns; Loc. = LCFF_X21_Y9_N31; Fanout = 10; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 8: + IC(3.898 ns) + CELL(0.366 ns) = 18.018 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
        Info: 9: + IC(2.592 ns) + CELL(0.000 ns) = 20.610 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
        Info: 10: + IC(1.387 ns) + CELL(0.366 ns) = 22.363 ns; Loc. = LCCOMB_X21_Y9_N28; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: Total cell delay = 7.305 ns ( 32.67 % )
        Info: Total interconnect delay = 15.058 ns ( 67.33 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.534 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
        Info: 2: + IC(1.745 ns) + CELL(0.206 ns) = 2.896 ns; Loc. = LCCOMB_X26_Y9_N26; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
        Info: 3: + IC(1.449 ns) + CELL(0.624 ns) = 4.969 ns; Loc. = LCCOMB_X21_Y9_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~6'
        Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 5.534 ns; Loc. = LCCOMB_X21_Y9_N28; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: Total cell delay = 1.981 ns ( 35.80 % )
        Info: Total interconnect delay = 3.553 ns ( 64.20 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Wed May 22 12:17:41 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


