;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 10, 20
	SUB -207, <-120
	SUB 12, @10
	SPL 206, #105
	SPL 106, #105
	SPL -710, -600
	JMP -16, -9
	SUB -7, <-120
	SUB @0, @2
	SUB @0, @2
	SUB #103, <-108
	SPL 0, <402
	SPL 0, <402
	SUB @-127, 100
	ADD 10, 20
	SUB @0, @2
	SPL 206, #105
	SPL 186, #105
	SPL 186, #105
	SUB -7, <-120
	JMP -16, -9
	SLT 121, 0
	SLT 121, 0
	ADD 30, 9
	JMZ -1, @-20
	CMP @-127, 100
	SUB @121, 103
	SUB @121, 106
	SPL 0, <402
	SPL 186, #105
	SUB @-227, 740
	CMP @121, 104
	CMP @-127, 100
	SPL 206, #105
	SPL 0, <402
	JMP -16, -9
	SPL 0, <402
	SPL 0, <402
	DJN -1, @-20
	JMP -16, -9
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 1, <-1
