--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/share/reconfig/xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -u 64 -o
dct.twr dct.ncd dct.pcf

Design file:              dct.ncd
Physical constraint file: dct.pcf
Device,package,speed:     xc5vlx330,ff1760,-2 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint
                          unconstrained path report, limited to 64 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 6.66666667 ns HIGH 50%;

 903791 paths analyzed, 45041 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.665ns.
--------------------------------------------------------------------------------
Slack:                  0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fsub2_in0_rout_g1_0 (FF)
  Destination:          fsub2_in0_r/register_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.630ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fsub2_in0_rout_g1_0 to fsub2_in0_r/register_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y136.BQ    Tcko                  0.375   fsub2_in0_rout_g1<1>
                                                       fsub2_in0_rout_g1_0
    SLICE_X100Y167.B3    net (fanout=1)        2.689   fsub2_in0_rout_g1<0>
    SLICE_X100Y167.B     Tilo                  0.086   mux332/Z<5>7
                                                       mux219/Z<0>40
    SLICE_X101Y169.C5    net (fanout=1)        0.456   mux219/Z<0>40
    SLICE_X101Y169.C     Tilo                  0.086   r66_out_r<7>
                                                       mux219/Z<0>104
    SLICE_X101Y169.B3    net (fanout=1)        0.358   mux219/Z<0>104
    SLICE_X101Y169.B     Tilo                  0.086   r66_out_r<7>
                                                       mux219/Z<0>179
    SLICE_X101Y176.C4    net (fanout=1)        0.859   mux219/Z<0>179
    SLICE_X101Y176.C     Tilo                  0.086   mux219/Z<0>349
                                                       mux219/Z<0>265
    SLICE_X101Y176.D5    net (fanout=1)        0.188   mux219/Z<0>265
    SLICE_X101Y176.D     Tilo                  0.086   mux219/Z<0>349
                                                       mux219/Z<0>349
    SLICE_X93Y183.B2     net (fanout=1)        0.973   mux219/Z<0>349
    SLICE_X93Y183.B      Tilo                  0.086   fsub2_in0_r/register<1>
                                                       mux219/Z<0>435
    SLICE_X93Y183.A5     net (fanout=1)        0.188   mux219/Z<0>435
    SLICE_X93Y183.CLK    Tas                   0.028   fsub2_in0_r/register<1>
                                                       mux219/Z<0>586
                                                       fsub2_in0_r/register_0
    -------------------------------------------------  ---------------------------
    Total                                      6.630ns (0.919ns logic, 5.711ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r1/register_25 (FF)
  Destination:          fadd4_in0_rout_g1_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.629ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r1/register_25 to fadd4_in0_rout_g1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y139.BQ     Tcko                  0.375   r1/register<27>
                                                       r1/register_25
    SLICE_X55Y153.D3     net (fanout=8)        2.750   r1/register<25>
    SLICE_X55Y153.D      Tilo                  0.086   mux39/Z<25>38
                                                       mux39/Z<25>38
    SLICE_X47Y159.B6     net (fanout=1)        0.673   mux39/Z<25>38
    SLICE_X47Y159.B      Tilo                  0.086   mux39/Z<25>99
                                                       mux39/Z<25>99
    SLICE_X47Y159.A4     net (fanout=1)        0.426   mux39/Z<25>99
    SLICE_X47Y159.A      Tilo                  0.086   mux39/Z<25>99
                                                       mux39/Z<25>177
    SLICE_X46Y165.A4     net (fanout=1)        0.599   mux39/Z<25>177
    SLICE_X46Y165.A      Tilo                  0.086   mux39/Z<24>347
                                                       mux39/Z<25>263
    SLICE_X46Y165.B5     net (fanout=1)        0.445   mux39/Z<25>263
    SLICE_X46Y165.B      Tilo                  0.086   mux39/Z<24>347
                                                       mux39/Z<25>347
    SLICE_X50Y175.C6     net (fanout=1)        0.607   mux39/Z<25>347
    SLICE_X50Y175.C      Tilo                  0.086   fadd4_in0_rout_g1<25>
                                                       mux39/Z<25>433
    SLICE_X50Y175.D5     net (fanout=1)        0.209   mux39/Z<25>433
    SLICE_X50Y175.CLK    Tas                   0.029   fadd4_in0_rout_g1<25>
                                                       mux39/Z<25>517
                                                       fadd4_in0_rout_g1_25
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (0.920ns logic, 5.709ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fsub2/xilinx_fsub_i/blk00000003/blk00000178 (FF)
  Destination:          r37/register_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fsub2/xilinx_fsub_i/blk00000003/blk00000178 to r37/register_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y176.AQ     Tcko                  0.396   fsub2_out<3>
                                                       fsub2/xilinx_fsub_i/blk00000003/blk00000178
    SLICE_X108Y136.B5    net (fanout=43)       6.120   fsub2_out<0>
    SLICE_X108Y136.CLK   Tas                   0.113   r37/register<0>
                                                       mux678/Mmux_Z6_F
                                                       mux678/Mmux_Z6
                                                       r37/register_0
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (0.509ns logic, 6.120ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack:                  0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_90 (FF)
  Destination:          fsub3_in0_r/register_27 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.629ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_90 to fsub3_in0_r/register_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y152.DQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<90>
                                                       FSM/SR[0].shiftCtl_i/state_90
    SLICE_X91Y164.D5     net (fanout=330)      1.088   FSM/SR[0].shiftCtl_i/state<90>
    SLICE_X91Y164.D      Tilo                  0.086   s147
                                                       s1471
    SLICE_X89Y164.D1     net (fanout=32)       0.901   s147
    SLICE_X89Y164.D      Tilo                  0.086   mux180/Z<27>59
                                                       mux180/Z<27>59
    SLICE_X103Y171.C5    net (fanout=1)        1.088   mux180/Z<27>59
    SLICE_X103Y171.C     Tilo                  0.086   mux180/Z<27>210
                                                       mux180/Z<27>130
    SLICE_X103Y171.D5    net (fanout=1)        0.188   mux180/Z<27>130
    SLICE_X103Y171.D     Tilo                  0.086   mux180/Z<27>210
                                                       mux180/Z<27>210
    SLICE_X99Y183.A6     net (fanout=1)        0.734   mux180/Z<27>210
    SLICE_X99Y183.A      Tilo                  0.086   r87_out_r<31>
                                                       mux180/Z<27>296
    SLICE_X99Y183.B5     net (fanout=1)        0.432   mux180/Z<27>296
    SLICE_X99Y183.B      Tilo                  0.086   r87_out_r<31>
                                                       mux180/Z<27>380
    SLICE_X103Y183.D5    net (fanout=1)        0.327   mux180/Z<27>380
    SLICE_X103Y183.D     Tilo                  0.086   fsub3_in0_r/register<27>
                                                       mux180/Z<27>466
    SLICE_X103Y183.C1    net (fanout=1)        0.843   mux180/Z<27>466
    SLICE_X103Y183.CLK   Tas                   0.030   fsub3_in0_r/register<27>
                                                       mux180/Z<27>550
                                                       fsub3_in0_r/register_27
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (1.028ns logic, 5.601ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_74 (FF)
  Destination:          fadd4_in1_r/register_1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.628ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_74 to fadd4_in1_r/register_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y156.DQ     Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<74>
                                                       FSM/SR[0].shiftCtl_i/state_74
    SLICE_X100Y168.D5    net (fanout=410)      1.941   FSM/SR[0].shiftCtl_i/state<74>
    SLICE_X100Y168.D     Tilo                  0.086   r73_out_r<7>
                                                       mux438/Z<1>13
    SLICE_X93Y163.B6     net (fanout=1)        0.673   mux438/Z<1>13
    SLICE_X93Y163.B      Tilo                  0.086   mux74/Z<1>12
                                                       mux438/Z<1>100
    SLICE_X93Y163.A5     net (fanout=1)        0.188   mux438/Z<1>100
    SLICE_X93Y163.A      Tilo                  0.086   mux74/Z<1>12
                                                       mux438/Z<1>179
    SLICE_X80Y178.A6     net (fanout=1)        0.953   mux438/Z<1>179
    SLICE_X80Y178.A      Tilo                  0.086   mux181/Z<21>215
                                                       mux438/Z<1>265
    SLICE_X80Y178.B3     net (fanout=1)        0.628   mux438/Z<1>265
    SLICE_X80Y178.B      Tilo                  0.086   mux181/Z<21>215
                                                       mux438/Z<1>349
    SLICE_X79Y192.C2     net (fanout=1)        1.137   mux438/Z<1>349
    SLICE_X79Y192.C      Tilo                  0.086   fadd4_in1_r/register<1>
                                                       mux438/Z<1>435
    SLICE_X79Y192.D5     net (fanout=1)        0.188   mux438/Z<1>435
    SLICE_X79Y192.CLK    Tas                   0.029   fadd4_in1_r/register<1>
                                                       mux438/Z<1>519
                                                       fadd4_in1_r/register_1
    -------------------------------------------------  ---------------------------
    Total                                      6.628ns (0.920ns logic, 5.708ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_54 (FF)
  Destination:          r14/register_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.627ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_54 to r14/register_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y153.CQ     Tcko                  0.375   shift_i/state<55>
                                                       shift_i/state_54
    SLICE_X53Y151.D1     net (fanout=219)      2.520   shift_i/state<54>
    SLICE_X53Y151.D      Tilo                  0.086   r64/register<8>
                                                       s655<2>1
    SLICE_X56Y123.A3     net (fanout=32)       3.640   s655<2>
    SLICE_X56Y123.CLK    Tas                   0.006   r14/register<1>
                                                       mux655/Mmux_Z4
                                                       r14/register_0
    -------------------------------------------------  ---------------------------
    Total                                      6.627ns (0.467ns logic, 6.160ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack:                  0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd5_in1_rout_g1_10 (FF)
  Destination:          fadd5_in1_r/register_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.627ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd5_in1_rout_g1_10 to fadd5_in1_r/register_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y154.BQ     Tcko                  0.375   fadd5_in1_rout_g1<11>
                                                       fadd5_in1_rout_g1_10
    SLICE_X53Y158.C1     net (fanout=1)        1.686   fadd5_in1_rout_g1<10>
    SLICE_X53Y158.C      Tilo                  0.086   r15/register<11>
                                                       mux580/Z<10>24
    SLICE_X61Y168.D2     net (fanout=1)        1.604   mux580/Z<10>24
    SLICE_X61Y168.D      Tilo                  0.086   r26_out_r<23>
                                                       mux580/Z<10>73
    SLICE_X61Y168.C6     net (fanout=1)        0.119   mux580/Z<10>73
    SLICE_X61Y168.C      Tilo                  0.086   r26_out_r<23>
                                                       mux580/Z<10>144
    SLICE_X73Y178.A6     net (fanout=1)        0.831   mux580/Z<10>144
    SLICE_X73Y178.A      Tilo                  0.086   mux644/Z<25>9
                                                       mux580/Z<10>228
    SLICE_X73Y178.B4     net (fanout=1)        0.671   mux580/Z<10>228
    SLICE_X73Y178.B      Tilo                  0.086   mux644/Z<25>9
                                                       mux580/Z<10>312
    SLICE_X88Y178.B6     net (fanout=1)        0.615   mux580/Z<10>312
    SLICE_X88Y178.B      Tilo                  0.086   fadd5_in1_r/register<11>
                                                       mux580/Z<10>398
    SLICE_X88Y178.A5     net (fanout=1)        0.204   mux580/Z<10>398
    SLICE_X88Y178.CLK    Tas                   0.006   fadd5_in1_r/register<11>
                                                       mux580/Z<10>549
                                                       fadd5_in1_r/register_10
    -------------------------------------------------  ---------------------------
    Total                                      6.627ns (0.897ns logic, 5.730ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_66 (FF)
  Destination:          fsub3_in0_rout_g1_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.624ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_66 to fsub3_in0_rout_g1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y148.DQ     Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<66>
                                                       FSM/SR[0].shiftCtl_i/state_66
    SLICE_X85Y149.C2     net (fanout=323)      1.100   FSM/SR[0].shiftCtl_i/state<66>
    SLICE_X85Y149.C      Tilo                  0.086   r33/register<7>
                                                       s1151
    SLICE_X95Y148.B1     net (fanout=32)       1.125   s115
    SLICE_X95Y148.B      Tilo                  0.086   mux144/Z<24>59
                                                       mux144/Z<24>59
    SLICE_X106Y148.A6    net (fanout=1)        0.795   mux144/Z<24>59
    SLICE_X106Y148.A     Tilo                  0.086   mux254/Z<30>9
                                                       mux144/Z<24>132
    SLICE_X106Y148.B6    net (fanout=1)        0.134   mux144/Z<24>132
    SLICE_X106Y148.B     Tilo                  0.086   mux254/Z<30>9
                                                       mux144/Z<24>213
    SLICE_X105Y152.A2    net (fanout=1)        1.015   mux144/Z<24>213
    SLICE_X105Y152.A     Tilo                  0.086   mux144/Z<21>7
                                                       mux144/Z<24>299
    SLICE_X105Y152.B6    net (fanout=1)        0.117   mux144/Z<24>299
    SLICE_X105Y152.B     Tilo                  0.086   mux144/Z<21>7
                                                       mux144/Z<24>383
    SLICE_X100Y154.A2    net (fanout=1)        1.225   mux144/Z<24>383
    SLICE_X100Y154.A     Tilo                  0.086   fsub3_in0_rout_g1<25>
                                                       mux144/Z<24>469
    SLICE_X100Y154.B6    net (fanout=1)        0.135   mux144/Z<24>469
    SLICE_X100Y154.CLK   Tas                   0.001   fsub3_in0_rout_g1<25>
                                                       mux144/Z<24>553
                                                       fsub3_in0_rout_g1_24
    -------------------------------------------------  ---------------------------
    Total                                      6.624ns (0.978ns logic, 5.646ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_52 (FF)
  Destination:          fadd1_in1_rout_g1_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.623ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_52 to fadd1_in1_rout_g1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y153.AQ     Tcko                  0.375   shift_i/state<55>
                                                       shift_i/state_52
    SLICE_X59Y143.D2     net (fanout=340)      1.355   shift_i/state<52>
    SLICE_X59Y143.D      Tilo                  0.086   r19/register<28>
                                                       s4771
    SLICE_X63Y127.C1     net (fanout=32)       2.385   s477
    SLICE_X63Y127.C      Tilo                  0.086   r6/register<24>
                                                       mux490/Z<0>102
    SLICE_X63Y127.D6     net (fanout=1)        0.373   mux490/Z<0>102
    SLICE_X63Y127.D      Tilo                  0.086   r6/register<24>
                                                       mux490/Z<0>178
    SLICE_X64Y127.C6     net (fanout=1)        0.358   mux490/Z<0>178
    SLICE_X64Y127.C      Tilo                  0.086   mux490/Z<0>348
                                                       mux490/Z<0>264
    SLICE_X64Y127.D5     net (fanout=1)        0.210   mux490/Z<0>264
    SLICE_X64Y127.D      Tilo                  0.086   mux490/Z<0>348
                                                       mux490/Z<0>348
    SLICE_X68Y137.A6     net (fanout=1)        0.587   mux490/Z<0>348
    SLICE_X68Y137.A      Tilo                  0.086   fadd1_in1_rout_g1<1>
                                                       mux490/Z<0>434
    SLICE_X68Y137.B5     net (fanout=1)        0.463   mux490/Z<0>434
    SLICE_X68Y137.CLK    Tas                   0.001   fadd1_in1_rout_g1<1>
                                                       mux490/Z<0>518
                                                       fadd1_in1_rout_g1_0
    -------------------------------------------------  ---------------------------
    Total                                      6.623ns (0.892ns logic, 5.731ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r38_out_r_24 (FF)
  Destination:          fadd3_in1_r/register_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.623ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r38_out_r_24 to fadd3_in1_r/register_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y164.AQ     Tcko                  0.396   r38_out_r<27>
                                                       r38_out_r_24
    SLICE_X104Y199.A4    net (fanout=6)        4.532   r38_out_r<24>
    SLICE_X104Y199.A     Tilo                  0.086   r80_wen
                                                       mux404/Z<24>484_SW1
    SLICE_X87Y199.A6     net (fanout=1)        1.581   N5498
    SLICE_X87Y199.CLK    Tas                   0.028   fadd3_in1_r/register<25>
                                                       mux404/Z<24>551
                                                       fadd3_in1_r/register_24
    -------------------------------------------------  ---------------------------
    Total                                      6.623ns (0.510ns logic, 6.113ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack:                  0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r33/register_18 (FF)
  Destination:          fsub3_in0_rout_g1_18 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.623ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r33/register_18 to fsub3_in0_rout_g1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y149.CQ     Tcko                  0.375   r33/register<18>
                                                       r33/register_18
    SLICE_X100Y140.D5    net (fanout=9)        3.268   r33/register<18>
    SLICE_X100Y140.D     Tilo                  0.086   mux144/Z<18>12
                                                       mux39/Z<18>10
    SLICE_X98Y140.B5     net (fanout=1)        0.443   mux144/Z<18>12
    SLICE_X98Y140.B      Tilo                  0.086   mux526/Z<27>9
                                                       mux144/Z<18>213
    SLICE_X98Y146.A5     net (fanout=1)        0.492   mux144/Z<18>213
    SLICE_X98Y146.A      Tilo                  0.086   mux144/Z<18>383
                                                       mux144/Z<18>299
    SLICE_X98Y146.B6     net (fanout=1)        0.134   mux144/Z<18>299
    SLICE_X98Y146.B      Tilo                  0.086   mux144/Z<18>383
                                                       mux144/Z<18>383
    SLICE_X101Y153.A1    net (fanout=1)        1.335   mux144/Z<18>383
    SLICE_X101Y153.A     Tilo                  0.086   fsub3_in0_rout_g1<19>
                                                       mux144/Z<18>469
    SLICE_X101Y153.B6    net (fanout=1)        0.117   mux144/Z<18>469
    SLICE_X101Y153.CLK   Tas                   0.029   fsub3_in0_rout_g1<19>
                                                       mux144/Z<18>553
                                                       fsub3_in0_rout_g1_18
    -------------------------------------------------  ---------------------------
    Total                                      6.623ns (0.834ns logic, 5.789ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_62 (FF)
  Destination:          fadd5_in0_r/register_15 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.623ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_62 to fadd5_in0_r/register_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y153.CQ     Tcko                  0.375   shift_i/state<63>
                                                       shift_i/state_62
    SLICE_X94Y147.D1     net (fanout=252)      2.058   shift_i/state<62>
    SLICE_X94Y147.D      Tilo                  0.086   mux545/Z<15>40
                                                       mux545/Z<15>40
    SLICE_X93Y165.A5     net (fanout=1)        0.995   mux545/Z<15>40
    SLICE_X93Y165.A      Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<134>
                                                       mux545/Z<15>102
    SLICE_X93Y165.B6     net (fanout=1)        0.117   mux545/Z<15>102
    SLICE_X93Y165.B      Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<134>
                                                       mux545/Z<15>184
    SLICE_X92Y172.C2     net (fanout=1)        0.957   mux545/Z<15>184
    SLICE_X92Y172.C      Tilo                  0.086   mux545/Z<15>354
                                                       mux545/Z<15>270
    SLICE_X92Y172.D5     net (fanout=1)        0.210   mux545/Z<15>270
    SLICE_X92Y172.D      Tilo                  0.086   mux545/Z<15>354
                                                       mux545/Z<15>354
    SLICE_X93Y166.D3     net (fanout=1)        0.941   mux545/Z<15>354
    SLICE_X93Y166.D      Tilo                  0.086   fadd5_in0_r/register<15>
                                                       mux545/Z<15>440
    SLICE_X93Y166.C4     net (fanout=1)        0.424   mux545/Z<15>440
    SLICE_X93Y166.CLK    Tas                   0.030   fadd5_in0_r/register<15>
                                                       mux545/Z<15>591
                                                       fadd5_in0_r/register_15
    -------------------------------------------------  ---------------------------
    Total                                      6.623ns (0.921ns logic, 5.702ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r28/register_22 (FF)
  Destination:          fmul2_in0_rout_g1_22 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.621ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r28/register_22 to fmul2_in0_rout_g1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y147.AQ     Tcko                  0.396   r28/register<22>
                                                       r28/register_22
    SLICE_X56Y163.A1     net (fanout=15)       2.986   r28/register<22>
    SLICE_X56Y163.A      Tilo                  0.086   mux369/Z<10>382
                                                       mux630/Z<22>53_SW0
    SLICE_X44Y167.C1     net (fanout=1)        1.195   N7250
    SLICE_X44Y167.C      Tilo                  0.086   mux630/Z<22>128
                                                       mux630/Z<22>53
    SLICE_X44Y167.D5     net (fanout=1)        0.210   mux630/Z<22>53
    SLICE_X44Y167.D      Tilo                  0.086   mux630/Z<22>128
                                                       mux630/Z<22>128
    SLICE_X41Y170.A5     net (fanout=1)        0.467   mux630/Z<22>128
    SLICE_X41Y170.A      Tilo                  0.086   mux630/Z<21>295
                                                       mux630/Z<22>209
    SLICE_X41Y170.B6     net (fanout=1)        0.117   mux630/Z<22>209
    SLICE_X41Y170.B      Tilo                  0.086   mux630/Z<21>295
                                                       mux630/Z<22>295
    SLICE_X42Y169.B3     net (fanout=1)        0.502   mux630/Z<22>295
    SLICE_X42Y169.B      Tilo                  0.086   fmul2_in0_rout_g1<23>
                                                       mux630/Z<22>379_SW0
    SLICE_X42Y169.A5     net (fanout=1)        0.204   N7616
    SLICE_X42Y169.CLK    Tas                   0.028   fmul2_in0_rout_g1<23>
                                                       mux630/Z<22>379
                                                       fmul2_in0_rout_g1_22
    -------------------------------------------------  ---------------------------
    Total                                      6.621ns (0.940ns logic, 5.681ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r6/register_22 (FF)
  Destination:          fadd2_in1_rout_g1_22 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.621ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r6/register_22 to fadd2_in1_rout_g1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y141.CQ     Tcko                  0.375   r6/register<22>
                                                       r6/register_22
    SLICE_X91Y133.B3     net (fanout=11)       2.579   r6/register<22>
    SLICE_X91Y133.B      Tilo                  0.086   N6384
                                                       mux254/Z<22>40_SW0
    SLICE_X85Y133.A4     net (fanout=1)        0.561   N6384
    SLICE_X85Y133.A      Tilo                  0.086   r9/register<28>
                                                       mux254/Z<22>102
    SLICE_X85Y133.B6     net (fanout=1)        0.117   mux254/Z<22>102
    SLICE_X85Y133.B      Tilo                  0.086   r9/register<28>
                                                       mux254/Z<22>181
    SLICE_X87Y138.A6     net (fanout=1)        0.553   mux254/Z<22>181
    SLICE_X87Y138.A      Tilo                  0.086   r23/register<22>
                                                       mux254/Z<22>267
    SLICE_X87Y138.B4     net (fanout=1)        0.575   mux254/Z<22>267
    SLICE_X87Y138.B      Tilo                  0.086   r23/register<22>
                                                       mux254/Z<22>351
    SLICE_X78Y148.B4     net (fanout=1)        0.914   mux254/Z<22>351
    SLICE_X78Y148.B      Tilo                  0.086   fadd2_in1_rout_g1<23>
                                                       mux254/Z<22>437
    SLICE_X78Y148.A6     net (fanout=1)        0.403   mux254/Z<22>437
    SLICE_X78Y148.CLK    Tas                   0.028   fadd2_in1_rout_g1<23>
                                                       mux254/Z<22>588
                                                       fadd2_in1_rout_g1_22
    -------------------------------------------------  ---------------------------
    Total                                      6.621ns (0.919ns logic, 5.702ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd4/xilinx_fadd_i/blk00000003/blk00000176 (FF)
  Destination:          r20/register_3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd4/xilinx_fadd_i/blk00000003/blk00000176 to r20/register_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y196.DQ     Tcko                  0.375   fadd4_out<3>
                                                       fadd4/xilinx_fadd_i/blk00000003/blk00000176
    SLICE_X75Y123.A1     net (fanout=44)       6.100   fadd4_out<3>
    SLICE_X75Y123.CLK    Tas                   0.146   r20/register<3>
                                                       mux661/Mmux_Z_325
                                                       mux661/Mmux_Z_2_f7_24
                                                       r20/register_3
    -------------------------------------------------  ---------------------------
    Total                                      6.621ns (0.521ns logic, 6.100ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack:                  0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fsub2/xilinx_fsub_i/blk00000003/blk00000178 (FF)
  Destination:          r63/register_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fsub2/xilinx_fsub_i/blk00000003/blk00000178 to r63/register_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y176.AQ     Tcko                  0.396   fsub2_out<3>
                                                       fsub2/xilinx_fsub_i/blk00000003/blk00000178
    SLICE_X106Y138.A2    net (fanout=43)       6.197   fsub2_out<0>
    SLICE_X106Y138.CLK   Tas                   0.028   r63/register<3>
                                                       mux696/Z<0>1
                                                       r63/register_0
    -------------------------------------------------  ---------------------------
    Total                                      6.621ns (0.424ns logic, 6.197ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------
Slack:                  0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_96 (FF)
  Destination:          fsub1_in1_r/register_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.621ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_96 to fsub1_in1_r/register_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y156.BQ     Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<98>
                                                       FSM/SR[0].shiftCtl_i/state_96
    SLICE_X54Y168.C2     net (fanout=213)      3.141   FSM/SR[0].shiftCtl_i/state<96>
    SLICE_X54Y168.C      Tilo                  0.086   fadd5_out<30>
                                                       mux403/Z<13>144
    SLICE_X45Y176.A3     net (fanout=1)        1.051   mux403/Z<13>144
    SLICE_X45Y176.A      Tilo                  0.086   mux403/Z<13>312
                                                       mux403/Z<13>228
    SLICE_X45Y176.B6     net (fanout=1)        0.117   mux403/Z<13>228
    SLICE_X45Y176.B      Tilo                  0.086   mux403/Z<13>312
                                                       mux403/Z<13>312
    SLICE_X53Y186.D1     net (fanout=1)        1.444   mux403/Z<13>312
    SLICE_X53Y186.D      Tilo                  0.086   fsub1_in1_r/register<13>
                                                       mux403/Z<13>398
    SLICE_X53Y186.C6     net (fanout=1)        0.119   mux403/Z<13>398
    SLICE_X53Y186.CLK    Tas                   0.030   fsub1_in1_r/register<13>
                                                       mux403/Z<13>549
                                                       fsub1_in1_r/register_13
    -------------------------------------------------  ---------------------------
    Total                                      6.621ns (0.749ns logic, 5.872ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack:                  0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_122 (FF)
  Destination:          fadd2_in1_r/register_9 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.619ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_122 to fadd2_in1_r/register_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y159.DQ     Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<122>
                                                       FSM/SR[0].shiftCtl_i/state_122
    SLICE_X91Y161.A6     net (fanout=139)      0.636   FSM/SR[0].shiftCtl_i/state<122>
    SLICE_X91Y161.A      Tilo                  0.086   r33_out_r<31>
                                                       s2661
    SLICE_X75Y167.C6     net (fanout=32)       0.879   s266
    SLICE_X75Y167.C      Tilo                  0.086   mux292/Z<9>32
                                                       mux292/Z<9>87
    SLICE_X81Y180.C3     net (fanout=1)        1.314   mux292/Z<9>87
    SLICE_X81Y180.C      Tilo                  0.086   mux292/Z<9>243
                                                       mux292/Z<9>162
    SLICE_X81Y180.D5     net (fanout=1)        0.188   mux292/Z<9>162
    SLICE_X81Y180.D      Tilo                  0.086   mux292/Z<9>243
                                                       mux292/Z<9>243
    SLICE_X83Y188.B1     net (fanout=1)        1.014   mux292/Z<9>243
    SLICE_X83Y188.B      Tilo                  0.086   fsub3/xilinx_fsub_i/blk00000003/sig00000142
                                                       mux292/Z<9>329
    SLICE_X83Y188.C3     net (fanout=1)        0.358   mux292/Z<9>329
    SLICE_X83Y188.C      Tilo                  0.086   fsub3/xilinx_fsub_i/blk00000003/sig00000142
                                                       mux292/Z<9>413
    SLICE_X85Y195.C6     net (fanout=1)        1.036   mux292/Z<9>413
    SLICE_X85Y195.C      Tilo                  0.086   fadd2_in1_r/register<9>
                                                       mux292/Z<9>499
    SLICE_X85Y195.D5     net (fanout=1)        0.188   mux292/Z<9>499
    SLICE_X85Y195.CLK    Tas                   0.029   fadd2_in1_r/register<9>
                                                       mux292/Z<9>583
                                                       fadd2_in1_r/register_9
    -------------------------------------------------  ---------------------------
    Total                                      6.619ns (1.006ns logic, 5.613ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_55 (FF)
  Destination:          fadd3_in0_r/register_8 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.619ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_55 to fadd3_in0_r/register_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y153.DQ     Tcko                  0.375   shift_i/state<55>
                                                       shift_i/state_55
    SLICE_X69Y173.C2     net (fanout=285)      2.103   shift_i/state<55>
    SLICE_X69Y173.C      Tilo                  0.086   mux110/Z<8>24
                                                       mux110/Z<8>24
    SLICE_X79Y180.D6     net (fanout=1)        0.597   mux110/Z<8>24
    SLICE_X79Y180.D      Tilo                  0.086   mux110/Z<8>73
                                                       mux110/Z<8>73
    SLICE_X79Y180.C6     net (fanout=1)        0.119   mux110/Z<8>73
    SLICE_X79Y180.C      Tilo                  0.086   mux110/Z<8>73
                                                       mux110/Z<8>146
    SLICE_X84Y195.A3     net (fanout=1)        1.855   mux110/Z<8>146
    SLICE_X84Y195.A      Tilo                  0.086   r55_out_r<11>
                                                       mux110/Z<8>231
    SLICE_X84Y195.B6     net (fanout=1)        0.135   mux110/Z<8>231
    SLICE_X84Y195.B      Tilo                  0.086   r55_out_r<11>
                                                       mux110/Z<8>315
    SLICE_X93Y202.B6     net (fanout=1)        0.703   mux110/Z<8>315
    SLICE_X93Y202.B      Tilo                  0.086   fadd3_in0_r/register<9>
                                                       mux110/Z<8>401
    SLICE_X93Y202.A5     net (fanout=1)        0.188   mux110/Z<8>401
    SLICE_X93Y202.CLK    Tas                   0.028   fadd3_in0_r/register<9>
                                                       mux110/Z<8>552
                                                       fadd3_in0_r/register_8
    -------------------------------------------------  ---------------------------
    Total                                      6.619ns (0.919ns logic, 5.700ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_66 (FF)
  Destination:          fadd2_in1_rout_g1_28 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.619ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_66 to fadd2_in1_rout_g1_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y148.DQ     Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<66>
                                                       FSM/SR[0].shiftCtl_i/state_66
    SLICE_X81Y144.A3     net (fanout=323)      1.642   FSM/SR[0].shiftCtl_i/state<66>
    SLICE_X81Y144.A      Tilo                  0.086   N5989
                                                       s2291
    SLICE_X85Y141.C3     net (fanout=32)       1.059   s229
    SLICE_X85Y141.C      Tilo                  0.086   r41/register<16>
                                                       mux254/Z<28>102
    SLICE_X85Y141.D5     net (fanout=1)        0.188   mux254/Z<28>102
    SLICE_X85Y141.D      Tilo                  0.086   r41/register<16>
                                                       mux254/Z<28>181
    SLICE_X93Y141.C1     net (fanout=1)        1.021   mux254/Z<28>181
    SLICE_X93Y141.C      Tilo                  0.086   mux254/Z<28>351
                                                       mux254/Z<28>267
    SLICE_X93Y141.D1     net (fanout=1)        0.834   mux254/Z<28>267
    SLICE_X93Y141.D      Tilo                  0.086   mux254/Z<28>351
                                                       mux254/Z<28>351
    SLICE_X89Y149.B4     net (fanout=1)        0.768   mux254/Z<28>351
    SLICE_X89Y149.B      Tilo                  0.086   fadd2_in1_rout_g1<29>
                                                       mux254/Z<28>437
    SLICE_X89Y149.A5     net (fanout=1)        0.188   mux254/Z<28>437
    SLICE_X89Y149.CLK    Tas                   0.028   fadd2_in1_rout_g1<29>
                                                       mux254/Z<28>588
                                                       fadd2_in1_rout_g1_28
    -------------------------------------------------  ---------------------------
    Total                                      6.619ns (0.919ns logic, 5.700ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 6.66666667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.516ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul2/xilinx_fmul_i/blk00000003/blk00000047/CLK
  Logical resource: fmul2/xilinx_fmul_i/blk00000003/blk00000047/CLK
  Location pin: DSP48_X0Y63.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.516ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000047/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000047/CLK
  Location pin: DSP48_X0Y60.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fmul1/xilinx_fmul_i/rdy/CLK
  Logical resource: fsub1/xilinx_fsub_i/blk00000003/blk000001bc/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fmul1/xilinx_fmul_i/rdy/CLK
  Logical resource: fsub1/xilinx_fsub_i/blk00000003/blk000001bc/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fmul1/xilinx_fmul_i/rdy/CLK
  Logical resource: fsub2/xilinx_fsub_i/blk00000003/blk000001bc/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fmul1/xilinx_fmul_i/rdy/CLK
  Logical resource: fsub2/xilinx_fsub_i/blk00000003/blk000001bc/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fmul1/xilinx_fmul_i/rdy/CLK
  Logical resource: fsub3/xilinx_fsub_i/blk00000003/blk000001bc/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fmul1/xilinx_fmul_i/rdy/CLK
  Logical resource: fsub3/xilinx_fsub_i/blk00000003/blk000001bc/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fmul1/xilinx_fmul_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000a4/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fmul1/xilinx_fmul_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000a4/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd5/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul2/xilinx_fmul_i/blk00000003/blk000000a4/CLK
  Location pin: SLICE_X0Y1.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd5/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul2/xilinx_fmul_i/blk00000003/blk000000a4/CLK
  Location pin: SLICE_X0Y1.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd5/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd3/xilinx_fadd_i/blk00000003/blk000001bc/CLK
  Location pin: SLICE_X0Y1.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd5/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd3/xilinx_fadd_i/blk00000003/blk000001bc/CLK
  Location pin: SLICE_X0Y1.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd5/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd4/xilinx_fadd_i/blk00000003/blk000001bc/CLK
  Location pin: SLICE_X0Y1.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd5/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd4/xilinx_fadd_i/blk00000003/blk000001bc/CLK
  Location pin: SLICE_X0Y1.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd5/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd5/xilinx_fadd_i/blk00000003/blk000001bc/CLK
  Location pin: SLICE_X0Y1.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd5/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd5/xilinx_fadd_i/blk00000003/blk000001bc/CLK
  Location pin: SLICE_X0Y1.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fsub1/xilinx_fsub_i/blk00000003/sig000001e0/CLK
  Logical resource: fsub1/xilinx_fsub_i/blk00000003/blk000001c0/CLK
  Location pin: SLICE_X40Y185.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fsub1/xilinx_fsub_i/blk00000003/sig000001e0/CLK
  Logical resource: fsub1/xilinx_fsub_i/blk00000003/blk000001c0/CLK
  Location pin: SLICE_X40Y185.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 320 paths analyzed, 320 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.396ns.
--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample30_o_out_1 (FF)
  Destination:          dct_sample30_o_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample30_o_out_1 to dct_sample30_o_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y175.BQ     Tcko                  0.396   dct_sample30_o_out<3>
                                                       dct_sample30_o_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample24_o_out_rdy_0 (FF)
  Destination:          dct_sample24_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample24_o_out_rdy_0 to dct_sample24_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X180Y182.AQ    Tcko                  0.396   dct_sample24_o_out_rdy<0>
                                                       dct_sample24_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample44_o_out_rdy_0 (FF)
  Destination:          dct_sample44_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample44_o_out_rdy_0 to dct_sample44_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X172Y215.DQ    Tcko                  0.396   dct_sample44_o_out_rdy<0>
                                                       dct_sample44_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample73_o_out_rdy_0 (FF)
  Destination:          dct_sample73_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample73_o_out_rdy_0 to dct_sample73_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X168Y188.AQ    Tcko                  0.396   dct_sample73_o_out_rdy<0>
                                                       dct_sample73_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample07_o_out_rdy_0 (FF)
  Destination:          dct_sample07_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample07_o_out_rdy_0 to dct_sample07_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y105.BQ    Tcko                  0.396   dct_sample07_o_out_rdy<0>
                                                       dct_sample07_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample42_o_out_rdy_0 (FF)
  Destination:          dct_sample42_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample42_o_out_rdy_0 to dct_sample42_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y232.AQ    Tcko                  0.396   dct_sample42_o_out_rdy<0>
                                                       dct_sample42_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample25_o_out_rdy_0 (FF)
  Destination:          dct_sample25_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample25_o_out_rdy_0 to dct_sample25_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y204.DQ    Tcko                  0.396   dct_sample25_o_out_rdy<0>
                                                       dct_sample25_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample53_o_out_rdy_0 (FF)
  Destination:          dct_sample53_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample53_o_out_rdy_0 to dct_sample53_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y156.DQ    Tcko                  0.396   dct_sample53_o_out_rdy<0>
                                                       dct_sample53_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample47_o_out_rdy_0 (FF)
  Destination:          dct_sample47_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample47_o_out_rdy_0 to dct_sample47_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y128.DQ    Tcko                  0.396   dct_sample47_o_out_rdy<0>
                                                       dct_sample47_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample21_o_out_rdy_0 (FF)
  Destination:          dct_sample21_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample21_o_out_rdy_0 to dct_sample21_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y103.AQ    Tcko                  0.396   dct_sample21_o_out_rdy<0>
                                                       dct_sample21_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample61_o_out_rdy_0 (FF)
  Destination:          dct_sample61_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample61_o_out_rdy_0 to dct_sample61_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y108.CQ    Tcko                  0.396   dct_sample61_o_out_rdy<0>
                                                       dct_sample61_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample46_o_out_rdy_0 (FF)
  Destination:          dct_sample46_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample46_o_out_rdy_0 to dct_sample46_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y74.AQ      Tcko                  0.396   dct_sample46_o_out_rdy<0>
                                                       dct_sample46_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample64_o_out_rdy_0 (FF)
  Destination:          dct_sample64_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample64_o_out_rdy_0 to dct_sample64_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y64.AQ      Tcko                  0.396   dct_sample64_o_out_rdy<0>
                                                       dct_sample64_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample63_o_out_rdy_0 (FF)
  Destination:          dct_sample63_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample63_o_out_rdy_0 to dct_sample63_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y19.BQ      Tcko                  0.396   dct_sample63_o_out_rdy<0>
                                                       dct_sample63_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample37_o_out_rdy_0 (FF)
  Destination:          dct_sample37_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample37_o_out_rdy_0 to dct_sample37_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y100.AQ     Tcko                  0.396   dct_sample37_o_out_rdy<0>
                                                       dct_sample37_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_3 (FF)
  Destination:          dct_sample02_o_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_3 to dct_sample02_o_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y202.DQ     Tcko                  0.396   dct_sample02_o_out<3>
                                                       dct_sample02_o_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_2 (FF)
  Destination:          dct_sample02_o_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_2 to dct_sample02_o_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y202.CQ     Tcko                  0.396   dct_sample02_o_out<3>
                                                       dct_sample02_o_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_1 (FF)
  Destination:          dct_sample02_o_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_1 to dct_sample02_o_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y202.BQ     Tcko                  0.396   dct_sample02_o_out<3>
                                                       dct_sample02_o_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_0 (FF)
  Destination:          dct_sample02_o_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_0 to dct_sample02_o_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y202.AQ     Tcko                  0.396   dct_sample02_o_out<3>
                                                       dct_sample02_o_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample35_o_out_rdy_0 (FF)
  Destination:          dct_sample35_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample35_o_out_rdy_0 to dct_sample35_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y121.CQ     Tcko                  0.396   dct_sample35_o_out_rdy<0>
                                                       dct_sample35_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample14_o_out_rdy_0 (FF)
  Destination:          dct_sample14_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample14_o_out_rdy_0 to dct_sample14_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y65.BQ      Tcko                  0.396   dct_sample14_o_out_rdy<0>
                                                       dct_sample14_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_11 (FF)
  Destination:          dct_sample02_o_out<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_11 to dct_sample02_o_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y213.DQ     Tcko                  0.396   dct_sample02_o_out<11>
                                                       dct_sample02_o_out_11
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_10 (FF)
  Destination:          dct_sample02_o_out<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_10 to dct_sample02_o_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y213.CQ     Tcko                  0.396   dct_sample02_o_out<11>
                                                       dct_sample02_o_out_10
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_9 (FF)
  Destination:          dct_sample02_o_out<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_9 to dct_sample02_o_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y213.BQ     Tcko                  0.396   dct_sample02_o_out<11>
                                                       dct_sample02_o_out_9
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_8 (FF)
  Destination:          dct_sample02_o_out<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_8 to dct_sample02_o_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y213.AQ     Tcko                  0.396   dct_sample02_o_out<11>
                                                       dct_sample02_o_out_8
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_15 (FF)
  Destination:          dct_sample02_o_out<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_15 to dct_sample02_o_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y210.DQ     Tcko                  0.396   dct_sample02_o_out<15>
                                                       dct_sample02_o_out_15
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_14 (FF)
  Destination:          dct_sample02_o_out<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_14 to dct_sample02_o_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y210.CQ     Tcko                  0.396   dct_sample02_o_out<15>
                                                       dct_sample02_o_out_14
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_13 (FF)
  Destination:          dct_sample02_o_out<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_13 to dct_sample02_o_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y210.BQ     Tcko                  0.396   dct_sample02_o_out<15>
                                                       dct_sample02_o_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_12 (FF)
  Destination:          dct_sample02_o_out<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_12 to dct_sample02_o_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y210.AQ     Tcko                  0.396   dct_sample02_o_out<15>
                                                       dct_sample02_o_out_12
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_7 (FF)
  Destination:          dct_sample02_o_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_7 to dct_sample02_o_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y207.DQ     Tcko                  0.396   dct_sample02_o_out<7>
                                                       dct_sample02_o_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_6 (FF)
  Destination:          dct_sample02_o_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_6 to dct_sample02_o_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y207.CQ     Tcko                  0.396   dct_sample02_o_out<7>
                                                       dct_sample02_o_out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_rdy_0 (FF)
  Destination:          dct_sample02_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_rdy_0 to dct_sample02_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X200Y200.AQ    Tcko                  0.396   dct_sample02_o_out_rdy<0>
                                                       dct_sample02_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_4 (FF)
  Destination:          dct_sample02_o_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_4 to dct_sample02_o_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y207.AQ     Tcko                  0.396   dct_sample02_o_out<7>
                                                       dct_sample02_o_out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample10_o_out_3 (FF)
  Destination:          dct_sample10_o_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample10_o_out_3 to dct_sample10_o_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y199.DQ     Tcko                  0.396   dct_sample10_o_out<3>
                                                       dct_sample10_o_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample10_o_out_2 (FF)
  Destination:          dct_sample10_o_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample10_o_out_2 to dct_sample10_o_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y199.CQ     Tcko                  0.396   dct_sample10_o_out<3>
                                                       dct_sample10_o_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample10_o_out_1 (FF)
  Destination:          dct_sample10_o_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample10_o_out_1 to dct_sample10_o_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y199.BQ     Tcko                  0.396   dct_sample10_o_out<3>
                                                       dct_sample10_o_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample10_o_out_0 (FF)
  Destination:          dct_sample10_o_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample10_o_out_0 to dct_sample10_o_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y199.AQ     Tcko                  0.396   dct_sample10_o_out<3>
                                                       dct_sample10_o_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample05_o_out_15 (FF)
  Destination:          dct_sample05_o_out<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample05_o_out_15 to dct_sample05_o_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y198.DQ     Tcko                  0.396   dct_sample05_o_out<15>
                                                       dct_sample05_o_out_15
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample65_o_out_rdy_0 (FF)
  Destination:          dct_sample65_o_out_rdy<0>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample65_o_out_rdy_0 to dct_sample65_o_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y226.AQ     Tcko                  0.396   dct_sample65_o_out_rdy<0>
                                                       dct_sample65_o_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample05_o_out_13 (FF)
  Destination:          dct_sample05_o_out<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample05_o_out_13 to dct_sample05_o_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y198.BQ     Tcko                  0.396   dct_sample05_o_out<15>
                                                       dct_sample05_o_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample05_o_out_12 (FF)
  Destination:          dct_sample05_o_out<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample05_o_out_12 to dct_sample05_o_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y198.AQ     Tcko                  0.396   dct_sample05_o_out<15>
                                                       dct_sample05_o_out_12
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample00_o_out_3 (FF)
  Destination:          dct_sample00_o_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample00_o_out_3 to dct_sample00_o_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y193.DQ     Tcko                  0.396   dct_sample00_o_out<3>
                                                       dct_sample00_o_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample00_o_out_2 (FF)
  Destination:          dct_sample00_o_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample00_o_out_2 to dct_sample00_o_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y193.CQ     Tcko                  0.396   dct_sample00_o_out<3>
                                                       dct_sample00_o_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample00_o_out_1 (FF)
  Destination:          dct_sample00_o_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample00_o_out_1 to dct_sample00_o_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y193.BQ     Tcko                  0.396   dct_sample00_o_out<3>
                                                       dct_sample00_o_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample00_o_out_0 (FF)
  Destination:          dct_sample00_o_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample00_o_out_0 to dct_sample00_o_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y193.AQ     Tcko                  0.396   dct_sample00_o_out<3>
                                                       dct_sample00_o_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample30_o_out_31 (FF)
  Destination:          dct_sample30_o_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample30_o_out_31 to dct_sample30_o_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y179.DQ     Tcko                  0.396   dct_sample30_o_out<31>
                                                       dct_sample30_o_out_31
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample30_o_out_30 (FF)
  Destination:          dct_sample30_o_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample30_o_out_30 to dct_sample30_o_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y179.CQ     Tcko                  0.396   dct_sample30_o_out<31>
                                                       dct_sample30_o_out_30
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample30_o_out_29 (FF)
  Destination:          dct_sample30_o_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample30_o_out_29 to dct_sample30_o_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y179.BQ     Tcko                  0.396   dct_sample30_o_out<31>
                                                       dct_sample30_o_out_29
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample30_o_out_28 (FF)
  Destination:          dct_sample30_o_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample30_o_out_28 to dct_sample30_o_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y179.AQ     Tcko                  0.396   dct_sample30_o_out<31>
                                                       dct_sample30_o_out_28
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample05_o_out_31 (FF)
  Destination:          dct_sample05_o_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample05_o_out_31 to dct_sample05_o_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y203.DQ     Tcko                  0.396   dct_sample05_o_out<31>
                                                       dct_sample05_o_out_31
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample05_o_out_30 (FF)
  Destination:          dct_sample05_o_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample05_o_out_30 to dct_sample05_o_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y203.CQ     Tcko                  0.396   dct_sample05_o_out<31>
                                                       dct_sample05_o_out_30
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample05_o_out_29 (FF)
  Destination:          dct_sample05_o_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample05_o_out_29 to dct_sample05_o_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y203.BQ     Tcko                  0.396   dct_sample05_o_out<31>
                                                       dct_sample05_o_out_29
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample05_o_out_28 (FF)
  Destination:          dct_sample05_o_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample05_o_out_28 to dct_sample05_o_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y203.AQ     Tcko                  0.396   dct_sample05_o_out<31>
                                                       dct_sample05_o_out_28
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample32_o_out_31 (FF)
  Destination:          dct_sample32_o_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample32_o_out_31 to dct_sample32_o_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y192.DQ     Tcko                  0.396   dct_sample32_o_out<31>
                                                       dct_sample32_o_out_31
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample32_o_out_30 (FF)
  Destination:          dct_sample32_o_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample32_o_out_30 to dct_sample32_o_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y192.CQ     Tcko                  0.396   dct_sample32_o_out<31>
                                                       dct_sample32_o_out_30
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample32_o_out_29 (FF)
  Destination:          dct_sample32_o_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample32_o_out_29 to dct_sample32_o_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y192.BQ     Tcko                  0.396   dct_sample32_o_out<31>
                                                       dct_sample32_o_out_29
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample32_o_out_28 (FF)
  Destination:          dct_sample32_o_out<31>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample32_o_out_28 to dct_sample32_o_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y192.AQ     Tcko                  0.396   dct_sample32_o_out<31>
                                                       dct_sample32_o_out_28
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample30_o_out_7 (FF)
  Destination:          dct_sample30_o_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample30_o_out_7 to dct_sample30_o_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y176.DQ     Tcko                  0.396   dct_sample30_o_out<7>
                                                       dct_sample30_o_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample30_o_out_6 (FF)
  Destination:          dct_sample30_o_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample30_o_out_6 to dct_sample30_o_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y176.CQ     Tcko                  0.396   dct_sample30_o_out<7>
                                                       dct_sample30_o_out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample30_o_out_5 (FF)
  Destination:          dct_sample30_o_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample30_o_out_5 to dct_sample30_o_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y176.BQ     Tcko                  0.396   dct_sample30_o_out<7>
                                                       dct_sample30_o_out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample30_o_out_4 (FF)
  Destination:          dct_sample30_o_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample30_o_out_4 to dct_sample30_o_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y176.AQ     Tcko                  0.396   dct_sample30_o_out<7>
                                                       dct_sample30_o_out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample30_o_out_3 (FF)
  Destination:          dct_sample30_o_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample30_o_out_3 to dct_sample30_o_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y175.DQ     Tcko                  0.396   dct_sample30_o_out<3>
                                                       dct_sample30_o_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample30_o_out_2 (FF)
  Destination:          dct_sample30_o_out<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample30_o_out_2 to dct_sample30_o_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y175.CQ     Tcko                  0.396   dct_sample30_o_out<3>
                                                       dct_sample30_o_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_sample02_o_out_5 (FF)
  Destination:          dct_sample02_o_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_sample02_o_out_5 to dct_sample02_o_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y207.BQ     Tcko                  0.396   dct_sample02_o_out<7>
                                                       dct_sample02_o_out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 904111 paths, 0 nets, and 108891 connections

Design statistics:
   Minimum period:   6.665ns{1}   (Maximum frequency: 150.038MHz)
   Maximum combinational path delay:   0.396ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 31 13:56:11 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1100 MB



