{
  "module_name": "stm32mp1-resets.h",
  "hash_id": "a5906121966194507fa767cbb1817a8f90eb6748b4c700f59a5da77555c16c0f",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/stm32mp1-resets.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_STM32MP1_RESET_H_\n#define _DT_BINDINGS_STM32MP1_RESET_H_\n\n#define MCU_HOLD_BOOT_R\t2144\n#define LTDC_R\t\t3072\n#define DSI_R\t\t3076\n#define DDRPERFM_R\t3080\n#define USBPHY_R\t3088\n#define SPI6_R\t\t3136\n#define I2C4_R\t\t3138\n#define I2C6_R\t\t3139\n#define USART1_R\t3140\n#define STGEN_R\t\t3156\n#define GPIOZ_R\t\t3200\n#define CRYP1_R\t\t3204\n#define HASH1_R\t\t3205\n#define RNG1_R\t\t3206\n#define AXIM_R\t\t3216\n#define GPU_R\t\t3269\n#define ETHMAC_R\t3274\n#define FMC_R\t\t3276\n#define QSPI_R\t\t3278\n#define SDMMC1_R\t3280\n#define SDMMC2_R\t3281\n#define CRC1_R\t\t3284\n#define USBH_R\t\t3288\n#define MDMA_R\t\t3328\n#define MCU_R\t\t8225\n#define TIM2_R\t\t19456\n#define TIM3_R\t\t19457\n#define TIM4_R\t\t19458\n#define TIM5_R\t\t19459\n#define TIM6_R\t\t19460\n#define TIM7_R\t\t19461\n#define TIM12_R\t\t16462\n#define TIM13_R\t\t16463\n#define TIM14_R\t\t16464\n#define LPTIM1_R\t19465\n#define SPI2_R\t\t19467\n#define SPI3_R\t\t19468\n#define USART2_R\t19470\n#define USART3_R\t19471\n#define UART4_R\t\t19472\n#define UART5_R\t\t19473\n#define UART7_R\t\t19474\n#define UART8_R\t\t19475\n#define I2C1_R\t\t19477\n#define I2C2_R\t\t19478\n#define I2C3_R\t\t19479\n#define I2C5_R\t\t19480\n#define SPDIF_R\t\t19482\n#define CEC_R\t\t19483\n#define DAC12_R\t\t19485\n#define MDIO_R\t\t19847\n#define TIM1_R\t\t19520\n#define TIM8_R\t\t19521\n#define TIM15_R\t\t19522\n#define TIM16_R\t\t19523\n#define TIM17_R\t\t19524\n#define SPI1_R\t\t19528\n#define SPI4_R\t\t19529\n#define SPI5_R\t\t19530\n#define USART6_R\t19533\n#define SAI1_R\t\t19536\n#define SAI2_R\t\t19537\n#define SAI3_R\t\t19538\n#define DFSDM_R\t\t19540\n#define FDCAN_R\t\t19544\n#define LPTIM2_R\t19584\n#define LPTIM3_R\t19585\n#define LPTIM4_R\t19586\n#define LPTIM5_R\t19587\n#define SAI4_R\t\t19592\n#define SYSCFG_R\t19595\n#define VREF_R\t\t19597\n#define TMPSENS_R\t19600\n#define PMBCTRL_R\t19601\n#define DMA1_R\t\t19648\n#define DMA2_R\t\t19649\n#define DMAMUX_R\t19650\n#define ADC12_R\t\t19653\n#define USBO_R\t\t19656\n#define SDMMC3_R\t19664\n#define CAMITF_R\t19712\n#define CRYP2_R\t\t19716\n#define HASH2_R\t\t19717\n#define RNG2_R\t\t19718\n#define CRC2_R\t\t19719\n#define HSEM_R\t\t19723\n#define MBOX_R\t\t19724\n#define GPIOA_R\t\t19776\n#define GPIOB_R\t\t19777\n#define GPIOC_R\t\t19778\n#define GPIOD_R\t\t19779\n#define GPIOE_R\t\t19780\n#define GPIOF_R\t\t19781\n#define GPIOG_R\t\t19782\n#define GPIOH_R\t\t19783\n#define GPIOI_R\t\t19784\n#define GPIOJ_R\t\t19785\n#define GPIOK_R\t\t19786\n\n \n#define RST_SCMI_SPI6\t\t0\n#define RST_SCMI_I2C4\t\t1\n#define RST_SCMI_I2C6\t\t2\n#define RST_SCMI_USART1\t3\n#define RST_SCMI_STGEN\t\t4\n#define RST_SCMI_GPIOZ\t\t5\n#define RST_SCMI_CRYP1\t\t6\n#define RST_SCMI_HASH1\t\t7\n#define RST_SCMI_RNG1\t\t8\n#define RST_SCMI_MDMA\t\t9\n#define RST_SCMI_MCU\t\t10\n#define RST_SCMI_MCU_HOLD_BOOT\t11\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}