<profile>

<section name = "Vivado HLS Report for 'k2c_affine_matmul_1'" level="0">
<item name = "Date">Thu Apr 18 00:48:47 2024
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">vlsiModel</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tfbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.122, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 1, -, -, ?, no</column>
<column name="- Loop 2">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 2.1">?, ?, ?, -, -, ?, no</column>
<column name="  ++ Loop 2.1.1">?, ?, 10, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, 0, 0, 432</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 21, 694, 527</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 182</column>
<column name="Register">-, -, 624, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="vlsiModel_fadd_32cud_U159">vlsiModel_fadd_32cud, 0, 2, 205, 203</column>
<column name="vlsiModel_fmul_32dEe_U160">vlsiModel_fmul_32dEe, 0, 3, 128, 129</column>
<column name="vlsiModel_mul_64sbkb_U161">vlsiModel_mul_64sbkb, 0, 16, 361, 195</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="vlsiModel_mac_mulwdI_U162">vlsiModel_mac_mulwdI, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="inneridx_fu_221_p2">*, 0, 0, 33, 7, 7</column>
<column name="outrowidx_fu_216_p2">*, 0, 0, 25, 6, 6</column>
<column name="i_66_fu_210_p2">+, 0, 0, 71, 1, 64</column>
<column name="j_14_fu_239_p2">+, 0, 0, 71, 1, 64</column>
<column name="k_3_fu_268_p2">+, 0, 0, 71, 1, 64</column>
<column name="p_1_fu_182_p2">+, 0, 0, 15, 5, 1</column>
<column name="sum2_fu_245_p2">+, 0, 0, 15, 6, 6</column>
<column name="sum5_fu_274_p2">+, 0, 0, 15, 7, 7</column>
<column name="exitcond1_fu_234_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="exitcond2_fu_205_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="exitcond3_fu_177_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="exitcond_fu_263_p2">icmp, 0, 0, 29, 64, 64</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_address0">15, 3, 5, 15</column>
<column name="C_d0">15, 3, 32, 96</column>
<column name="ap_NS_fsm">101, 21, 1, 21</column>
<column name="grp_fu_150_p1">15, 3, 32, 96</column>
<column name="i_reg_115">9, 2, 64, 128</column>
<column name="j_reg_126">9, 2, 64, 128</column>
<column name="k_reg_139">9, 2, 64, 128</column>
<column name="p_reg_104">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_load_reg_402">32, 0, 32, 0</column>
<column name="B_load_reg_407">32, 0, 32, 0</column>
<column name="C_addr_7_reg_374">5, 0, 5, 0</column>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="i_66_reg_346">64, 0, 64, 0</column>
<column name="i_reg_115">64, 0, 64, 0</column>
<column name="inneridx_reg_356">7, 0, 7, 0</column>
<column name="j_14_reg_369">64, 0, 64, 0</column>
<column name="j_reg_126">64, 0, 64, 0</column>
<column name="k_3_reg_382">64, 0, 64, 0</column>
<column name="k_reg_139">64, 0, 64, 0</column>
<column name="outrowidx_reg_351">6, 0, 6, 0</column>
<column name="p_reg_104">5, 0, 5, 0</column>
<column name="tmp_112_reg_328">6, 0, 6, 0</column>
<column name="tmp_113_reg_333">7, 0, 7, 0</column>
<column name="tmp_114_reg_338">12, 0, 12, 0</column>
<column name="tmp_117_reg_361">12, 0, 12, 0</column>
<column name="tmp_7_reg_412">32, 0, 32, 0</column>
<column name="tmp_reg_315">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, k2c_affine_matmul.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, k2c_affine_matmul.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, k2c_affine_matmul.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, k2c_affine_matmul.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, k2c_affine_matmul.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, k2c_affine_matmul.1, return value</column>
<column name="C_address0">out, 5, ap_memory, C, array</column>
<column name="C_ce0">out, 1, ap_memory, C, array</column>
<column name="C_we0">out, 1, ap_memory, C, array</column>
<column name="C_d0">out, 32, ap_memory, C, array</column>
<column name="C_q0">in, 32, ap_memory, C, array</column>
<column name="A_address0">out, 6, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_q0">in, 32, ap_memory, A, array</column>
<column name="B_address0">out, 11, ap_memory, B, array</column>
<column name="B_ce0">out, 1, ap_memory, B, array</column>
<column name="B_q0">in, 32, ap_memory, B, array</column>
<column name="d_address0">out, 5, ap_memory, d, array</column>
<column name="d_ce0">out, 1, ap_memory, d, array</column>
<column name="d_q0">in, 32, ap_memory, d, array</column>
<column name="outrows">in, 64, ap_none, outrows, scalar</column>
<column name="outcols">in, 64, ap_none, outcols, scalar</column>
<column name="innerdim">in, 64, ap_none, innerdim, scalar</column>
</table>
</item>
</section>
</profile>
