Simulator report for ddl_ctrlr
Wed Feb 20 16:10:15 2008
Quartus II Version 6.1 Build 201 11/27/2006 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 10.0 us      ;
; Simulation Netlist Size     ; 1484 nodes   ;
; Simulation Coverage         ;      10.61 % ;
; Total Number of Transitions ; 20180        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
; Device                      ; EP2S15F484C5 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Glitch Filtering                                                                           ; Off        ; Off           ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------------------------------------------+
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      10.61 % ;
; Total nodes checked                                 ; 1484         ;
; Total output ports checked                          ; 1602         ;
; Total output ports with complete 1/0-value coverage ; 170          ;
; Total output ports with no 1/0-value coverage       ; 1396         ;
; Total output ports with no 1-value coverage         ; 1417         ;
; Total output ports with no 0-value coverage         ; 1411         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; Node Name                                                              ; Output Port Name                                                       ; Output Port Type ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|pll                     ; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|_clk0                   ; clk0             ;
; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|pll                     ; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|_clk1                   ; clk1             ;
; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|pll                     ; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|_clk2                   ; clk2             ;
; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|pll                     ; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|_clk3                   ; clk3             ;
; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|pll                     ; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|_clk4                   ; clk4             ;
; |ddl_ctrlr|inst48                                                      ; |ddl_ctrlr|inst48                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~83                                    ; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~83                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~85                                    ; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~85                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~86                                    ; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~86                                    ; combout          ;
; |ddl_ctrlr|inst65                                                      ; |ddl_ctrlr|inst65                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|IDLE_RCB                                      ; |ddl_ctrlr|ddlctrlr:inst|IDLE_RCB                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WAIT_STATE1                                   ; |ddl_ctrlr|ddlctrlr:inst|WAIT_STATE1                                   ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~114                         ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~114                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~116                         ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~116                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TTC_RESET_STATE2                              ; |ddl_ctrlr|ddlctrlr:inst|TTC_RESET_STATE2                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TTC_RESET_STATE                               ; |ddl_ctrlr|ddlctrlr:inst|TTC_RESET_STATE                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TTC_RESET_STATE1                              ; |ddl_ctrlr|ddlctrlr:inst|TTC_RESET_STATE1                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~118                         ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~118                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~119                         ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~119                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~239                              ; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~239                              ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_MODULE                         ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_MODULE                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STRD_WAIT_STATE2                              ; |ddl_ctrlr|ddlctrlr:inst|STRD_WAIT_STATE2                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[5]~292                        ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[5]~292                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[5]                            ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[5]                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[3]~295                        ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[3]~295                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[3]~297                        ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[3]~297                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[2]~299                        ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[2]~299                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[2]~300                        ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[2]~300                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[2]~301                        ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[2]~301                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~305                        ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~305                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]                            ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[0]~309                        ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[0]~309                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[0]~310                        ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[0]~310                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[0]                            ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[0]                            ; combout          ;
; |ddl_ctrlr|inst53                                                      ; |ddl_ctrlr|inst53                                                      ; combout          ;
; |ddl_ctrlr|inst20                                                      ; |ddl_ctrlr|inst20                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[22]                                    ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[22]                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|LOAD_TTC_RESET_LENGHT_REG1     ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|LOAD_TTC_RESET_LENGHT_REG1     ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[3]           ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[3]           ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[7]           ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[7]           ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[1]           ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[1]           ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[2]           ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[2]           ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[4]           ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[4]           ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[6]           ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[6]           ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[5]           ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[5]           ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[0]           ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[0]           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRITE_fbTEN_pulse~1                           ; |ddl_ctrlr|ddlctrlr:inst|WRITE_fbTEN_pulse~1                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[2]                                ; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[2]                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|RDYRX~38                                      ; |ddl_ctrlr|ddlctrlr:inst|RDYRX~38                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[7]                                ; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[7]                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[6]                                ; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[6]                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2485                                        ; |ddl_ctrlr|ddlctrlr:inst|_~2485                                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[12]                                    ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[12]                                    ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|IDLE_RCB~85                                   ; |ddl_ctrlr|ddlctrlr:inst|IDLE_RCB~85                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|RDYRX~39                                      ; |ddl_ctrlr|ddlctrlr:inst|RDYRX~39                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~2486                                        ; |ddl_ctrlr|ddlctrlr:inst|_~2486                                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|IDLE_RCB~86                                   ; |ddl_ctrlr|ddlctrlr:inst|IDLE_RCB~86                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|STBWR~23                                      ; |ddl_ctrlr|ddlctrlr:inst|STBWR~23                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WAIT_STATE1~2                                 ; |ddl_ctrlr|ddlctrlr:inst|WAIT_STATE1~2                                 ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TTC_RESET_STATE2~2                            ; |ddl_ctrlr|ddlctrlr:inst|TTC_RESET_STATE2~2                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~2489                                        ; |ddl_ctrlr|ddlctrlr:inst|_~2489                                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_MODULE~1                       ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_MODULE~1                       ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[31]~0                                  ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[31]~0                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[3]~0                             ; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[3]~0                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_COUNTER[1]~1                          ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_COUNTER[1]~1                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~334                                         ; |ddl_ctrlr|ddlctrlr:inst|_~334                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[9]~1                          ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[9]~1                          ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[3]~70                               ; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[3]~70                               ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|LOAD_TTC_RESET_LENGHT_REG      ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|LOAD_TTC_RESET_LENGHT_REG      ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~421                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~421                       ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~421                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~422                       ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~425                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~425                       ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~425                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~426                       ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~429                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~429                       ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~429                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~430                       ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~433                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~433                       ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~433                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~434                       ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~437                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~437                       ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~437                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~438                       ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~441                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~441                       ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~441                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~442                       ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~445                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~445                       ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~445                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~446                       ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~449                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~449                       ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[26]~3        ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[26]~3        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[0]                      ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[0]                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_CLR[1]                                    ; |ddl_ctrlr|ddlctrlr:inst|CMD_CLR[1]                                    ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[7]~101                            ; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[7]~101                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[7]~1                              ; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[7]~1                              ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|RESET_SEQ_ERROR_FLAG                          ; |ddl_ctrlr|ddlctrlr:inst|RESET_SEQ_ERROR_FLAG                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[7]                                     ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[7]                                     ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[6]                                     ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[6]                                     ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[2]                                     ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[2]                                     ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[11]~0                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[11]~0                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[18]~0                           ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[18]~0                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[11]~3                    ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[11]~3                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~6                            ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~6                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_CLR[0]                                    ; |ddl_ctrlr|ddlctrlr:inst|CMD_CLR[0]                                    ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_SEQ_CONTROLLER~105            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_SEQ_CONTROLLER~105            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY3~3                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY3~3                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[15]~3           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[15]~3           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[7]~3               ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[7]~3               ; combout          ;
; |ddl_ctrlr|inst65~3                                                    ; |ddl_ctrlr|inst65~3                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[0]~75        ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[0]~75        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|$00002                                        ; |ddl_ctrlr|ddlctrlr:inst|$00002                                        ; combout          ;
; |ddl_ctrlr|CLK40DES1                                                   ; |ddl_ctrlr|CLK40DES1                                                   ; combout          ;
; |ddl_ctrlr|CLK40                                                       ; |ddl_ctrlr|CLK40                                                       ; combout          ;
; |ddl_ctrlr|SEG_CLOCK                                                   ; |ddl_ctrlr|SEG_CLOCK                                                   ; padio            ;
; |ddl_ctrlr|aux_clock                                                   ; |ddl_ctrlr|aux_clock                                                   ; padio            ;
; |ddl_ctrlr|foCLK                                                       ; |ddl_ctrlr|foCLK                                                       ; padio            ;
; |ddl_ctrlr|RESETn_to_SEGMENT                                           ; |ddl_ctrlr|RESETn_to_SEGMENT                                           ; padio            ;
; |ddl_ctrlr|tri_ctrl                                                    ; |ddl_ctrlr|tri_ctrl                                                    ; padio            ;
; |ddl_ctrlr|ena_ddl_reser                                               ; |ddl_ctrlr|ena_ddl_reser                                               ; padio            ;
; |ddl_ctrlr|main[5]                                                     ; |ddl_ctrlr|main[5]                                                     ; padio            ;
; |ddl_ctrlr|main[3]                                                     ; |ddl_ctrlr|main[3]                                                     ; padio            ;
; |ddl_ctrlr|main[2]                                                     ; |ddl_ctrlr|main[2]                                                     ; padio            ;
; |ddl_ctrlr|main[1]                                                     ; |ddl_ctrlr|main[1]                                                     ; padio            ;
; |ddl_ctrlr|main[0]                                                     ; |ddl_ctrlr|main[0]                                                     ; padio            ;
; |ddl_ctrlr|fbCTRLn                                                     ; |ddl_ctrlr|fbCTRLn~0                                                   ; combout          ;
; |ddl_ctrlr|fbTENn                                                      ; |ddl_ctrlr|fbTENn~0                                                    ; combout          ;
; |ddl_ctrlr|fbD[31]                                                     ; |ddl_ctrlr|fbD~0                                                       ; combout          ;
; |ddl_ctrlr|fbD[30]                                                     ; |ddl_ctrlr|fbD~1                                                       ; combout          ;
; |ddl_ctrlr|fbD[29]                                                     ; |ddl_ctrlr|fbD~2                                                       ; combout          ;
; |ddl_ctrlr|fbD[28]                                                     ; |ddl_ctrlr|fbD~3                                                       ; combout          ;
; |ddl_ctrlr|fbD[27]                                                     ; |ddl_ctrlr|fbD~4                                                       ; combout          ;
; |ddl_ctrlr|fbD[26]                                                     ; |ddl_ctrlr|fbD~5                                                       ; combout          ;
; |ddl_ctrlr|fbD[25]                                                     ; |ddl_ctrlr|fbD~6                                                       ; combout          ;
; |ddl_ctrlr|fbD[24]                                                     ; |ddl_ctrlr|fbD~7                                                       ; combout          ;
; |ddl_ctrlr|fbD[23]                                                     ; |ddl_ctrlr|fbD~8                                                       ; combout          ;
; |ddl_ctrlr|fbD[21]                                                     ; |ddl_ctrlr|fbD~10                                                      ; combout          ;
; |ddl_ctrlr|fbD[20]                                                     ; |ddl_ctrlr|fbD~11                                                      ; combout          ;
; |ddl_ctrlr|fbD[19]                                                     ; |ddl_ctrlr|fbD~12                                                      ; combout          ;
; |ddl_ctrlr|fbD[18]                                                     ; |ddl_ctrlr|fbD~13                                                      ; combout          ;
; |ddl_ctrlr|fbD[17]                                                     ; |ddl_ctrlr|fbD~14                                                      ; combout          ;
; |ddl_ctrlr|fbD[16]                                                     ; |ddl_ctrlr|fbD~15                                                      ; combout          ;
; |ddl_ctrlr|fbD[15]                                                     ; |ddl_ctrlr|fbD~16                                                      ; combout          ;
; |ddl_ctrlr|fbD[14]                                                     ; |ddl_ctrlr|fbD~17                                                      ; combout          ;
; |ddl_ctrlr|fbD[13]                                                     ; |ddl_ctrlr|fbD~18                                                      ; combout          ;
; |ddl_ctrlr|fbD[11]                                                     ; |ddl_ctrlr|fbD~20                                                      ; combout          ;
; |ddl_ctrlr|fbD[10]                                                     ; |ddl_ctrlr|fbD~21                                                      ; combout          ;
; |ddl_ctrlr|fbD[9]                                                      ; |ddl_ctrlr|fbD~22                                                      ; combout          ;
; |ddl_ctrlr|fbD[8]                                                      ; |ddl_ctrlr|fbD~23                                                      ; combout          ;
; |ddl_ctrlr|fbD[5]                                                      ; |ddl_ctrlr|fbD~26                                                      ; combout          ;
; |ddl_ctrlr|fbD[4]                                                      ; |ddl_ctrlr|fbD~27                                                      ; combout          ;
; |ddl_ctrlr|fbD[3]                                                      ; |ddl_ctrlr|fbD~28                                                      ; combout          ;
; |ddl_ctrlr|fbD[1]                                                      ; |ddl_ctrlr|fbD~30                                                      ; combout          ;
; |ddl_ctrlr|fbD[0]                                                      ; |ddl_ctrlr|fbD~31                                                      ; combout          ;
; |ddl_ctrlr|CLK40DES1~clkctrl                                           ; |ddl_ctrlr|CLK40DES1~clkctrl                                           ; outclk           ;
; |ddl_ctrlr|ddlctrlr:inst|$00002~clkctrl                                ; |ddl_ctrlr|ddlctrlr:inst|$00002~clkctrl                                ; outclk           ;
; |ddl_ctrlr|inst48~clkctrl                                              ; |ddl_ctrlr|inst48~clkctrl                                              ; outclk           ;
; |ddl_ctrlr|inst20~clkctrl                                              ; |ddl_ctrlr|inst20~clkctrl                                              ; outclk           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[26]~3clkctrl ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[26]~3clkctrl ; outclk           ;
; |ddl_ctrlr|inst53~clkctrl                                              ; |ddl_ctrlr|inst53~clkctrl                                              ; outclk           ;
; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|_clk0~clkctrl           ; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|_clk0~clkctrl           ; outclk           ;
; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|_clk2~clkctrl           ; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|_clk2~clkctrl           ; outclk           ;
; |ddl_ctrlr|aux_clock~clkctrl_e                                         ; |ddl_ctrlr|aux_clock~clkctrl_e                                         ; outclk           ;
; |ddl_ctrlr|foCLK~clkctrl_e                                             ; |ddl_ctrlr|foCLK~clkctrl_e                                             ; outclk           ;
; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|_clk3~clkctrl_d         ; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|_clk3~clkctrl_d         ; outclk           ;
; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|_clk1~clkctrl           ; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|_clk1~clkctrl           ; outclk           ;
; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|_clk4~clkctrl           ; |ddl_ctrlr|PLL0:inst44|altpll:altpll_component|_clk4~clkctrl           ; outclk           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[11]~0clkctrl         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[11]~0clkctrl         ; outclk           ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[9]~1clkctrl                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[9]~1clkctrl                   ; outclk           ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[18]~0clkctrl                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[18]~0clkctrl                    ; outclk           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[15]~3clkctrl    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[15]~3clkctrl    ; outclk           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_NEW_REG62                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_OTERM63                    ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_NEW_REG72               ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_OTERM73                 ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM51_NEW_REG154     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM51_OTERM155       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2486_RESYN190                               ; |ddl_ctrlr|ddlctrlr:inst|_~2486_RESYN190_BDD191                        ; combout          ;
; |ddl_ctrlr|inst11~114_RESYN192                                         ; |ddl_ctrlr|inst11~114_RESYN192_BDD193                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~86DUPLICATE                           ; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~86DUPLICATE                           ; combout          ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                     ; Output Port Name                                                                                                                                 ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA_1                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA_1                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|IDLE_LOCAL                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|IDLE_LOCAL                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_COLUMN                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEL_COLUMN                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE1                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE1                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~140                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~140                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF3                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF3                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEND_END                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|SEND_END                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_FUNCTION                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|SEL_FUNCTION                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STATEWR_2B                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|STATEWR_2B                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~141                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~141                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEND_END1                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|SEND_END1                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|END_SEL_SEG                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|END_SEL_SEG                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1d                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1d                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1e                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1e                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~142                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~142                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~143                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~143                                                                                                             ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|L0_OUT                                                                                                             ; |ddl_ctrlr|L0_DELAY:inst74|L0_OUT                                                                                                                ; regout           ;
; |ddl_ctrlr|inst21                                                                                                                             ; |ddl_ctrlr|inst21                                                                                                                                ; regout           ;
; |ddl_ctrlr|inst60                                                                                                                             ; |ddl_ctrlr|inst60                                                                                                                                ; regout           ;
; |ddl_ctrlr|inst59                                                                                                                             ; |ddl_ctrlr|inst59                                                                                                                                ; combout          ;
; |ddl_ctrlr|inst16                                                                                                                             ; |ddl_ctrlr|inst16                                                                                                                                ; regout           ;
; |ddl_ctrlr|inst29                                                                                                                             ; |ddl_ctrlr|inst29                                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_LOOP                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_LOOP                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[1] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[1]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[0] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[0]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[8] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[8]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[7] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[7]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[5] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[5]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[9] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[9]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[4] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[4]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[2] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[2]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[3] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[3]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[6] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[6]               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~87                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~87                                                                                                              ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn                                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn                                                                                                                 ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_LOOP_END                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|DATA_LOOP_END                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_LOOP                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|DATA_LOOP                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_WR1                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DATA_WR1                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_WR2                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DATA_WR2                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_WR3                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DATA_WR3                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_Rn/W~37                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOC_Rn/W~37                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|STATEWR_2                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|STATEWR_2                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STATEWR_1                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|STATEWR_1                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STATEWR_2A                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|STATEWR_2A                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_Rn/W~38                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOC_Rn/W~38                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1b                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1b                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1c                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1c                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1a                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1a                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[2]~623                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[2]~623                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_Rn/W                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|LOC_Rn/W                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WRITE_fbTEN_pulse                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|WRITE_fbTEN_pulse                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_TRANSFER                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_TRANSFER                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~8                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~8                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_L2A_WAITING                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|READ_L2A_WAITING                                                                                                        ; regout           ;
; |ddl_ctrlr|inst52                                                                                                                             ; |ddl_ctrlr|inst52                                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|ENA_L2LOOP                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|ENA_L2LOOP                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~7                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~7                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~237                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~237                                                                                                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT2                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT2                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[3]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[3]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[1]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[1]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[2]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[2]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[0]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[0]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CLEAR_COMMAND~103                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|CLEAR_COMMAND~103                                                                                                       ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~238                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~238                                                                                                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_END                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_END                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_PEDLOOP                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|READ_PEDLOOP                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]~291                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]~291                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_BEN_WAIT                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|READ_BEN_WAIT                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_DIR_WAIT                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|READ_DIR_WAIT                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_WAIT_FOR_EOBTR                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|READ_WAIT_FOR_EOBTR                                                                                                     ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_SEQ_ERROR_FLAG                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|READ_SEQ_ERROR_FLAG                                                                                                     ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~115                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~115                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_EOBTR                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_EOBTR                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STRD_DIR_WAIT                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|STRD_DIR_WAIT                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_START                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_START                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT1                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT1                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~117                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~117                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SET_L1A_LATENCY_STATE                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|SET_L1A_LATENCY_STATE                                                                                                   ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|IDLE_RCB~83                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|IDLE_RCB~83                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE1                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE1                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE2                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE2                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE3                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE3                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[27]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[27]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~624                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~624                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF1                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF1                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF2                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF2                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~625                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~625                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|STATUS_READ1                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|STATUS_READ1                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STATUS_READ2                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|STATUS_READ2                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~626                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~626                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[3]                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[3]                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS_1                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS_1                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS_2                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS_2                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~627                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~627                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|OPEN_DATA_1                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|OPEN_DATA_1                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|OPEN_DATA_2                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|OPEN_DATA_2                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA_2                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA_2                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~628                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~628                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~629                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~629                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[26]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[26]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[2]                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[2]                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[6]~630                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[6]~630                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[25]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[25]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[1]                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[1]                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[5]~631                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[5]~631                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[24]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[24]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[0]                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[0]                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[4]~632                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[4]~632                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[2]~633                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[2]~633                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[30]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[30]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[2]~634                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[2]~634                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[29]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[29]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[1]~635                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[1]~635                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_COUNTER[1]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_COUNTER[1]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[1]~636                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[1]~636                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[1]~637                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[1]~637                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[28]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[28]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~638                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~638                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE2                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE2                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~639                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~639                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_COUNTER[0]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_COUNTER[0]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~640                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~640                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|RCB_END_LOOP                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|RCB_END_LOOP                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|END_LOOP                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|END_LOOP                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|int_fbCTRLn~90                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|int_fbCTRLn~90                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|END_ALL                                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|END_ALL                                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STRD_WAIT_STATE2a                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|STRD_WAIT_STATE2a                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS_LOOP                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS_LOOP                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_EOB                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|READ_EOB                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_EOB1                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|READ_EOB1                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT3                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT3                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_END                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_END                                                                                                          ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]~293                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]~293                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_STATE1                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_STATE1                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]~294                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]~294                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_HEADER_START                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|READ_HEADER_START                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_WAITFORHEADER                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|READ_WAITFORHEADER                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[3]~296                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[3]~296                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO_1                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO_1                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO_2                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO_2                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[2]~298                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[2]~298                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_STATE                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_STATE                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~302                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~302                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEND_LAST_SEGMENT_WORD_2                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|SEND_LAST_SEGMENT_WORD_2                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~303                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~303                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~304                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~304                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEND_LAST_SEGMENT_WORD_1                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|SEND_LAST_SEGMENT_WORD_1                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~306                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~306                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~307                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~307                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[0]~308                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[0]~308                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|CHECK_ANALOG_READOUT                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|CHECK_ANALOG_READOUT                                                                                                    ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[6]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[6]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[6]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[6]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[5]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[5]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[5]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[5]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2476                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2476                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[3]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[3]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[3]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[3]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[9]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[9]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[9]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[9]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2477                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2477                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[8]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[8]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[8]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[8]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[4]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[4]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[4]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[4]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2478                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2478                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[2]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[2]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[2]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[2]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[0]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[0]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[0]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[0]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2479                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2479                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[7]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[7]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[7]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[7]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[1]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[1]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[1]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[1]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2480                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2480                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~465                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~465                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA_1~2                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA_1~2                                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_SR                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_SR                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_DATA_LOOP                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|LOC_DATA_LOOP                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_START                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_START                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2481                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2481                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|IDLE_LOCAL~2                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|IDLE_LOCAL~2                                                                                                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE~2                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE~2                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_END                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_END                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2482                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2482                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_COLUMN~35                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|SEL_COLUMN~35                                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_STATUS                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|READ_STATUS                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~498                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~498                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEND_END~2                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEND_END~2                                                                                                              ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_FUNCTION~2                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|SEL_FUNCTION~2                                                                                                          ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|IDLE                                                                                                               ; |ddl_ctrlr|L0_DELAY:inst74|IDLE                                                                                                                  ; regout           ;
; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[3]                                                                                                         ; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[3]                                                                                                            ; regout           ;
; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[1]                                                                                                         ; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[1]                                                                                                            ; regout           ;
; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[2]                                                                                                         ; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[2]                                                                                                            ; regout           ;
; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[0]                                                                                                         ; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[0]                                                                                                            ; regout           ;
; |ddl_ctrlr|L0_DELAY:inst74|_~66                                                                                                               ; |ddl_ctrlr|L0_DELAY:inst74|_~66                                                                                                                  ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|L0_OUT~22                                                                                                          ; |ddl_ctrlr|L0_DELAY:inst74|L0_OUT~22                                                                                                             ; combout          ;
; |ddl_ctrlr|inst67                                                                                                                             ; |ddl_ctrlr|inst67                                                                                                                                ; regout           ;
; |ddl_ctrlr|inst13                                                                                                                             ; |ddl_ctrlr|inst13                                                                                                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[21]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[21]                                               ; regout           ;
; |ddl_ctrlr|inst16~22                                                                                                                          ; |ddl_ctrlr|inst16~22                                                                                                                             ; combout          ;
; |ddl_ctrlr|inst29~32                                                                                                                          ; |ddl_ctrlr|inst29~32                                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[21]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[21]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[23]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[23]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_LOOP~2                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_LOOP~2                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE~98                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE~98                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~103                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~103                                                                                                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~104                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~104                                                                                                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~80                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~80                                                                                                             ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|full_dff                                    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|full_dff                                       ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|valid_wreq~24                               ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|valid_wreq~24                                  ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita0   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita0      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita0   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita0~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita1   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita1      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita1   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita1~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|empty_dff                                   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|empty_dff                                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|valid_rreq                                  ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|valid_rreq                                     ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~67                                        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~67                                           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita2   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita2      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita2   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita2~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita3   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita3      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita3   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita3~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita4   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita4      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita4   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita4~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita5   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita5      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita5   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita5~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita6   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita6      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita6   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita6~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita7   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita7      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita7   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita7~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita8   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita8      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita8   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita8~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita9   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita9      ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~494                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~494                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_WR1~2                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|DATA_WR1~2                                                                                                              ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|STATEWR_1~74                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|STATEWR_1~74                                                                                                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~2483                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2483                                                                                                                  ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[19]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[19]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[18]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[18]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[16]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[16]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~127                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~127                                                                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[22]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[22]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[3]                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[3]                                                                                  ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[14]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[14]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~128                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~128                                                                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[21]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[21]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[2]                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[2]                                                                                  ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[13]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[13]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[20]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[20]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[1]                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[1]                                                                                  ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~129                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~129                                                                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~130                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~130                                                                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[23]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[23]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[4]                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[4]                                                                                  ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[15]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[15]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[11]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[11]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[17]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[17]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[9]                                                                                  ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[9]                                                                                     ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~132                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~132                                                                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[26]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[26]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[7]                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[7]                                                                                  ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[24]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[24]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[5]                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[5]                                                                                  ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[12]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[12]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~134                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~134                                                                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[25]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[25]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[6]                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[6]                                                                                  ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[10]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[10]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~135                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~135                                                                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~136                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~136                                                                                                    ; combout          ;
; |ddl_ctrlr|inst11~111                                                                                                                         ; |ddl_ctrlr|inst11~111                                                                                                                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WRITE_fbTEN                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|WRITE_fbTEN                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_PULSE_fbTEN                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|READ_PULSE_fbTEN                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_TRANSFER~2                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_TRANSFER~2                                                                                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DISABLE_L2~0                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|DISABLE_L2~0                                                                                                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_L2A_WAITING~100                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|READ_L2A_WAITING~100                                                                                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_L2A_WAITING~101                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|READ_L2A_WAITING~101                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_2                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_2                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_3                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_3                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_3a                                                                                               ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_3a                                                                                                  ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_MISSING_2                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_MISSING_2                                                                                                 ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_4a                                                                                               ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_4a                                                                                                  ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_MISSING_3                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_MISSING_3                                                                                                 ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_PULSE                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_PULSE                                                                                                     ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[3]                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[3]                                                                                                          ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[1]                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[1]                                                                                                          ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[0]                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[0]                                                                                                          ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[4]                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[4]                                                                                                          ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[5]                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[5]                                                                                                          ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|ENA_L2LOOP~100                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|ENA_L2LOOP~100                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~287                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~287                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[15]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[15]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2484                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2484                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~335                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~335                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|CLEAR_COMMAND~104                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|CLEAR_COMMAND~104                                                                                                       ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[13]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[13]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[14]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[14]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|EOBTR~11                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|EOBTR~11                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_END~2                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_END~2                                                                                                       ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO~71                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO~71                                                                                                     ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_BEN_WAIT~2                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|READ_BEN_WAIT~2                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~155                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~155                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_DIR_WAIT~2                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|READ_DIR_WAIT~2                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WAIT_STATE1~51                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|WAIT_STATE1~51                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_WAIT_FOR_EOBTR~75                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|READ_WAIT_FOR_EOBTR~75                                                                                                  ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_END                                                                                                           ; |ddl_ctrlr|header:inst78|HEADER_END                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~162                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~162                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START~79                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START~79                                                                                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_EOBTR~2                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_EOBTR~2                                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|STRD_DIR_WAIT~2                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|STRD_DIR_WAIT~2                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_START~2                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_START~2                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT1~2                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT1~2                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~2488                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2488                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~2490                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2490                                                                                                                  ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|FINAL_STATE                                                                                           ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|FINAL_STATE                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_1~107                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_1~107                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~456                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~456                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS_1~2                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS_1~2                                                                                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~460                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~460                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~464                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~464                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|op_1~108                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_1~108                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|op_1~109                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_1~109                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~2491                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2491                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|op_3~20                                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|op_3~20                                                                                                                 ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~2492                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2492                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|END_ALL~2                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|END_ALL~2                                                                                                               ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~2493                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2493                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|STRD_WAIT_STATE2a~2                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|STRD_WAIT_STATE2a~2                                                                                                     ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS_LOOP~2                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS_LOOP~2                                                                                                       ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|ANALOG_READOUT_SR                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|ANALOG_READOUT_SR                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_EOB~115                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|READ_EOB~115                                                                                                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_EOB~2                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|READ_EOB~2                                                                                                              ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~292                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~292                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_STATE1~2                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_STATE1~2                                                                                                     ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO~57                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO~57                                                                                                      ; combout          ;
; |ddl_ctrlr|header:inst78|IDLE~166                                                                                                             ; |ddl_ctrlr|header:inst78|IDLE~166                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO_1~2                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO_1~2                                                                                                     ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_STATE~2                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_STATE~2                                                                                                       ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~174                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~174                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~149                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~149                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~149                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~150                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~153                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~153                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~153                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~154                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~157                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~157                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~157                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~158                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~161                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~161                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~161                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~162                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~165                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~165                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~165                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~166                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~169                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~169                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~169                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~170                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~173                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~173                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~173                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~174                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~177                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~177                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~177                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~178                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~181                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~181                                                                                                                ; sumout           ;
; |ddl_ctrlr|inst34                                                                                                                             ; |ddl_ctrlr|inst34                                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_SR~13                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_SR~13                                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_DATA_LOOP~23                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOC_DATA_LOOP~23                                                                                                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_START~14                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_START~14                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~476                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~476                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_STATUS~31                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|READ_STATUS~31                                                                                                          ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|END_STATE                                                                                                          ; |ddl_ctrlr|L0_DELAY:inst74|END_STATE                                                                                                             ; regout           ;
; |ddl_ctrlr|L0_DELAY:inst74|IDLE~27                                                                                                            ; |ddl_ctrlr|L0_DELAY:inst74|IDLE~27                                                                                                               ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|op_1~107                                                                                                           ; |ddl_ctrlr|L0_DELAY:inst74|op_1~107                                                                                                              ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|op_1~108                                                                                                           ; |ddl_ctrlr|L0_DELAY:inst74|op_1~108                                                                                                              ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|op_1~109                                                                                                           ; |ddl_ctrlr|L0_DELAY:inst74|op_1~109                                                                                                              ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_BUSY_RESET                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_BUSY_RESET                                                                                                     ; regout           ;
; |ddl_ctrlr|inst15                                                                                                                             ; |ddl_ctrlr|inst15                                                                                                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[20]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[20]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[19]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[19]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[18]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[18]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[17]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[17]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[16]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[16]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[15]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[15]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[14]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[14]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[13]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[13]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[12]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[12]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[11]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[11]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[10]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[10]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[9]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[9]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[8]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[8]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[7]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[7]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[6]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[6]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[5]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[5]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[4]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[4]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[3]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[3]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[2]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[2]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[1]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[1]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[0]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[0]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita0                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita0                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita0                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita0~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita1                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita1                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita1                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita1~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita2                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita2                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita2                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita2~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita3                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita3                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita3                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita3~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita4                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita4                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita4                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita4~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita5                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita5                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita5                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita5~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita6                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita6                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita6                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita6~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita7                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita7                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita7                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita7~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita8                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita8                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita8                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita8~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita9                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita9                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita9                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita9~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita10                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita10                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita10                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita10~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita11                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita11                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita11                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita11~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita12                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita12                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita12                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita12~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita13                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita13                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita13                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita13~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita14                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita14                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita14                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita14~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita15                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita15                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita15                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita15~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita16                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita16                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita16                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita16~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita17                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita17                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita17                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita17~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita18                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita18                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita18                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita18~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita19                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita19                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita19                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita19~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita20                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita20                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita20                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita20~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita21                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita21                                      ; sumout           ;
; |ddl_ctrlr|inst57                                                                                                                             ; |ddl_ctrlr|inst57                                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FIFO_DATA_ENABLE                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|FIFO_DATA_ENABLE                                                                                                        ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_WRD0                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD0                                                                                                             ; regout           ;
; |ddl_ctrlr|header:inst78|IDLE                                                                                                                 ; |ddl_ctrlr|header:inst78|IDLE                                                                                                                    ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[0]~986                                                                                                        ; |ddl_ctrlr|header:inst78|fbDtri[0]~986                                                                                                           ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_WRD3                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD3                                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[1]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[1]                                                                                             ; regout           ;
; |ddl_ctrlr|header:inst78|HEADER_WRD5                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD5                                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[1]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[1]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[13]~987                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[13]~987                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_WRD4                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD4                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|ERROR_BIT_ENA                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|ERROR_BIT_ENA                                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|_~359                                                                                                                ; |ddl_ctrlr|header:inst78|_~359                                                                                                                   ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_WRD6                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD6                                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[9]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[9]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|HEADER_WRD2                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD2                                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[1]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[1]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[13]~988                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[13]~988                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[1]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[1]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[31]~1564                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[31]~1564                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[1]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[1]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[5]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[5]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[13]~1565                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[13]~1565                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[13]~1566                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[13]~1566                                                                                                         ; combout          ;
; |ddl_ctrlr|87[13]~1235                                                                                                                        ; |ddl_ctrlr|87[13]~1235                                                                                                                           ; combout          ;
; |ddl_ctrlr|87[21]~1236                                                                                                                        ; |ddl_ctrlr|87[21]~1236                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~576                                       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~576                                          ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~577                                       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~577                                          ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~578                                       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~578                                          ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|usedw_is_1_dff                              ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|usedw_is_1_dff                                 ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|usedw_is_0_dff                              ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|usedw_is_0_dff                                 ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~579                                       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~579                                          ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~580                                       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~580                                          ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~0                                         ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~0                                            ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a12       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[12]                ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a12       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[13]                ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a12       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[19]                ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a12       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[20]                ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[0]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[0]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[0]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[0]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[12]~989                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[12]~989                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[8]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[8]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[0]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[0]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[12]~990                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[12]~990                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[0]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[0]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[0]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[0]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[4]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[4]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[12]~1567                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[12]~1567                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[12]~1568                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[12]~1568                                                                                                         ; combout          ;
; |ddl_ctrlr|87[12]~1237                                                                                                                        ; |ddl_ctrlr|87[12]~1237                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[8]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[8]                                                                                                        ; regout           ;
; |ddl_ctrlr|87[20]~1238                                                                                                                        ; |ddl_ctrlr|87[20]~1238                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[8]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[8]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[8]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[8]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[20]~991                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[20]~991                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[8]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[8]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|HEADER_WRD1                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD1                                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[6]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[6]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[20]~992                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[20]~992                                                                                                          ; combout          ;
; |ddl_ctrlr|87[20]~1239                                                                                                                        ; |ddl_ctrlr|87[20]~1239                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[7]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[7]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[7]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[7]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[19]~993                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[19]~993                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[7]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[7]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[5]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[5]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[19]~994                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[19]~994                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[31]~1569                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[31]~1569                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[7]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[7]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[11]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[11]                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[19]~1570                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[19]~1570                                                                                                         ; combout          ;
; |ddl_ctrlr|87[19]~1240                                                                                                                        ; |ddl_ctrlr|87[19]~1240                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[31]~0                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[31]~0                                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[5]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[5]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[3]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[3]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[5]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[5]                                                                                             ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[17]~995                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[17]~995                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[5]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[5]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_A[1]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_A[1]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[17]~996                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[17]~996                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[17]~997                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[17]~997                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[5]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[5]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[9]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[9]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[17]~1571                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[17]~1571                                                                                                         ; combout          ;
; |ddl_ctrlr|87[17]~1241                                                                                                                        ; |ddl_ctrlr|87[17]~1241                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[7]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[7]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[9]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[9]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[21]~998                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[21]~998                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[9]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[9]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[9]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[9]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[21]~999                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[21]~999                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[9]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[9]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[21]~1572                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[21]~1572                                                                                                         ; combout          ;
; |ddl_ctrlr|87[21]~1242                                                                                                                        ; |ddl_ctrlr|87[21]~1242                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[4]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[4]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[2]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[2]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[4]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[4]                                                                                             ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[16]~1000                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[16]~1000                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[4]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[4]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_A[0]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_A[0]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[16]~1001                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[16]~1001                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[16]~1002                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[16]~1002                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[4]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[4]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[8]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[8]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[16]~1573                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[16]~1573                                                                                                         ; combout          ;
; |ddl_ctrlr|87[16]~1243                                                                                                                        ; |ddl_ctrlr|87[16]~1243                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a14       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[14]                ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a14       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[16]                ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a14       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[17]                ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a14       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[21]                ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[2]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[2]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[0]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[0]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[2]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[2]                                                                                             ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[14]~1003                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[14]~1003                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[2]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[2]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[10]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[10]                                                                                        ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[14]~1004                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[14]~1004                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[14]~1005                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[14]~1005                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[2]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[2]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[2]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[2]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[6]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[6]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[14]~1574                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[14]~1574                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[14]~1575                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[14]~1575                                                                                                         ; combout          ;
; |ddl_ctrlr|87[14]~1244                                                                                                                        ; |ddl_ctrlr|87[14]~1244                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a15       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[15]                ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a15       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[18]                ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a15       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[30]                ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a15       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[31]                ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[3]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[3]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[1]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[1]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[3]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[3]                                                                                             ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[15]~1006                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[15]~1006                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[3]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[3]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[11]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[11]                                                                                        ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[15]~1007                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[15]~1007                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[15]~1008                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[15]~1008                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[3]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[3]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[3]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[3]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[7]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[7]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[15]~1576                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[15]~1576                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[15]~1577                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[15]~1577                                                                                                         ; combout          ;
; |ddl_ctrlr|87[15]~1245                                                                                                                        ; |ddl_ctrlr|87[15]~1245                                                                                                                           ; combout          ;
; |ddl_ctrlr|inst24                                                                                                                             ; |ddl_ctrlr|inst24                                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|int_fbTENn~90                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|int_fbTENn~90                                                                                                           ; combout          ;
; |ddl_ctrlr|inst9                                                                                                                              ; |ddl_ctrlr|inst9                                                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[6]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[6]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[6]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[6]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[18]~1009                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[18]~1009                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[6]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[6]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[4]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[4]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[18]~1010                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[18]~1010                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[6]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[6]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[10]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[10]                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[18]~1578                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[18]~1578                                                                                                         ; combout          ;
; |ddl_ctrlr|87[18]~1246                                                                                                                        ; |ddl_ctrlr|87[18]~1246                                                                                                                           ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~449                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~450                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~453                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~453                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~453                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~454                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~457                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~457                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~457                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~458                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~461                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~461                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~461                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~462                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~465                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~465                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~465                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~466                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~469                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~469                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~469                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~470                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~473                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~473                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~473                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~474                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~477                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~477                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~477                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~478                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~481                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~481                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~481                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~482                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~485                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~485                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~485                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~486                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~489                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~489                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~489                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~490                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~493                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~493                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~493                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~494                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~497                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~497                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~497                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~498                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~501                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~501                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~501                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~502                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~505                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~505                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~505                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~506                                                                                                 ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[3]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[3]                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[2]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[2]                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[1]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[1]                                                                                                ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~509                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~509                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~509                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~510                                                                                                 ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[4]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[4]                                                                                                ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~513                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~513                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~513                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~514                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~517                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~517                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~517                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~518                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~521                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~521                                                                                                 ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[7]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[7]                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[5]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[5]                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[6]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[6]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1a                                                                                               ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1a                                                                                                  ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEND_L2                                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEND_L2                                                                                                      ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_2~2                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_2~2                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_2a                                                                                               ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_2a                                                                                                  ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_MISSING_1                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_MISSING_1                                                                                                 ; regout           ;
; |ddl_ctrlr|header:inst78|HEADER_WRD7                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD7                                                                                                             ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|FINAL_STATE~2                                                                                         ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|FINAL_STATE~2                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG~106                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG~106                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|ANALOG_READOUT_SR~13                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|ANALOG_READOUT_SR~13                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[7]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[7]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[31]~1011                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[31]~1011                                                                                                         ; combout          ;
; |ddl_ctrlr|87[31]~1247                                                                                                                        ; |ddl_ctrlr|87[31]~1247                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[6]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[6]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[30]~1012                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[30]~1012                                                                                                         ; combout          ;
; |ddl_ctrlr|87[30]~1248                                                                                                                        ; |ddl_ctrlr|87[30]~1248                                                                                                                           ; combout          ;
; |ddl_ctrlr|87[29]~1249                                                                                                                        ; |ddl_ctrlr|87[29]~1249                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[5]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[5]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[29]~1013                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[29]~1013                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[17]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[17]                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~414                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~414                                                                                                                   ; combout          ;
; |ddl_ctrlr|87[29]~1250                                                                                                                        ; |ddl_ctrlr|87[29]~1250                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[4]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[4]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[28]~1014                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[28]~1014                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[16]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[16]                                                                                                       ; regout           ;
; |ddl_ctrlr|87[28]~1251                                                                                                                        ; |ddl_ctrlr|87[28]~1251                                                                                                                           ; combout          ;
; |ddl_ctrlr|87[28]~1252                                                                                                                        ; |ddl_ctrlr|87[28]~1252                                                                                                                           ; combout          ;
; |ddl_ctrlr|87[27]~1253                                                                                                                        ; |ddl_ctrlr|87[27]~1253                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[3]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[3]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[27]~1015                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[27]~1015                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[15]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[15]                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~416                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~416                                                                                                                   ; combout          ;
; |ddl_ctrlr|87[27]~1254                                                                                                                        ; |ddl_ctrlr|87[27]~1254                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a26       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[26]                ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a26       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[27]                ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a26       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[28]                ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a26       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[29]                ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[2]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[2]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[26]~1016                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[26]~1016                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[14]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[14]                                                                                                       ; regout           ;
; |ddl_ctrlr|87[26]~1255                                                                                                                        ; |ddl_ctrlr|87[26]~1255                                                                                                                           ; combout          ;
; |ddl_ctrlr|87[26]~1256                                                                                                                        ; |ddl_ctrlr|87[26]~1256                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[24]~1579                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[24]~1579                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[1]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[1]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[25]~1017                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[25]~1017                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[13]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[13]                                                                                                       ; regout           ;
; |ddl_ctrlr|87[25]~1257                                                                                                                        ; |ddl_ctrlr|87[25]~1257                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[0]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[0]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[24]~1018                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[24]~1018                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[12]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[12]                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[24]~1580                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[24]~1580                                                                                                         ; combout          ;
; |ddl_ctrlr|87[24]~1258                                                                                                                        ; |ddl_ctrlr|87[24]~1258                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[11]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[11]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[11]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[11]                                                                                        ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[23]~1019                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[23]~1019                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[11]                                                                                       ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[11]                                                                                          ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[23]~1020                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[23]~1020                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[11]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[11]                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[23]~1581                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[23]~1581                                                                                                         ; combout          ;
; |ddl_ctrlr|87[23]~1259                                                                                                                        ; |ddl_ctrlr|87[23]~1259                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a22       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[22]                ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a22       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[23]                ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a22       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[24]                ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a22       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[25]                ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[10]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[10]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[10]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[10]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[10]                                                                                       ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[10]                                                                                          ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[22]~1021                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[22]~1021                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[22]~1022                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[22]~1022                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[10]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[10]                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[22]~1582                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[22]~1582                                                                                                         ; combout          ;
; |ddl_ctrlr|87[22]~1260                                                                                                                        ; |ddl_ctrlr|87[22]~1260                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[11]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[11]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[11]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[11]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[11]~1023                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[11]~1023                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[11]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[11]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[11]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[11]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[11]                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[11]                                                                                               ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[7]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[7]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[11]~1024                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[11]~1024                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[11]~1025                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[11]~1025                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[3]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[3]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[3]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[3]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[11]~1583                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[11]~1583                                                                                                         ; combout          ;
; |ddl_ctrlr|87[11]~1261                                                                                                                        ; |ddl_ctrlr|87[11]~1261                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[10]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[10]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[10]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[10]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[10]~1026                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[10]~1026                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[10]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[10]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[10]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[10]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[10]                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[10]                                                                                               ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[6]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[6]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[10]~1027                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[10]~1027                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[10]~1028                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[10]~1028                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[2]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[2]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[2]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[2]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[10]~1584                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[10]~1584                                                                                                         ; combout          ;
; |ddl_ctrlr|87[10]~1262                                                                                                                        ; |ddl_ctrlr|87[10]~1262                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[9]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[9]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[9]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[9]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[9]~1029                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[9]~1029                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[9]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[9]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[9]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[9]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[9]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[9]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[5]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[5]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[9]~1030                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[9]~1030                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[9]~1031                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[9]~1031                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[1]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[1]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[1]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[1]                                                                                                              ; regout           ;
; |ddl_ctrlr|87[9]~1263                                                                                                                         ; |ddl_ctrlr|87[9]~1263                                                                                                                            ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a8        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[8]                 ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a8        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[9]                 ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a8        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[10]                ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a8        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[11]                ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[8]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[8]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[8]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[8]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[8]~1032                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[8]~1032                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[8]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[8]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[8]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[8]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[8]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[8]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[4]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[4]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[8]~1033                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[8]~1033                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[8]~1034                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[8]~1034                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[0]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[0]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[8]~1585                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[8]~1585                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[0]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[0]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[8]~1586                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[8]~1586                                                                                                          ; combout          ;
; |ddl_ctrlr|87[8]~1264                                                                                                                         ; |ddl_ctrlr|87[8]~1264                                                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[7]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[7]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[7]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[7]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[7]~1035                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[7]~1035                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[7]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[7]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[7]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[7]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[7]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[7]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[3]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[3]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[7]~1036                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[7]~1036                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[7]~1037                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[7]~1037                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[7]~1587                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[7]~1587                                                                                                          ; combout          ;
; |ddl_ctrlr|87[7]~1265                                                                                                                         ; |ddl_ctrlr|87[7]~1265                                                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[6]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[6]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[6]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[6]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[6]~1038                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[6]~1038                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[6]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[6]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[6]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[6]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[6]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[6]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[2]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[2]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[6]~1039                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[6]~1039                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[6]~1040                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[6]~1040                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[6]~1588                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[6]~1588                                                                                                          ; combout          ;
; |ddl_ctrlr|87[6]~1266                                                                                                                         ; |ddl_ctrlr|87[6]~1266                                                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[5]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[5]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[5]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[5]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[5]~1041                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[5]~1041                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[5]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[5]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[5]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[5]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[5]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[5]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[1]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[1]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[5]~1042                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[5]~1042                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[5]~1043                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[5]~1043                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[5]                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[5]                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[5]~1589                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[5]~1589                                                                                                          ; combout          ;
; |ddl_ctrlr|87[5]~1267                                                                                                                         ; |ddl_ctrlr|87[5]~1267                                                                                                                            ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a4        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[4]                 ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a4        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[5]                 ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a4        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[6]                 ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a4        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[7]                 ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[4]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[4]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[4]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[4]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[4]~1044                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[4]~1044                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[4]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[4]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[4]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[4]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[4]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[4]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[0]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[0]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[4]~1045                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[4]~1045                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[4]~1046                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[4]~1046                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[4]                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[4]                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[4]~1590                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[4]~1590                                                                                                          ; combout          ;
; |ddl_ctrlr|87[4]~1268                                                                                                                         ; |ddl_ctrlr|87[4]~1268                                                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[3]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[3]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[3]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[3]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[3]~1047                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[3]~1047                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[3]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[3]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[3]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[3]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[3]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[3]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[11]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[11]                                                                                        ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[3]~1048                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[3]~1048                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[3]~1049                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[3]~1049                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[3]                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[3]                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[3]~1591                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[3]~1591                                                                                                          ; combout          ;
; |ddl_ctrlr|87[3]~1269                                                                                                                         ; |ddl_ctrlr|87[3]~1269                                                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[2]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[2]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[2]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[2]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[2]~1050                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[2]~1050                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[2]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[2]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[2]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[2]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[2]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[2]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[10]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[10]                                                                                        ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[2]~1051                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[2]~1051                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[2]~1052                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[2]~1052                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[2]~1592                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[2]~1592                                                                                                          ; combout          ;
; |ddl_ctrlr|87[2]~1270                                                                                                                         ; |ddl_ctrlr|87[2]~1270                                                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[1]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[1]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[1]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[1]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[1]~1053                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[1]~1053                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[1]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[1]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[1]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[1]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[1]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[1]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[9]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[9]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[1]~1054                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[1]~1054                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[1]~1055                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[1]~1055                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[1]                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[1]                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[1]~1593                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[1]~1593                                                                                                          ; combout          ;
; |ddl_ctrlr|87[1]~1271                                                                                                                         ; |ddl_ctrlr|87[1]~1271                                                                                                                            ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a0        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[0]                 ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a0        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[1]                 ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a0        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[2]                 ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a0        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[3]                 ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[0]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[0]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[0]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[0]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[0]~1056                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[0]~1056                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[0]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[0]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[0]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[0]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[0]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[0]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[8]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[8]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[0]~1057                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[0]~1057                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[0]~1058                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[0]~1058                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[0]                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[0]                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[0]~1594                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[0]~1594                                                                                                          ; combout          ;
; |ddl_ctrlr|87[0]~1272                                                                                                                         ; |ddl_ctrlr|87[0]~1272                                                                                                                            ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|_~67                                                                                                               ; |ddl_ctrlr|L0_DELAY:inst74|_~67                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_BUSY_RESET~87                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_BUSY_RESET~87                                                                                                  ; combout          ;
; |ddl_ctrlr|inst11                                                                                                                             ; |ddl_ctrlr|inst11                                                                                                                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[0]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[0]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[1]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[1]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[2]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[2]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[3]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[3]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[4]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[4]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[5]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[5]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[6]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[6]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[7]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[7]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[8]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[8]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[9]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[9]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|rd_ptr_lsb                                  ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|rd_ptr_lsb                                     ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[0]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[0]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[0]~646                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[0]~646                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[0]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[0]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[1]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[1]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[1]~647                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[1]~647                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[1]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[1]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[2]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[2]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[2]~648                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[2]~648                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[2]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[2]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[3]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[3]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[3]~649                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[3]~649                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[3]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[3]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[4]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[4]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[4]~650                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[4]~650                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[4]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[4]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[5]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[5]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[5]~651                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[5]~651                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[5]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[5]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[6]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[6]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[6]~652                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[6]~652                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[6]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[6]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[7]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[7]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[7]~653                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[7]~653                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[7]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[7]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[8]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[8]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[8]~654                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[8]~654                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[8]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[8]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[9]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[9]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[9]~655                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[9]~655                        ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_WRD0~241                                                                                                      ; |ddl_ctrlr|header:inst78|HEADER_WRD0~241                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_SOFT_TRIG                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_SOFT_TRIG                                                                                                 ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_DISCRIMINATION                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_DISCRIMINATION                                                                                       ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_MISSING                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_MISSING                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_1~28                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_1~28                                                                                               ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~181                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~181                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~181                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~182                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~185                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~185                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~185                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~186                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~189                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~189                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~189                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~190                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~193                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~193                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~193                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~194                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~197                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~197                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~197                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~198                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[11]~99                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[11]~99                                                                                             ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|usedw_will_be_1~1                           ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|usedw_will_be_1~1                              ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~76                                        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~76                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_FLAG                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_FLAG                                                                                                     ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_FLAG                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_FLAG                                                                                                     ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_FLAG                                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_FLAG                                                                                                      ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY3                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY3                                                                                               ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0~44                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0~44                                                                                               ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~201                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~201                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~201                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~202                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~205                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~205                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~205                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~206                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~209                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~209                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~209                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~210                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~213                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~213                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~213                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~214                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~217                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~217                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~217                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~218                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~221                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~221                                                                                                                ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_VIOLATION                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_VIOLATION                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9~26                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9~26                                                                                               ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|$00003                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|$00003                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[16]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[16]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[19]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[19]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[17]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[17]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[18]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[18]                                                                                                              ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1515                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1515                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_VIOLATION                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_VIOLATION                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_MISSING                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_MISSING                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_L1_MISSING                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_L1_MISSING                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_1~89                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_1~89                                                                                                ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[15]                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[15]                                                                                       ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[14]                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[14]                                                                                       ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[13]                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[13]                                                                                       ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[12]                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[12]                                                                                       ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~273                                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~273                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[11]                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[11]                                                                                       ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[10]                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[10]                                                                                       ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[9]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[9]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~274                                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~274                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[6]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[6]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[8]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[8]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[7]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[7]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~275                                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~275                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[5]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[5]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[3]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[3]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[1]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[1]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[0]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[0]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[4]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[4]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[2]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[2]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~276                                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~276                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_13~167                                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_13~167                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_13~168                                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_13~168                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1516                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1516                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_WAITING                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_WAITING                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1~195                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1~195                                                                                               ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1~196                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1~196                                                                                               ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEND_L2~16                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEND_L2~16                                                                                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_1                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_1                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1517                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1517                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~277                                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~277                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13~96                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13~96                                                                                              ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10~110                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10~110                                                                                             ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIMEOUT_REJECT_2                                                                                       ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIMEOUT_REJECT_2                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_3                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_3                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|RESET_FLAG~35                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|RESET_FLAG~35                                                                                                ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_2                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_2                                                                                                   ; regout           ;
; |ddl_ctrlr|inst11~112                                                                                                                         ; |ddl_ctrlr|inst11~112                                                                                                                            ; combout          ;
; |ddl_ctrlr|inst11~114                                                                                                                         ; |ddl_ctrlr|inst11~114                                                                                                                            ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita0          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita0             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita0          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita0~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita1          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita1             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita1          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita1~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita2          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita2             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita2          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita2~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita3          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita3             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita3          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita3~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita4          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita4             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita4          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita4~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita5          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita5             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita5          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita5~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita6          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita6             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita6          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita6~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita7          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita7             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita7          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita7~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita8          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita8             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita8          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita8~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita9          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita9             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita0      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita0         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita0      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita0~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~66                                        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~66                                           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita1      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita1         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita1      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita1~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita2      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita2         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita2      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita2~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita3      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita3         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita3      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita3~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita4      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita4         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita4      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita4~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita5      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita5         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita5      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita5~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita6      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita6         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita6      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita6~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita7      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita7         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita7      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita7~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita8      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita8         ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_SEQ_CONTROLLER~106                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_SEQ_CONTROLLER~106                                                                                      ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1518                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1518                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_FLAG~55                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_FLAG~55                                                                                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_FLAG~34                                                                                               ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_FLAG~34                                                                                                  ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_FLAG~38                                                                                               ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_FLAG~38                                                                                                  ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY2                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY2                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|L1A_LATENCY[1]                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|L1A_LATENCY[1]                                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~124                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~124                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~127                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~127                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~127                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~128                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~131                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~131                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~131                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~132                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~135                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~135                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~135                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~136                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~139                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~139                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~139                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~140                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~143                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~143                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~143                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~144                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~147                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~147                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[5]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[5]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[7]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[7]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[6]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[6]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~599                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~599                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~600                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~600                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[3]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[3]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[1]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[1]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[0]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[0]                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|L1A_LATENCY[0]                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|L1A_LATENCY[0]                                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~601                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~601                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[2]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[2]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~602                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~602                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[4]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[4]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1519                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1519                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1520                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1520                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1521                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1521                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~603                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~603                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~113                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~113                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~113                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~114                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~117                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~117                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~117                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~118                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~121                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~121                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~121                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~122                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~125                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~125                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~125                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~126                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~129                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~129                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~129                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~130                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~133                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~133                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~583                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~583                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~584                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~584                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~585                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~585                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~586                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~586                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~587                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~587                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1522                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1522                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1523                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1523                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~245                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~245                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~245                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~246                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~249                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~249                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~249                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~250                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~253                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~253                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~253                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~254                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~257                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~257                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~257                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~258                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~261                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~261                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~261                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~262                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~265                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~265                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~265                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~266                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~269                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~269                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~269                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~270                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~273                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~273                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~273                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~274                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~277                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~277                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~277                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~278                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~281                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~281                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~281                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~282                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~285                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~285                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~285                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~286                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~289                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~289                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~289                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~290                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~293                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~293                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~293                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~294                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~297                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~297                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~297                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~298                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~301                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~301                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[15]~179                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[15]~179                                                                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ENA_L2_TIMEOUT_COUNTER                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ENA_L2_TIMEOUT_COUNTER                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~346                                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~346                                                                                                        ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_WAITING~2                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_WAITING~2                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_1~90                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_1~90                                                                                                ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1524                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1524                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1525                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1525                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_SEQ_CONTROLLER~113                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_SEQ_CONTROLLER~113                                                                                      ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_SEQ_CONTROLLER~114                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_SEQ_CONTROLLER~114                                                                                      ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG~37                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG~37                                                                                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY1                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY1                                                                                               ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_HEADER_2                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_HEADER_2                                                                                                 ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~117                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~117                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~117                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~118                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~121                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~121                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~121                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~122                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~125                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~125                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~125                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~126                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~129                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~129                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~129                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~130                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~133                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~133                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~133                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~134                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~137                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~137                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~137                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~138                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~141                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~141                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1526                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1526                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING~81                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING~81                                                                                                ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1527                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1527                                                                                                       ; combout          ;
; |ddl_ctrlr|TTCRX_SOFT_RESET_MODULE:inst56|_~44                                                                                                ; |ddl_ctrlr|TTCRX_SOFT_RESET_MODULE:inst56|_~44                                                                                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER~50                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER~50                                                                                              ; combout          ;
; |ddl_ctrlr|TTCRX_SOFT_RESET_MODULE:inst56|_~45                                                                                                ; |ddl_ctrlr|TTCRX_SOFT_RESET_MODULE:inst56|_~45                                                                                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1529                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1529                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8_WAIT~70                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8_WAIT~70                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3_WAIT~70                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3_WAIT~70                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6_WAIT~70                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6_WAIT~70                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1530                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1530                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4_WAIT~70                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4_WAIT~70                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2_WAIT~70                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2_WAIT~70                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5_WAIT~70                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5_WAIT~70                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7_WAIT~70                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7_WAIT~70                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8~47                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8~47                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3~57                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3~57                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1531                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1531                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6~57                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6~57                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4~57                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4~57                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1532                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1532                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2~57                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2~57                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5~57                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5~57                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7~57                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7~57                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1533                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1533                                                                                                       ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[9]~1595                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[9]~1595                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[0]~36                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[0]~36                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_COUNTER[0]~25                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_COUNTER[0]~25                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[0]~28                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[0]~28                                                                                                   ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[0]~71                                                                                                      ; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[0]~71                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|IDLE~167                                                                                                             ; |ddl_ctrlr|header:inst78|IDLE~167                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[0]~100                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[0]~100                                                                                             ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|rd_ptr_lsb~7                                ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|rd_ptr_lsb~7                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[0]~180                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[0]~180                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[0]~40                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[0]~40                                                                                        ; combout          ;
; |ddl_ctrlr|inst28                                                                                                                             ; |ddl_ctrlr|inst28                                                                                                                                ; combout          ;
; |ddl_ctrlr|~GND                                                                                                                               ; |ddl_ctrlr|~GND                                                                                                                                  ; combout          ;
; |ddl_ctrlr|L0_EXT_NIM                                                                                                                         ; |ddl_ctrlr|L0_EXT_NIM                                                                                                                            ; combout          ;
; |ddl_ctrlr|L1_EXT                                                                                                                             ; |ddl_ctrlr|L1_EXT                                                                                                                                ; combout          ;
; |ddl_ctrlr|L2_EXT                                                                                                                             ; |ddl_ctrlr|L2_EXT                                                                                                                                ; combout          ;
; |ddl_ctrlr|EXT_RESET                                                                                                                          ; |ddl_ctrlr|EXT_RESET                                                                                                                             ; combout          ;
; |ddl_ctrlr|fiBENn                                                                                                                             ; |ddl_ctrlr|fiBENn                                                                                                                                ; combout          ;
; |ddl_ctrlr|L0_EXT_LVDS                                                                                                                        ; |ddl_ctrlr|L0_EXT_LVDS                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_READY                                                                                                                          ; |ddl_ctrlr|TTC_READY                                                                                                                             ; combout          ;
; |ddl_ctrlr|fiDIR                                                                                                                              ; |ddl_ctrlr|fiDIR                                                                                                                                 ; combout          ;
; |ddl_ctrlr|fiLFn                                                                                                                              ; |ddl_ctrlr|fiLFn                                                                                                                                 ; combout          ;
; |ddl_ctrlr|SA[6]                                                                                                                              ; |ddl_ctrlr|SA[6]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|SA[7]                                                                                                                              ; |ddl_ctrlr|SA[7]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|SA[5]                                                                                                                              ; |ddl_ctrlr|SA[5]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|SA[4]                                                                                                                              ; |ddl_ctrlr|SA[4]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|DQ[1]                                                                                                                              ; |ddl_ctrlr|DQ[1]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|DQ[2]                                                                                                                              ; |ddl_ctrlr|DQ[2]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|DQ[0]                                                                                                                              ; |ddl_ctrlr|DQ[0]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|DQ[3]                                                                                                                              ; |ddl_ctrlr|DQ[3]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|D_Str                                                                                                                              ; |ddl_ctrlr|D_Str                                                                                                                                 ; combout          ;
; |ddl_ctrlr|D[1]                                                                                                                               ; |ddl_ctrlr|D[1]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|SA[1]                                                                                                                              ; |ddl_ctrlr|SA[1]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|D[0]                                                                                                                               ; |ddl_ctrlr|D[0]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|SA[0]                                                                                                                              ; |ddl_ctrlr|SA[0]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|SA[2]                                                                                                                              ; |ddl_ctrlr|SA[2]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|D[7]                                                                                                                               ; |ddl_ctrlr|D[7]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|D[5]                                                                                                                               ; |ddl_ctrlr|D[5]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|SA[3]                                                                                                                              ; |ddl_ctrlr|SA[3]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|D[4]                                                                                                                               ; |ddl_ctrlr|D[4]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|D[6]                                                                                                                               ; |ddl_ctrlr|D[6]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|D[2]                                                                                                                               ; |ddl_ctrlr|D[2]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|D[3]                                                                                                                               ; |ddl_ctrlr|D[3]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|BCNT[11]                                                                                                                           ; |ddl_ctrlr|BCNT[11]                                                                                                                              ; combout          ;
; |ddl_ctrlr|BCNTSTR                                                                                                                            ; |ddl_ctrlr|BCNTSTR                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[10]                                                                                                                           ; |ddl_ctrlr|BCNT[10]                                                                                                                              ; combout          ;
; |ddl_ctrlr|BCNT[9]                                                                                                                            ; |ddl_ctrlr|BCNT[9]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[8]                                                                                                                            ; |ddl_ctrlr|BCNT[8]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[7]                                                                                                                            ; |ddl_ctrlr|BCNT[7]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[6]                                                                                                                            ; |ddl_ctrlr|BCNT[6]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[5]                                                                                                                            ; |ddl_ctrlr|BCNT[5]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[4]                                                                                                                            ; |ddl_ctrlr|BCNT[4]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[3]                                                                                                                            ; |ddl_ctrlr|BCNT[3]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[2]                                                                                                                            ; |ddl_ctrlr|BCNT[2]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[1]                                                                                                                            ; |ddl_ctrlr|BCNT[1]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[0]                                                                                                                            ; |ddl_ctrlr|BCNT[0]                                                                                                                               ; combout          ;
; |ddl_ctrlr|L1A                                                                                                                                ; |ddl_ctrlr|L1A                                                                                                                                   ; combout          ;
; |ddl_ctrlr|LOC_CSn                                                                                                                            ; |ddl_ctrlr|LOC_CSn                                                                                                                               ; padio            ;
; |ddl_ctrlr|SEG_TRIG                                                                                                                           ; |ddl_ctrlr|SEG_TRIG                                                                                                                              ; padio            ;
; |ddl_ctrlr|BUSY                                                                                                                               ; |ddl_ctrlr|BUSY                                                                                                                                  ; padio            ;
; |ddl_ctrlr|SPARE_LVDS                                                                                                                         ; |ddl_ctrlr|SPARE_LVDS                                                                                                                            ; padio            ;
; |ddl_ctrlr|G_SPARE1                                                                                                                           ; |ddl_ctrlr|G_SPARE1                                                                                                                              ; padio            ;
; |ddl_ctrlr|G_SPARE2                                                                                                                           ; |ddl_ctrlr|G_SPARE2                                                                                                                              ; padio            ;
; |ddl_ctrlr|TRIG_LED                                                                                                                           ; |ddl_ctrlr|TRIG_LED                                                                                                                              ; padio            ;
; |ddl_ctrlr|ACCESS_LED                                                                                                                         ; |ddl_ctrlr|ACCESS_LED                                                                                                                            ; padio            ;
; |ddl_ctrlr|foBSYn                                                                                                                             ; |ddl_ctrlr|foBSYn                                                                                                                                ; padio            ;
; |ddl_ctrlr|LOC_Rn/W                                                                                                                           ; |ddl_ctrlr|LOC_Rn/W                                                                                                                              ; padio            ;
; |ddl_ctrlr|Aout                                                                                                                               ; |ddl_ctrlr|Aout                                                                                                                                  ; padio            ;
; |ddl_ctrlr|Bout                                                                                                                               ; |ddl_ctrlr|Bout                                                                                                                                  ; padio            ;
; |ddl_ctrlr|Cout                                                                                                                               ; |ddl_ctrlr|Cout                                                                                                                                  ; padio            ;
; |ddl_ctrlr|Dout                                                                                                                               ; |ddl_ctrlr|Dout                                                                                                                                  ; padio            ;
; |ddl_ctrlr|RESETn_to_TTCRX                                                                                                                    ; |ddl_ctrlr|RESETn_to_TTCRX                                                                                                                       ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[12]                                                                                                                    ; |ddl_ctrlr|DATABUS_ADD[12]                                                                                                                       ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[11]                                                                                                                    ; |ddl_ctrlr|DATABUS_ADD[11]                                                                                                                       ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[10]                                                                                                                    ; |ddl_ctrlr|DATABUS_ADD[10]                                                                                                                       ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[9]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[9]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[8]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[8]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[7]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[7]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[6]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[6]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[5]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[5]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[4]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[4]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[3]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[3]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[2]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[2]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[1]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[1]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[0]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[0]                                                                                                                        ; padio            ;
; |ddl_ctrlr|main[7]                                                                                                                            ; |ddl_ctrlr|main[7]                                                                                                                               ; padio            ;
; |ddl_ctrlr|main[6]                                                                                                                            ; |ddl_ctrlr|main[6]                                                                                                                               ; padio            ;
; |ddl_ctrlr|main[4]                                                                                                                            ; |ddl_ctrlr|main[4]                                                                                                                               ; padio            ;
; |ddl_ctrlr|fbD[31]                                                                                                                            ; |ddl_ctrlr|fbD[31]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[30]                                                                                                                            ; |ddl_ctrlr|fbD[30]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[29]                                                                                                                            ; |ddl_ctrlr|fbD[29]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[28]                                                                                                                            ; |ddl_ctrlr|fbD[28]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[27]                                                                                                                            ; |ddl_ctrlr|fbD[27]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[26]                                                                                                                            ; |ddl_ctrlr|fbD[26]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[25]                                                                                                                            ; |ddl_ctrlr|fbD[25]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[24]                                                                                                                            ; |ddl_ctrlr|fbD[24]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[23]                                                                                                                            ; |ddl_ctrlr|fbD[23]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[22]                                                                                                                            ; |ddl_ctrlr|fbD~9                                                                                                                                 ; combout          ;
; |ddl_ctrlr|fbD[22]                                                                                                                            ; |ddl_ctrlr|fbD[22]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[21]                                                                                                                            ; |ddl_ctrlr|fbD[21]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[20]                                                                                                                            ; |ddl_ctrlr|fbD[20]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[19]                                                                                                                            ; |ddl_ctrlr|fbD[19]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[18]                                                                                                                            ; |ddl_ctrlr|fbD[18]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[17]                                                                                                                            ; |ddl_ctrlr|fbD[17]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[16]                                                                                                                            ; |ddl_ctrlr|fbD[16]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[15]                                                                                                                            ; |ddl_ctrlr|fbD[15]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[14]                                                                                                                            ; |ddl_ctrlr|fbD[14]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[13]                                                                                                                            ; |ddl_ctrlr|fbD[13]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[12]                                                                                                                            ; |ddl_ctrlr|fbD~19                                                                                                                                ; combout          ;
; |ddl_ctrlr|fbD[12]                                                                                                                            ; |ddl_ctrlr|fbD[12]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[11]                                                                                                                            ; |ddl_ctrlr|fbD[11]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[10]                                                                                                                            ; |ddl_ctrlr|fbD[10]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[9]                                                                                                                             ; |ddl_ctrlr|fbD[9]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[8]                                                                                                                             ; |ddl_ctrlr|fbD[8]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[7]                                                                                                                             ; |ddl_ctrlr|fbD~24                                                                                                                                ; combout          ;
; |ddl_ctrlr|fbD[7]                                                                                                                             ; |ddl_ctrlr|fbD[7]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[6]                                                                                                                             ; |ddl_ctrlr|fbD~25                                                                                                                                ; combout          ;
; |ddl_ctrlr|fbD[6]                                                                                                                             ; |ddl_ctrlr|fbD[6]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[5]                                                                                                                             ; |ddl_ctrlr|fbD[5]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[4]                                                                                                                             ; |ddl_ctrlr|fbD[4]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[3]                                                                                                                             ; |ddl_ctrlr|fbD[3]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[2]                                                                                                                             ; |ddl_ctrlr|fbD~29                                                                                                                                ; combout          ;
; |ddl_ctrlr|fbD[2]                                                                                                                             ; |ddl_ctrlr|fbD[2]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[1]                                                                                                                             ; |ddl_ctrlr|fbD[1]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[0]                                                                                                                             ; |ddl_ctrlr|fbD[0]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~80clkctrl                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~80clkctrl                                                                                                      ; outclk           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START~clkctrl                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START~clkctrl                                                                                               ; outclk           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_NEW_REG0                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM1                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_NEW_REG2                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM3                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_NEW_REG4                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM5                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1528_RTM08                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1528_RTM08                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~147_NEW_REG10                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~147_OTERM11                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~147_RTM013                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~147_RTM013                                                                                              ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~143_NEW_REG14                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~143_OTERM15                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~143_RTM017                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~143_RTM017                                                                                              ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~139_NEW_REG18                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~139_OTERM19                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~139_RTM021                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~139_RTM021                                                                                              ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~135_NEW_REG22                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~135_OTERM23                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~135_RTM025                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~135_RTM025                                                                                              ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~131_NEW_REG26                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~131_OTERM27                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~131_RTM029                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~131_RTM029                                                                                              ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~127_NEW_REG30                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~127_OTERM31                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~127_RTM033                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~127_RTM033                                                                                              ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~133_NEW_REG34                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~133_OTERM35                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~129_NEW_REG36                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~129_OTERM37                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~125_NEW_REG38                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~125_OTERM39                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~121_NEW_REG40                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~121_OTERM41                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~117_NEW_REG42                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~117_OTERM43                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~113_NEW_REG44                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~113_OTERM45                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_NEW_REG46                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM47                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_NEW_REG48                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM49                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_NEW_REG52                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM53                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_NEW_REG54                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM55                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_NEW_REG56                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM57                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_NEW_REG58                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_OTERM59                                                                                              ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_NEW_REG60                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_OTERM61                                                                                              ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_NEW_REG64                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_OTERM65                                                                                              ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_NEW_REG66                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_OTERM67                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_NEW_REG68                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_OTERM69                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_NEW_REG70                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_OTERM71                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_NEW_REG74                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_OTERM75                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_NEW_REG76                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_OTERM77                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13_NEW_REG78                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13_OTERM79                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13_NEW_REG80                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13_OTERM81                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13_NEW_REG82                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13_OTERM83                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM7_NEW_REG84                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM7_OTERM85                                                                                  ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM7_NEW_REG86                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM7_OTERM87                                                                                  ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM7_NEW_REG88                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM7_OTERM89                                                                                  ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM7_NEW_REG92                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM7_OTERM93                                                                                  ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM7_NEW_REG94                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM7_OTERM95                                                                                  ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3_NEW_REG96                                                                                       ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3_OTERM97                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3_NEW_REG98                                                                                       ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3_OTERM99                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3_NEW_REG100                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3_OTERM101                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8_NEW_REG102                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8_OTERM103                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8_NEW_REG104                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8_OTERM105                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6_NEW_REG106                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6_OTERM107                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6_NEW_REG108                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6_OTERM109                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2_NEW_REG110                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2_OTERM111                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2_NEW_REG112                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2_OTERM113                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7_NEW_REG114                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7_OTERM115                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7_NEW_REG116                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7_OTERM117                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5_NEW_REG118                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5_OTERM119                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5_NEW_REG120                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5_OTERM121                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4_NEW_REG122                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4_OTERM123                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4_NEW_REG124                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4_OTERM125                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10_NEW_REG126                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10_OTERM127                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10_NEW_REG128                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10_OTERM129                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10_NEW_REG130                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10_OTERM131                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG_NEW_REG132                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG_OTERM133                                                                                      ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG_NEW_REG134                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG_OTERM135                                                                                      ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG_NEW_REG136                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG_OTERM137                                                                                      ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_NEW_REG138                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_OTERM139                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_NEW_REG140                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_OTERM141                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_NEW_REG142                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_OTERM143                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_NEW_REG144                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_OTERM145                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_NEW_REG146                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_OTERM147                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_NEW_REG148                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_OTERM149                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_1_NEW_REG150                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_1_OTERM151                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_1_NEW_REG152                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_1_OTERM153                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_EOB_RTM0156                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|READ_EOB_RTM0156                                                                                                        ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_FLAG_NEW_REG158                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_FLAG_OTERM159                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_FLAG_NEW_REG160                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_FLAG_OTERM161                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM7_OTERM91_NEW_REG162                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM7_OTERM91_OTERM163                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~87_RESYN164                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~87_RESYN164_BDD165                                                                                              ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~136_RESYN166                                                                                        ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~136_RESYN166_BDD167                                                                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START~79_RESYN168                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START~79_RESYN168_BDD169                                                                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE~98_RESYN170                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE~98_RESYN170_BDD171                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~238_RESYN172                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~238_RESYN172_BDD173                                                                                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|IDLE_RCB~86_RESYN176                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|IDLE_RCB~86_RESYN176_BDD177                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~116_RESYN178                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~116_RESYN178_BDD179                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_END~2_RESYN182                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_END~2_RESYN182_BDD183                                                                                       ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_EOBTR~2_RESYN186                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_EOBTR~2_RESYN186_BDD187                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_COLUMN~35_RESYN188                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|SEL_COLUMN~35_RESYN188_BDD189                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~599DUPLICATE                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~599DUPLICATE                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~600DUPLICATE                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~600DUPLICATE                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_FLAG_OTERM159~feeder                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_FLAG_OTERM159~feeder                                                                                      ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[5]~feeder     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[5]~feeder        ; combout          ;
; |ddl_ctrlr|inst13~feeder                                                                                                                      ; |ddl_ctrlr|inst13~feeder                                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_WRD4~feeder                                                                                                   ; |ddl_ctrlr|header:inst78|HEADER_WRD4~feeder                                                                                                      ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_WRD3~feeder                                                                                                   ; |ddl_ctrlr|header:inst78|HEADER_WRD3~feeder                                                                                                      ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[4]~feeder                                                                        ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[4]~feeder                                                                           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[0]~feeder                      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[0]~feeder                         ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[1]~feeder                      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[1]~feeder                         ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[5]~feeder                      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[5]~feeder                         ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[7]~feeder                      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[7]~feeder                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM57~feeder                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM57~feeder                                                                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[7]~feeder                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[7]~feeder                                                                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[7]~feeder                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[7]~feeder                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[5]~feeder                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[5]~feeder                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[6]~feeder                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[6]~feeder                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[5]~feeder                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[5]~feeder                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[0]~feeder                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[0]~feeder                                                                                     ; combout          ;
; |ddl_ctrlr|inst11~feeder                                                                                                                      ; |ddl_ctrlr|inst11~feeder                                                                                                                         ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[0]~feeder            ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[0]~feeder               ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[1]~feeder            ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[1]~feeder               ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[2]~feeder            ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[2]~feeder               ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[6]~feeder            ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[6]~feeder               ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[7]~feeder            ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[7]~feeder               ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[9]~feeder            ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[9]~feeder               ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[0]~feeder        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[0]~feeder           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[5]~feeder        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[5]~feeder           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[6]~feeder        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[6]~feeder           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[8]~feeder        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[8]~feeder           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY3~feeder                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY3~feeder                                                                                        ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY1~feeder                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY1~feeder                                                                                        ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY2~feeder                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY2~feeder                                                                                        ; combout          ;
; |ddl_ctrlr|inst60~feeder                                                                                                                      ; |ddl_ctrlr|inst60~feeder                                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WRITE_fbTEN_pulse~feeder                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|WRITE_fbTEN_pulse~feeder                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_MODULE~feeder                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_MODULE~feeder                                                                                            ; combout          ;
; |ddl_ctrlr|inst82~feeder                                                                                                                      ; |ddl_ctrlr|inst82~feeder                                                                                                                         ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                     ; Output Port Name                                                                                                                                 ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA_1                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA_1                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|IDLE_LOCAL                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|IDLE_LOCAL                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_COLUMN                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEL_COLUMN                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE1                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE1                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~140                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~140                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF3                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF3                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEND_END                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|SEND_END                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_FUNCTION                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|SEL_FUNCTION                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STATEWR_2B                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|STATEWR_2B                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~141                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~141                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEND_END1                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|SEND_END1                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|END_SEL_SEG                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|END_SEL_SEG                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1d                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1d                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1e                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1e                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~142                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~142                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~143                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOC_CSn~143                                                                                                             ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|L0_OUT                                                                                                             ; |ddl_ctrlr|L0_DELAY:inst74|L0_OUT                                                                                                                ; regout           ;
; |ddl_ctrlr|inst21                                                                                                                             ; |ddl_ctrlr|inst21                                                                                                                                ; regout           ;
; |ddl_ctrlr|inst60                                                                                                                             ; |ddl_ctrlr|inst60                                                                                                                                ; regout           ;
; |ddl_ctrlr|inst59                                                                                                                             ; |ddl_ctrlr|inst59                                                                                                                                ; combout          ;
; |ddl_ctrlr|inst16                                                                                                                             ; |ddl_ctrlr|inst16                                                                                                                                ; regout           ;
; |ddl_ctrlr|inst29                                                                                                                             ; |ddl_ctrlr|inst29                                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_LOOP                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_LOOP                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE                                                                                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[1] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[1]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[0] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[0]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[8] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[8]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[7] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[7]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[5] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[5]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[9] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[9]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[4] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[4]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[2] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[2]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[3] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[3]               ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[6] ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[6]               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~87                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~87                                                                                                              ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn                                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn                                                                                                                 ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_LOOP_END                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|DATA_LOOP_END                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_LOOP                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|DATA_LOOP                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_WR1                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DATA_WR1                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_WR2                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DATA_WR2                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_WR3                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DATA_WR3                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_Rn/W~37                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOC_Rn/W~37                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|STATEWR_2                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|STATEWR_2                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STATEWR_1                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|STATEWR_1                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STATEWR_2A                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|STATEWR_2A                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_Rn/W~38                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOC_Rn/W~38                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1b                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1b                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1c                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1c                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1a                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEL_SEG_1a                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[2]~623                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[2]~623                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_Rn/W                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|LOC_Rn/W                                                                                                                ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_STATE                                                                                       ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_STATE                                                                                          ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRITE_fbTEN_pulse                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|WRITE_fbTEN_pulse                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_TRANSFER                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_TRANSFER                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~8                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~8                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_L2A_WAITING                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|READ_L2A_WAITING                                                                                                        ; regout           ;
; |ddl_ctrlr|inst52                                                                                                                             ; |ddl_ctrlr|inst52                                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|ENA_L2LOOP                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|ENA_L2LOOP                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~7                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~7                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~237                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~237                                                                                                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT2                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT2                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[3]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[3]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[1]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[1]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[2]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[2]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[0]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|CONFIG_REG[0]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CLEAR_COMMAND~103                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|CLEAR_COMMAND~103                                                                                                       ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~238                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~238                                                                                                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_END                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_END                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_PEDLOOP                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|READ_PEDLOOP                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]~291                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]~291                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_BEN_WAIT                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|READ_BEN_WAIT                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_DIR_WAIT                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|READ_DIR_WAIT                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_WAIT_FOR_EOBTR                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|READ_WAIT_FOR_EOBTR                                                                                                     ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_SEQ_ERROR_FLAG                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|READ_SEQ_ERROR_FLAG                                                                                                     ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~115                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~115                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_EOBTR                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_EOBTR                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STRD_DIR_WAIT                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|STRD_DIR_WAIT                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_START                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_START                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT1                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT1                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~117                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~117                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SET_L1A_LATENCY_STATE                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|SET_L1A_LATENCY_STATE                                                                                                   ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|IDLE_RCB~83                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|IDLE_RCB~83                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE1                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE1                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE2                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE2                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE3                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE3                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[27]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[27]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~624                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~624                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF1                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF1                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF2                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF2                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~625                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~625                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|STATUS_READ1                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|STATUS_READ1                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STATUS_READ2                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|STATUS_READ2                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~626                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~626                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[3]                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[3]                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS_1                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS_1                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS_2                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS_2                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~627                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~627                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|OPEN_DATA_1                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|OPEN_DATA_1                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|OPEN_DATA_2                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|OPEN_DATA_2                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA_2                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA_2                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~628                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~628                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~629                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[7]~629                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[26]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[26]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[2]                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[2]                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[6]~630                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[6]~630                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[25]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[25]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[1]                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[1]                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[5]~631                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[5]~631                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[24]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[24]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[0]                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[0]                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[4]~632                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[4]~632                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[2]~633                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[2]~633                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[30]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[30]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|DATA_CONF                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[2]~634                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[2]~634                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[29]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[29]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[1]~635                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[1]~635                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_COUNTER[1]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_COUNTER[1]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[1]~636                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[1]~636                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[1]~637                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[1]~637                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[28]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[28]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~638                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~638                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE2                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE2                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~639                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~639                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_COUNTER[0]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_COUNTER[0]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~640                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|DATABUS_ADD[0]~640                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|RCB_END_LOOP                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|RCB_END_LOOP                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|END_LOOP                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|END_LOOP                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|int_fbCTRLn~90                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|int_fbCTRLn~90                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|END_ALL                                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|END_ALL                                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|STRD_WAIT_STATE2a                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|STRD_WAIT_STATE2a                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS_LOOP                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS_LOOP                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_EOB                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|READ_EOB                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_EOB1                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|READ_EOB1                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT3                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT3                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_END                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_END                                                                                                          ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]~293                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]~293                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_STATE1                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_STATE1                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]~294                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]~294                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[4]                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_HEADER_START                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|READ_HEADER_START                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_WAITFORHEADER                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|READ_WAITFORHEADER                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[3]~296                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[3]~296                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO_1                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO_1                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO_2                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO_2                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[2]~298                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[2]~298                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_STATE                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_STATE                                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~302                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~302                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEND_LAST_SEGMENT_WORD_2                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|SEND_LAST_SEGMENT_WORD_2                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~303                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~303                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~304                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~304                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEND_LAST_SEGMENT_WORD_1                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|SEND_LAST_SEGMENT_WORD_1                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~306                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~306                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~307                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[1]~307                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[0]~308                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|TEST_MAIN_STATO[0]~308                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|CHECK_ANALOG_READOUT                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|CHECK_ANALOG_READOUT                                                                                                    ; regout           ;
; |ddl_ctrlr|inst30                                                                                                                             ; |ddl_ctrlr|inst30                                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[6]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[6]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[6]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[6]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[5]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[5]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[5]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[5]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2476                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2476                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[3]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[3]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[3]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[3]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[9]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[9]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[9]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[9]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2477                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2477                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[8]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[8]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[8]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[8]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[4]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[4]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[4]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[4]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2478                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2478                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[2]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[2]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[2]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[2]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[0]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[0]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[0]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[0]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2479                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2479                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[7]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[7]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[7]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[7]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[1]                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[1]                                                                                                      ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[1]                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|WRD_NMBER[1]                                                                                                            ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2480                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2480                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~465                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~465                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA_1~2                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|LOOP_DATA_1~2                                                                                                           ; combout          ;
; |ddl_ctrlr|inst85                                                                                                                             ; |ddl_ctrlr|inst85                                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_SR                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_SR                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_DATA_LOOP                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|LOC_DATA_LOOP                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_START                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_START                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2481                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2481                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|IDLE_LOCAL~2                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|IDLE_LOCAL~2                                                                                                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE~2                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|STATE_CHANGE~2                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_END                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_END                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2482                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2482                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_COLUMN~35                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|SEL_COLUMN~35                                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_STATUS                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|READ_STATUS                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~498                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~498                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEND_END~2                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|SEND_END~2                                                                                                              ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_FUNCTION~2                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|SEL_FUNCTION~2                                                                                                          ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|IDLE                                                                                                               ; |ddl_ctrlr|L0_DELAY:inst74|IDLE                                                                                                                  ; regout           ;
; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[3]                                                                                                         ; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[3]                                                                                                            ; regout           ;
; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[1]                                                                                                         ; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[1]                                                                                                            ; regout           ;
; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[2]                                                                                                         ; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[2]                                                                                                            ; regout           ;
; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[0]                                                                                                         ; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[0]                                                                                                            ; regout           ;
; |ddl_ctrlr|L0_DELAY:inst74|_~66                                                                                                               ; |ddl_ctrlr|L0_DELAY:inst74|_~66                                                                                                                  ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|L0_OUT~22                                                                                                          ; |ddl_ctrlr|L0_DELAY:inst74|L0_OUT~22                                                                                                             ; combout          ;
; |ddl_ctrlr|inst67                                                                                                                             ; |ddl_ctrlr|inst67                                                                                                                                ; regout           ;
; |ddl_ctrlr|inst13                                                                                                                             ; |ddl_ctrlr|inst13                                                                                                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[21]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[21]                                               ; regout           ;
; |ddl_ctrlr|inst16~22                                                                                                                          ; |ddl_ctrlr|inst16~22                                                                                                                             ; combout          ;
; |ddl_ctrlr|inst29~32                                                                                                                          ; |ddl_ctrlr|inst29~32                                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[21]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[21]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[23]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[23]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_LOOP~2                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_LOOP~2                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE~98                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE~98                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~103                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~103                                                                                                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~104                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~104                                                                                                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~80                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~80                                                                                                             ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|full_dff                                    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|full_dff                                       ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|valid_wreq~24                               ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|valid_wreq~24                                  ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita0   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita0      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita0   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita0~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita1   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita1      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita1   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita1~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|empty_dff                                   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|empty_dff                                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|valid_rreq                                  ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|valid_rreq                                     ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~67                                        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~67                                           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita2   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita2      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita2   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita2~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita3   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita3      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita3   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita3~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita4   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita4      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita4   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita4~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita5   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita5      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita5   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita5~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita6   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita6      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita6   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita6~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita7   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita7      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita7   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita7~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita8   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita8      ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita8   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita8~COUT ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita9   ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita9      ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~494                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~494                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DATA_WR1~2                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|DATA_WR1~2                                                                                                              ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|STATEWR_1~74                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|STATEWR_1~74                                                                                                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~2483                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2483                                                                                                                  ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[19]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[19]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[0]                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[0]                                                                                  ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[18]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[18]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[16]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[16]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~127                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~127                                                                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[22]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[22]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[3]                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[3]                                                                                  ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[14]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[14]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[8]                                                                                  ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[8]                                                                                     ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~128                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~128                                                                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[21]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[21]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[2]                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[2]                                                                                  ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[13]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[13]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[20]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[20]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[1]                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[1]                                                                                  ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~129                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~129                                                                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~130                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~130                                                                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[23]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[23]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[4]                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[4]                                                                                  ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[15]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[15]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[11]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[11]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[17]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[17]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[9]                                                                                  ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[9]                                                                                     ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~132                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~132                                                                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[26]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[26]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[7]                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[7]                                                                                  ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[24]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[24]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[5]                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[5]                                                                                  ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[12]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[12]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~134                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~134                                                                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[25]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[25]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[6]                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[6]                                                                                  ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[10]                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_COUNTER[10]                                                                                    ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~135                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~135                                                                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~136                                                                                                 ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~136                                                                                                    ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_STATE~2                                                                                     ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_STATE~2                                                                                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WRITE_fbTEN                                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|WRITE_fbTEN                                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_PULSE_fbTEN                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|READ_PULSE_fbTEN                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_TRANSFER~2                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_TRANSFER~2                                                                                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DISABLE_L2~0                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|DISABLE_L2~0                                                                                                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_L2A_WAITING~100                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|READ_L2A_WAITING~100                                                                                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_L2A_WAITING~101                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|READ_L2A_WAITING~101                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_2                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_2                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_3                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_3                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_3a                                                                                               ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_3a                                                                                                  ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_MISSING_2                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_MISSING_2                                                                                                 ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_4a                                                                                               ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_4a                                                                                                  ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_MISSING_3                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_MISSING_3                                                                                                 ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_PULSE                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_PULSE                                                                                                     ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[3]                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[3]                                                                                                          ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[1]                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[1]                                                                                                          ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[0]                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[0]                                                                                                          ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[4]                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[4]                                                                                                          ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[5]                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|CMD_DEC_REG[5]                                                                                                          ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|ENA_L2LOOP~100                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|ENA_L2LOOP~100                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~287                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~287                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[15]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[15]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~2484                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2484                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~335                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~335                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|CLEAR_COMMAND~104                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|CLEAR_COMMAND~104                                                                                                       ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[13]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[13]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[14]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[14]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|EOBTR~11                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|EOBTR~11                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_END~2                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_END~2                                                                                                       ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO~71                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO~71                                                                                                     ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_BEN_WAIT~2                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|READ_BEN_WAIT~2                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~155                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~155                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_DIR_WAIT~2                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|READ_DIR_WAIT~2                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WAIT_STATE1~51                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|WAIT_STATE1~51                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_WAIT_FOR_EOBTR~75                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|READ_WAIT_FOR_EOBTR~75                                                                                                  ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_END                                                                                                           ; |ddl_ctrlr|header:inst78|HEADER_END                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~162                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~162                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START~79                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START~79                                                                                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_EOBTR~2                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_EOBTR~2                                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|STRD_DIR_WAIT~2                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|STRD_DIR_WAIT~2                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_START~2                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_START~2                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT1~2                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_WAIT1~2                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~2488                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2488                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~2490                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2490                                                                                                                  ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|FINAL_STATE                                                                                           ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|FINAL_STATE                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_1~107                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_1~107                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~456                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~456                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS_1~2                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|CLMN_READ_STATUS_1~2                                                                                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~460                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~460                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~464                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~464                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|op_1~108                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_1~108                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|op_1~109                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_1~109                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~2491                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2491                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|op_3~20                                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|op_3~20                                                                                                                 ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~2492                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2492                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|END_ALL~2                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|END_ALL~2                                                                                                               ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~2493                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|_~2493                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|STRD_WAIT_STATE2a~2                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|STRD_WAIT_STATE2a~2                                                                                                     ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS_LOOP~2                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS_LOOP~2                                                                                                       ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|ANALOG_READOUT_SR                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|ANALOG_READOUT_SR                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_EOB~115                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|READ_EOB~115                                                                                                            ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_EOB~2                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|READ_EOB~2                                                                                                              ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~292                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~292                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_STATE1~2                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_READ_STATE1~2                                                                                                     ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO~57                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO~57                                                                                                      ; combout          ;
; |ddl_ctrlr|header:inst78|IDLE~166                                                                                                             ; |ddl_ctrlr|header:inst78|IDLE~166                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO_1~2                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_ANTONIO_1~2                                                                                                     ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_STATE~2                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|READ_DATA_STATE~2                                                                                                       ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~174                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~174                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~149                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~149                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~149                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~150                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~153                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~153                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~153                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~154                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~157                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~157                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~157                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~158                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~161                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~161                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~161                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~162                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~165                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~165                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~165                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~166                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~169                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~169                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~169                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~170                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~173                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~173                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~173                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~174                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~177                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~177                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~177                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~178                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_2~181                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_2~181                                                                                                                ; sumout           ;
; |ddl_ctrlr|inst84                                                                                                                             ; |ddl_ctrlr|inst84                                                                                                                                ; regout           ;
; |ddl_ctrlr|inst34                                                                                                                             ; |ddl_ctrlr|inst34                                                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_SR~13                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|SEG_SEL_SR~13                                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOC_DATA_LOOP~23                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOC_DATA_LOOP~23                                                                                                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_START~14                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_START~14                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|_~476                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~476                                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|READ_STATUS~31                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|READ_STATUS~31                                                                                                          ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|END_STATE                                                                                                          ; |ddl_ctrlr|L0_DELAY:inst74|END_STATE                                                                                                             ; regout           ;
; |ddl_ctrlr|L0_DELAY:inst74|IDLE~27                                                                                                            ; |ddl_ctrlr|L0_DELAY:inst74|IDLE~27                                                                                                               ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|op_1~107                                                                                                           ; |ddl_ctrlr|L0_DELAY:inst74|op_1~107                                                                                                              ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|op_1~108                                                                                                           ; |ddl_ctrlr|L0_DELAY:inst74|op_1~108                                                                                                              ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|op_1~109                                                                                                           ; |ddl_ctrlr|L0_DELAY:inst74|op_1~109                                                                                                              ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_BUSY_RESET                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_BUSY_RESET                                                                                                     ; regout           ;
; |ddl_ctrlr|inst15                                                                                                                             ; |ddl_ctrlr|inst15                                                                                                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[20]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[20]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[19]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[19]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[18]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[18]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[17]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[17]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[16]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[16]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[15]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[15]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[14]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[14]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[13]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[13]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[12]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[12]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[11]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[11]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[10]                                 ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[10]                                               ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[9]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[9]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[8]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[8]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[7]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[7]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[6]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[6]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[5]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[5]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[4]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[4]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[3]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[3]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[2]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[2]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[1]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[1]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_reg_bit1a[0]                                  ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|safe_q[0]                                                ; regout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita0                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita0                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita0                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita0~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita1                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita1                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita1                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita1~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita2                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita2                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita2                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita2~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita3                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita3                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita3                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita3~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita4                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita4                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita4                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita4~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita5                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita5                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita5                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita5~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita6                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita6                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita6                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita6~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita7                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita7                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita7                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita7~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita8                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita8                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita8                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita8~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita9                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita9                                       ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita9                                    ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita9~COUT                                  ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita10                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita10                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita10                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita10~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita11                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita11                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita11                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita11~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita12                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita12                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita12                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita12~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita13                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita13                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita13                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita13~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita14                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita14                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita14                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita14~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita15                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita15                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita15                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita15~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita16                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita16                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita16                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita16~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita17                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita17                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita17                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita17~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita18                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita18                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita18                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita18~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita19                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita19                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita19                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita19~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita20                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita20                                      ; sumout           ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita20                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita20~COUT                                 ; cout             ;
; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita21                                   ; |ddl_ctrlr|LED_COUNTER:inst58|lpm_counter:lpm_counter_component|cntr_c8j:auto_generated|counter_comb_bita21                                      ; sumout           ;
; |ddl_ctrlr|inst57                                                                                                                             ; |ddl_ctrlr|inst57                                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FIFO_DATA_ENABLE                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|FIFO_DATA_ENABLE                                                                                                        ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_WRD0                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD0                                                                                                             ; regout           ;
; |ddl_ctrlr|header:inst78|IDLE                                                                                                                 ; |ddl_ctrlr|header:inst78|IDLE                                                                                                                    ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[0]~986                                                                                                        ; |ddl_ctrlr|header:inst78|fbDtri[0]~986                                                                                                           ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_WRD3                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD3                                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[1]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[1]                                                                                             ; regout           ;
; |ddl_ctrlr|header:inst78|HEADER_WRD5                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD5                                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[1]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[1]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[13]~987                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[13]~987                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_WRD4                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD4                                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|ERROR_BIT_ENA                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|ERROR_BIT_ENA                                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|_~359                                                                                                                ; |ddl_ctrlr|header:inst78|_~359                                                                                                                   ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_WRD6                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD6                                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[9]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[9]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|HEADER_WRD2                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD2                                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[1]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[1]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[13]~988                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[13]~988                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[1]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[1]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[31]~1564                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[31]~1564                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[1]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[1]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[5]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[5]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[13]~1565                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[13]~1565                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[13]~1566                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[13]~1566                                                                                                         ; combout          ;
; |ddl_ctrlr|87[13]~1235                                                                                                                        ; |ddl_ctrlr|87[13]~1235                                                                                                                           ; combout          ;
; |ddl_ctrlr|87[21]~1236                                                                                                                        ; |ddl_ctrlr|87[21]~1236                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~576                                       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~576                                          ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~577                                       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~577                                          ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~578                                       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~578                                          ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|usedw_is_1_dff                              ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|usedw_is_1_dff                                 ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|usedw_is_0_dff                              ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|usedw_is_0_dff                                 ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~579                                       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~579                                          ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~580                                       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~580                                          ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~0                                         ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~0                                            ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a12       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[12]                ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a12       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[13]                ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a12       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[19]                ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a12       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[20]                ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[0]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[0]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[0]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[0]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[12]~989                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[12]~989                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[8]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[8]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[0]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[0]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[12]~990                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[12]~990                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[0]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[0]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[0]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[0]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[4]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[4]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[12]~1567                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[12]~1567                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[12]~1568                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[12]~1568                                                                                                         ; combout          ;
; |ddl_ctrlr|87[12]~1237                                                                                                                        ; |ddl_ctrlr|87[12]~1237                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[8]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[8]                                                                                                        ; regout           ;
; |ddl_ctrlr|87[20]~1238                                                                                                                        ; |ddl_ctrlr|87[20]~1238                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[8]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[8]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[8]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[8]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[20]~991                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[20]~991                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[8]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[8]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|HEADER_WRD1                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD1                                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[6]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[6]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[20]~992                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[20]~992                                                                                                          ; combout          ;
; |ddl_ctrlr|87[20]~1239                                                                                                                        ; |ddl_ctrlr|87[20]~1239                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[7]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[7]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[7]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[7]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[19]~993                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[19]~993                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[7]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[7]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[5]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[5]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[19]~994                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[19]~994                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[31]~1569                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[31]~1569                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[7]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[7]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[11]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[11]                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[19]~1570                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[19]~1570                                                                                                         ; combout          ;
; |ddl_ctrlr|87[19]~1240                                                                                                                        ; |ddl_ctrlr|87[19]~1240                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[31]~0                                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[31]~0                                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[5]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[5]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[3]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[3]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[5]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[5]                                                                                             ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[17]~995                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[17]~995                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[5]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[5]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_A[1]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_A[1]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[17]~996                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[17]~996                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[17]~997                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[17]~997                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[5]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[5]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[9]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[9]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[17]~1571                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[17]~1571                                                                                                         ; combout          ;
; |ddl_ctrlr|87[17]~1241                                                                                                                        ; |ddl_ctrlr|87[17]~1241                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[7]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[7]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[9]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[9]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[21]~998                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[21]~998                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[9]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[9]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[9]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[9]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[21]~999                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[21]~999                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[9]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[9]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[21]~1572                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[21]~1572                                                                                                         ; combout          ;
; |ddl_ctrlr|87[21]~1242                                                                                                                        ; |ddl_ctrlr|87[21]~1242                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[4]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[4]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[2]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[2]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[4]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[4]                                                                                             ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[16]~1000                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[16]~1000                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[4]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[4]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_A[0]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_A[0]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[16]~1001                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[16]~1001                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[16]~1002                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[16]~1002                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[4]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[4]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[8]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[8]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[16]~1573                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[16]~1573                                                                                                         ; combout          ;
; |ddl_ctrlr|87[16]~1243                                                                                                                        ; |ddl_ctrlr|87[16]~1243                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a14       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[14]                ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a14       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[16]                ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a14       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[17]                ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a14       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[21]                ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[2]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[2]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[0]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[0]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[2]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[2]                                                                                             ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[14]~1003                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[14]~1003                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[2]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[2]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[10]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[10]                                                                                        ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[14]~1004                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[14]~1004                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[14]~1005                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[14]~1005                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[2]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[2]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[2]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[2]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[6]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[6]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[14]~1574                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[14]~1574                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[14]~1575                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[14]~1575                                                                                                         ; combout          ;
; |ddl_ctrlr|87[14]~1244                                                                                                                        ; |ddl_ctrlr|87[14]~1244                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a15       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[15]                ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a15       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[18]                ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a15       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[30]                ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a15       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[31]                ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[3]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[3]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[1]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[1]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[3]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[3]                                                                                             ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[15]~1006                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[15]~1006                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[3]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[3]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[11]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[11]                                                                                        ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[15]~1007                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[15]~1007                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[15]~1008                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[15]~1008                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[3]                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|RCB_STATUS[3]                                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[3]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[3]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[7]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[7]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[15]~1576                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[15]~1576                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[15]~1577                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[15]~1577                                                                                                         ; combout          ;
; |ddl_ctrlr|87[15]~1245                                                                                                                        ; |ddl_ctrlr|87[15]~1245                                                                                                                           ; combout          ;
; |ddl_ctrlr|inst24                                                                                                                             ; |ddl_ctrlr|inst24                                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|int_fbTENn~90                                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|int_fbTENn~90                                                                                                           ; combout          ;
; |ddl_ctrlr|inst9                                                                                                                              ; |ddl_ctrlr|inst9                                                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[6]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[6]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[6]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[6]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[18]~1009                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[18]~1009                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[6]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[6]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[4]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[4]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[18]~1010                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[18]~1010                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[6]                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[6]                                                                                                        ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[10]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[10]                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[18]~1578                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[18]~1578                                                                                                         ; combout          ;
; |ddl_ctrlr|87[18]~1246                                                                                                                        ; |ddl_ctrlr|87[18]~1246                                                                                                                           ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~449                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~450                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~453                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~453                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~453                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~454                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~457                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~457                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~457                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~458                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~461                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~461                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~461                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~462                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~465                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~465                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~465                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~466                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~469                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~469                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~469                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~470                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~473                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~473                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~473                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~474                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~477                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~477                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~477                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~478                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~481                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~481                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~481                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~482                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~485                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~485                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~485                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~486                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~489                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~489                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~489                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~490                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~493                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~493                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~493                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~494                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~497                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~497                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~497                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~498                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~501                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~501                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~501                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~502                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~505                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~505                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~505                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~506                                                                                                 ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[3]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[3]                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[2]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[2]                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[1]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[1]                                                                                                ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~509                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~509                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~509                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~510                                                                                                 ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[4]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[4]                                                                                                ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~513                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~513                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~513                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~514                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~517                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~517                                                                                                 ; sumout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~517                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~518                                                                                                 ; cout             ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~521                                                                                              ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|op_1~521                                                                                                 ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[7]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[7]                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[5]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[5]                                                                                                ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[6]                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[6]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1a                                                                                               ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1a                                                                                                  ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEND_L2                                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEND_L2                                                                                                      ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_2~2                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_2~2                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_2a                                                                                               ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_2a                                                                                                  ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_MISSING_1                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_MISSING_1                                                                                                 ; regout           ;
; |ddl_ctrlr|header:inst78|HEADER_WRD7                                                                                                          ; |ddl_ctrlr|header:inst78|HEADER_WRD7                                                                                                             ; regout           ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|FINAL_STATE~2                                                                                         ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|FINAL_STATE~2                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG~106                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG~106                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|ANALOG_READOUT_SR~13                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|ANALOG_READOUT_SR~13                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[7]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[7]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[31]~1011                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[31]~1011                                                                                                         ; combout          ;
; |ddl_ctrlr|87[31]~1247                                                                                                                        ; |ddl_ctrlr|87[31]~1247                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[6]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[6]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[30]~1012                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[30]~1012                                                                                                         ; combout          ;
; |ddl_ctrlr|87[30]~1248                                                                                                                        ; |ddl_ctrlr|87[30]~1248                                                                                                                           ; combout          ;
; |ddl_ctrlr|87[29]~1249                                                                                                                        ; |ddl_ctrlr|87[29]~1249                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[5]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[5]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[29]~1013                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[29]~1013                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[17]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[17]                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~414                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~414                                                                                                                   ; combout          ;
; |ddl_ctrlr|87[29]~1250                                                                                                                        ; |ddl_ctrlr|87[29]~1250                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[4]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[4]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[28]~1014                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[28]~1014                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[16]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[16]                                                                                                       ; regout           ;
; |ddl_ctrlr|87[28]~1251                                                                                                                        ; |ddl_ctrlr|87[28]~1251                                                                                                                           ; combout          ;
; |ddl_ctrlr|87[28]~1252                                                                                                                        ; |ddl_ctrlr|87[28]~1252                                                                                                                           ; combout          ;
; |ddl_ctrlr|87[27]~1253                                                                                                                        ; |ddl_ctrlr|87[27]~1253                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[3]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[3]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[27]~1015                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[27]~1015                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[15]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[15]                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|_~416                                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|_~416                                                                                                                   ; combout          ;
; |ddl_ctrlr|87[27]~1254                                                                                                                        ; |ddl_ctrlr|87[27]~1254                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a26       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[26]                ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a26       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[27]                ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a26       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[28]                ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a26       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[29]                ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[2]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[2]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[26]~1016                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[26]~1016                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[14]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[14]                                                                                                       ; regout           ;
; |ddl_ctrlr|87[26]~1255                                                                                                                        ; |ddl_ctrlr|87[26]~1255                                                                                                                           ; combout          ;
; |ddl_ctrlr|87[26]~1256                                                                                                                        ; |ddl_ctrlr|87[26]~1256                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[24]~1579                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[24]~1579                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[1]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[1]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[25]~1017                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[25]~1017                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[13]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[13]                                                                                                       ; regout           ;
; |ddl_ctrlr|87[25]~1257                                                                                                                        ; |ddl_ctrlr|87[25]~1257                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[0]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[0]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[24]~1018                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[24]~1018                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[12]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[12]                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[24]~1580                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[24]~1580                                                                                                         ; combout          ;
; |ddl_ctrlr|87[24]~1258                                                                                                                        ; |ddl_ctrlr|87[24]~1258                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[11]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[11]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[11]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[11]                                                                                        ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[23]~1019                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[23]~1019                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[11]                                                                                       ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[11]                                                                                          ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[23]~1020                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[23]~1020                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[11]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[11]                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[23]~1581                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[23]~1581                                                                                                         ; combout          ;
; |ddl_ctrlr|87[23]~1259                                                                                                                        ; |ddl_ctrlr|87[23]~1259                                                                                                                           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a22       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[22]                ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a22       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[23]                ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a22       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[24]                ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a22       ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[25]                ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[10]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_D[10]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[10]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_A[10]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[10]                                                                                       ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_HIGH[10]                                                                                          ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[22]~1021                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[22]~1021                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[22]~1022                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[22]~1022                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[10]                                                                                                    ; |ddl_ctrlr|ddlctrlr:inst|LOCAL_BUS_REG[10]                                                                                                       ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[22]~1582                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[22]~1582                                                                                                         ; combout          ;
; |ddl_ctrlr|87[22]~1260                                                                                                                        ; |ddl_ctrlr|87[22]~1260                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[11]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[11]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[11]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[11]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[11]~1023                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[11]~1023                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[11]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[11]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[11]                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[11]                                                                                               ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[7]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[7]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[11]~1024                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[11]~1024                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[11]~1025                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[11]~1025                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[3]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[3]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[3]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[3]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[11]~1583                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[11]~1583                                                                                                         ; combout          ;
; |ddl_ctrlr|87[11]~1261                                                                                                                        ; |ddl_ctrlr|87[11]~1261                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[10]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[10]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[10]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[10]                                                                                           ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[10]~1026                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[10]~1026                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[10]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[10]                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[10]                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[10]                                                                                               ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[6]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[6]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[10]~1027                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[10]~1027                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[10]~1028                                                                                                      ; |ddl_ctrlr|header:inst78|fbDtri[10]~1028                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[2]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[2]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[2]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[2]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[10]~1584                                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[10]~1584                                                                                                         ; combout          ;
; |ddl_ctrlr|87[10]~1262                                                                                                                        ; |ddl_ctrlr|87[10]~1262                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[9]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[9]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[9]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[9]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[9]~1029                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[9]~1029                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[9]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[9]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[9]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[9]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[5]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[5]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[9]~1030                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[9]~1030                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[9]~1031                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[9]~1031                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[1]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[1]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[1]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[1]                                                                                                              ; regout           ;
; |ddl_ctrlr|87[9]~1263                                                                                                                         ; |ddl_ctrlr|87[9]~1263                                                                                                                            ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a8        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[8]                 ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a8        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[9]                 ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a8        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[10]                ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a8        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[11]                ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[8]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[8]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[8]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[8]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[8]~1032                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[8]~1032                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[8]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[8]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[8]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[8]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[4]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[4]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[8]~1033                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[8]~1033                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[8]~1034                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[8]~1034                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[0]                                                                                              ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[0]                                                                                                 ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[8]~1585                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[8]~1585                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[0]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|ID_CODE[0]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[8]~1586                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[8]~1586                                                                                                          ; combout          ;
; |ddl_ctrlr|87[8]~1264                                                                                                                         ; |ddl_ctrlr|87[8]~1264                                                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[7]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[7]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[7]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[7]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[7]~1035                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[7]~1035                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[7]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[7]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[7]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[7]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[3]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[3]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[7]~1036                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[7]~1036                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[7]~1037                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[7]~1037                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[7]~1587                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[7]~1587                                                                                                          ; combout          ;
; |ddl_ctrlr|87[7]~1265                                                                                                                         ; |ddl_ctrlr|87[7]~1265                                                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[6]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[6]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[6]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[6]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[6]~1038                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[6]~1038                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[6]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[6]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[6]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[6]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[2]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[2]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[6]~1039                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[6]~1039                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[6]~1040                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[6]~1040                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[6]~1588                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[6]~1588                                                                                                          ; combout          ;
; |ddl_ctrlr|87[6]~1266                                                                                                                         ; |ddl_ctrlr|87[6]~1266                                                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[5]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[5]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[5]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[5]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[5]~1041                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[5]~1041                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[5]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[5]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[5]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[5]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[1]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[1]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[5]~1042                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[5]~1042                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[5]~1043                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[5]~1043                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[5]                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[5]                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[5]~1589                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[5]~1589                                                                                                          ; combout          ;
; |ddl_ctrlr|87[5]~1267                                                                                                                         ; |ddl_ctrlr|87[5]~1267                                                                                                                            ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a4        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[4]                 ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a4        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[5]                 ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a4        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[6]                 ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a4        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[7]                 ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[4]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[4]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[4]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[4]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[4]~1044                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[4]~1044                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[4]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[4]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[4]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[4]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[0]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_B[0]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[4]~1045                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[4]~1045                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[4]~1046                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[4]~1046                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[4]                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[4]                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[4]~1590                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[4]~1590                                                                                                          ; combout          ;
; |ddl_ctrlr|87[4]~1268                                                                                                                         ; |ddl_ctrlr|87[4]~1268                                                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[3]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[3]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[3]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[3]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[3]~1047                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[3]~1047                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[3]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[3]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[3]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[3]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[11]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[11]                                                                                        ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[3]~1048                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[3]~1048                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[3]~1049                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[3]~1049                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[3]                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[3]                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[3]~1591                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[3]~1591                                                                                                          ; combout          ;
; |ddl_ctrlr|87[3]~1269                                                                                                                         ; |ddl_ctrlr|87[3]~1269                                                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[2]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[2]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[2]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[2]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[2]~1050                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[2]~1050                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[2]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[2]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[2]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[2]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[10]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[10]                                                                                        ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[2]~1051                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[2]~1051                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[2]~1052                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[2]~1052                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[2]~1592                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[2]~1592                                                                                                          ; combout          ;
; |ddl_ctrlr|87[2]~1270                                                                                                                         ; |ddl_ctrlr|87[2]~1270                                                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[1]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[1]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[1]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[1]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[1]~1053                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[1]~1053                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[1]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[1]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[1]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[1]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[9]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[9]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[1]~1054                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[1]~1054                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[1]~1055                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[1]~1055                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[1]                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[1]                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[1]~1593                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[1]~1593                                                                                                          ; combout          ;
; |ddl_ctrlr|87[1]~1271                                                                                                                         ; |ddl_ctrlr|87[1]~1271                                                                                                                            ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a0        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[0]                 ; portbdataout0    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a0        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[1]                 ; portbdataout1    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a0        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[2]                 ; portbdataout2    ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|ram_block1a0        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|altsyncram_k3e1:FIFOram|q_b[3]                 ; portbdataout3    ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[0]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_E[0]                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[0]                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_2_LOW[0]                                                                                            ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[0]~1056                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[0]~1056                                                                                                          ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[0]                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_DETECTOR_B[0]                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[0]                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|EVENT_ID_1[0]                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[8]                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_CLASSES_C[8]                                                                                         ; regout           ;
; |ddl_ctrlr|header:inst78|fbDtri[0]~1057                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[0]~1057                                                                                                          ; combout          ;
; |ddl_ctrlr|header:inst78|fbDtri[0]~1058                                                                                                       ; |ddl_ctrlr|header:inst78|fbDtri[0]~1058                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[0]                                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[0]                                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[0]~1594                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[0]~1594                                                                                                          ; combout          ;
; |ddl_ctrlr|87[0]~1272                                                                                                                         ; |ddl_ctrlr|87[0]~1272                                                                                                                            ; combout          ;
; |ddl_ctrlr|inst83                                                                                                                             ; |ddl_ctrlr|inst83                                                                                                                                ; regout           ;
; |ddl_ctrlr|L0_DELAY:inst74|_~67                                                                                                               ; |ddl_ctrlr|L0_DELAY:inst74|_~67                                                                                                                  ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_BUSY_RESET~87                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_BUSY_RESET~87                                                                                                  ; combout          ;
; |ddl_ctrlr|inst11                                                                                                                             ; |ddl_ctrlr|inst11                                                                                                                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[0]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[0]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[1]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[1]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[2]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[2]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[3]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[3]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[4]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[4]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[5]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[5]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[6]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[6]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[7]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[7]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[8]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[8]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[9]        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[9]                      ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|rd_ptr_lsb                                  ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|rd_ptr_lsb                                     ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[0]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[0]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[0]~646                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[0]~646                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[0]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[0]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[1]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[1]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[1]~647                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[1]~647                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[1]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[1]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[2]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[2]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[2]~648                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[2]~648                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[2]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[2]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[3]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[3]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[3]~649                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[3]~649                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[3]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[3]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[4]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[4]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[4]~650                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[4]~650                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[4]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[4]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[5]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[5]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[5]~651                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[5]~651                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[5]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[5]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[6]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[6]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[6]~652                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[6]~652                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[6]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[6]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[7]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[7]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[7]~653                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[7]~653                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[7]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[7]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[8]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[8]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[8]~654                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[8]~654                        ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_reg_bit2a[8]    ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[8]                  ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[9]                             ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[9]                                ; regout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[9]~655                     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|ram_read_address[9]~655                        ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_WRD0~241                                                                                                      ; |ddl_ctrlr|header:inst78|HEADER_WRD0~241                                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_SOFT_TRIG                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_SOFT_TRIG                                                                                                 ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_DISCRIMINATION                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|TRIGGER_DISCRIMINATION                                                                                       ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_MISSING                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_MISSING                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_1~28                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_1~28                                                                                               ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~181                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~181                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~181                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~182                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~185                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~185                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~185                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~186                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~189                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~189                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~189                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~190                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~193                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~193                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~193                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~194                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~197                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~197                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~197                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~198                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[11]~99                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[11]~99                                                                                             ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|usedw_will_be_1~1                           ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|usedw_will_be_1~1                              ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~76                                        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~76                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_FLAG                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_FLAG                                                                                                     ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_FLAG                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_FLAG                                                                                                     ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_FLAG                                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_FLAG                                                                                                      ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY3                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY3                                                                                               ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0~44                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0~44                                                                                               ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~201                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~201                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~201                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~202                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~205                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~205                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~205                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~206                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~209                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~209                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~209                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~210                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~213                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~213                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~213                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~214                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~217                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~217                                                                                                                ; sumout           ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~217                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~218                                                                                                                ; cout             ;
; |ddl_ctrlr|ddlctrlr:inst|op_4~221                                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|op_4~221                                                                                                                ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_VIOLATION                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_VIOLATION                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9~26                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9~26                                                                                               ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|$00003                                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|$00003                                                                                                                  ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|IDLE                                                                                                  ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|IDLE                                                                                                     ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[16]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[16]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[19]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[19]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[17]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[17]                                                                                                              ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|FE_REG[18]                                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|FE_REG[18]                                                                                                              ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1515                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1515                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_VIOLATION                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_VIOLATION                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_MISSING                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_MISSING                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_L1_MISSING                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_L1_MISSING                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_1~89                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_1~89                                                                                                ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[15]                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[15]                                                                                       ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[14]                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[14]                                                                                       ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[13]                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[13]                                                                                       ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[12]                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[12]                                                                                       ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~273                                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~273                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[11]                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[11]                                                                                       ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[10]                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[10]                                                                                       ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[9]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[9]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~274                                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~274                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[6]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[6]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[8]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[8]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[7]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[7]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~275                                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~275                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[5]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[5]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[3]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[3]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[1]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[1]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[0]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[0]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[4]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[4]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[2]                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[2]                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~276                                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~276                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_13~167                                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_13~167                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_13~168                                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_13~168                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1516                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1516                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_WAITING                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_WAITING                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1~195                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1~195                                                                                               ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1~196                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_SEND_1~196                                                                                               ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEND_L2~16                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEND_L2~16                                                                                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_1                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_1                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1517                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1517                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~277                                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_15~277                                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13~96                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13~96                                                                                              ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10~110                                                                                          ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10~110                                                                                             ; combout          ;
; |ddl_ctrlr|inst82                                                                                                                             ; |ddl_ctrlr|inst82                                                                                                                                ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIMEOUT_REJECT_2                                                                                       ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIMEOUT_REJECT_2                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_3                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_3                                                                                                   ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|RESET_FLAG~35                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|RESET_FLAG~35                                                                                                ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_2                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_2                                                                                                   ; regout           ;
; |ddl_ctrlr|inst11~112                                                                                                                         ; |ddl_ctrlr|inst11~112                                                                                                                            ; combout          ;
; |ddl_ctrlr|inst11~114                                                                                                                         ; |ddl_ctrlr|inst11~114                                                                                                                            ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita0          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita0             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita0          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita0~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita1          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita1             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita1          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita1~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita2          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita2             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita2          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita2~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita3          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita3             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita3          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita3~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita4          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita4             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita4          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita4~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita5          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita5             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita5          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita5~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita6          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita6             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita6          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita6~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita7          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita7             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita7          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita7~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita8          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita8             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita8          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita8~COUT        ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita9          ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|counter_comb_bita9             ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita0      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita0         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita0      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita0~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~66                                        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|_~66                                           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita1      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita1         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita1      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita1~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita2      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita2         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita2      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita2~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita3      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita3         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita3      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita3~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita4      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita4         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita4      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita4~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita5      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita5         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita5      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita5~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita6      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita6         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita6      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita6~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita7      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita7         ; sumout           ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita7      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita7~COUT    ; cout             ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita8      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|counter_comb_bita8         ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_SEQ_CONTROLLER~106                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_SEQ_CONTROLLER~106                                                                                      ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1518                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1518                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_FLAG~55                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_FLAG~55                                                                                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_FLAG~34                                                                                               ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_FLAG~34                                                                                                  ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_FLAG~38                                                                                               ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_FLAG~38                                                                                                  ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY2                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY2                                                                                               ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|L1A_LATENCY[1]                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|L1A_LATENCY[1]                                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~124                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~124                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~127                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~127                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~127                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~128                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~131                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~131                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~131                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~132                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~135                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~135                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~135                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~136                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~139                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~139                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~139                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~140                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~143                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~143                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~143                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~144                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~147                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~147                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[5]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[5]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[7]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[7]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[6]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[6]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~599                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~599                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~600                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~600                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[3]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[3]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[1]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[1]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[0]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[0]                                                                                           ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|L1A_LATENCY[0]                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|L1A_LATENCY[0]                                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~601                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~601                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[2]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[2]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~602                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~602                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[4]                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[4]                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1519                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1519                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1520                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1520                                                                                                       ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|IDLE~33                                                                                               ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|IDLE~33                                                                                                  ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1521                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1521                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~603                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~603                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~113                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~113                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~113                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~114                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~117                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~117                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~117                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~118                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~121                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~121                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~121                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~122                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~125                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~125                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~125                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~126                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~129                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~129                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~129                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~130                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~133                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~133                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~583                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~583                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~584                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~584                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~585                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~585                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~586                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~586                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~587                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_6~587                                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1522                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1522                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1523                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1523                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~245                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~245                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~245                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~246                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~249                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~249                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~249                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~250                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~253                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~253                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~253                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~254                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~257                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~257                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~257                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~258                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~261                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~261                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~261                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~262                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~265                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~265                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~265                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~266                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~269                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~269                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~269                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~270                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~273                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~273                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~273                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~274                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~277                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~277                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~277                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~278                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~281                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~281                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~281                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~282                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~285                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~285                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~285                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~286                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~289                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~289                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~289                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~290                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~293                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~293                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~293                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~294                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~297                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~297                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~297                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~298                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~301                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_2~301                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[15]~179                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[15]~179                                                                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ENA_L2_TIMEOUT_COUNTER                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ENA_L2_TIMEOUT_COUNTER                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~346                                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~346                                                                                                        ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_WAITING~2                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_WAITING~2                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_1~90                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_SEND_1~90                                                                                                ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1524                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1524                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1525                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1525                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_SEQ_CONTROLLER~113                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_SEQ_CONTROLLER~113                                                                                      ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_SEQ_CONTROLLER~114                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_SEQ_CONTROLLER~114                                                                                      ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG~37                                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG~37                                                                                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY1                                                                                            ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY1                                                                                               ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_HEADER_2                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_HEADER_2                                                                                                 ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~117                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~117                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~117                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~118                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~121                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~121                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~121                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~122                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~125                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~125                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~125                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~126                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~129                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~129                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~129                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~130                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~133                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~133                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~133                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~134                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~137                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~137                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~137                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~138                                                                                                     ; cout             ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~141                                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_1~141                                                                                                     ; sumout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1526                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1526                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING~81                                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING~81                                                                                                ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1527                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1527                                                                                                       ; combout          ;
; |ddl_ctrlr|TTCRX_SOFT_RESET_MODULE:inst56|_~44                                                                                                ; |ddl_ctrlr|TTCRX_SOFT_RESET_MODULE:inst56|_~44                                                                                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER~50                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER~50                                                                                              ; combout          ;
; |ddl_ctrlr|TTCRX_SOFT_RESET_MODULE:inst56|_~45                                                                                                ; |ddl_ctrlr|TTCRX_SOFT_RESET_MODULE:inst56|_~45                                                                                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1529                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1529                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8_WAIT~70                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8_WAIT~70                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3_WAIT~70                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3_WAIT~70                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6_WAIT~70                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6_WAIT~70                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1530                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1530                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4_WAIT~70                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4_WAIT~70                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2_WAIT~70                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2_WAIT~70                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5_WAIT~70                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5_WAIT~70                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7_WAIT~70                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7_WAIT~70                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8~47                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8~47                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3~57                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3~57                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1531                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1531                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6~57                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6~57                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4~57                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4~57                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1532                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1532                                                                                                       ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2~57                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2~57                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5~57                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5~57                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7~57                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7~57                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1533                                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1533                                                                                                       ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|fbDtri[9]~1595                                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|fbDtri[9]~1595                                                                                                          ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[0]~36                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|COLUMN_NMBER[0]~36                                                                                                      ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_COUNTER[0]~25                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_COUNTER[0]~25                                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[0]~28                                                                                                ; |ddl_ctrlr|ddlctrlr:inst|WORD_NMBER_COMP[0]~28                                                                                                   ; combout          ;
; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[0]~71                                                                                                      ; |ddl_ctrlr|L0_DELAY:inst74|COUNTER[0]~71                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|IDLE~167                                                                                                             ; |ddl_ctrlr|header:inst78|IDLE~167                                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[0]~100                                                                                          ; |ddl_ctrlr|ddlctrlr:inst|SEGMENT_WORD_COUNTER[0]~100                                                                                             ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|rd_ptr_lsb~7                                ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|rd_ptr_lsb~7                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[0]~180                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2_TIMEOUT_COUNTER[0]~180                                                                                    ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[0]~40                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIME_COUNTER[0]~40                                                                                        ; combout          ;
; |ddl_ctrlr|inst28                                                                                                                             ; |ddl_ctrlr|inst28                                                                                                                                ; combout          ;
; |ddl_ctrlr|~GND                                                                                                                               ; |ddl_ctrlr|~GND                                                                                                                                  ; combout          ;
; |ddl_ctrlr|L0_EXT_NIM                                                                                                                         ; |ddl_ctrlr|L0_EXT_NIM                                                                                                                            ; combout          ;
; |ddl_ctrlr|L1_EXT                                                                                                                             ; |ddl_ctrlr|L1_EXT                                                                                                                                ; combout          ;
; |ddl_ctrlr|L2_EXT                                                                                                                             ; |ddl_ctrlr|L2_EXT                                                                                                                                ; combout          ;
; |ddl_ctrlr|EXT_RESET                                                                                                                          ; |ddl_ctrlr|EXT_RESET                                                                                                                             ; combout          ;
; |ddl_ctrlr|fiBENn                                                                                                                             ; |ddl_ctrlr|fiBENn                                                                                                                                ; combout          ;
; |ddl_ctrlr|L0_EXT_LVDS                                                                                                                        ; |ddl_ctrlr|L0_EXT_LVDS                                                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_READY                                                                                                                          ; |ddl_ctrlr|TTC_READY                                                                                                                             ; combout          ;
; |ddl_ctrlr|fiDIR                                                                                                                              ; |ddl_ctrlr|fiDIR                                                                                                                                 ; combout          ;
; |ddl_ctrlr|fiLFn                                                                                                                              ; |ddl_ctrlr|fiLFn                                                                                                                                 ; combout          ;
; |ddl_ctrlr|SA[6]                                                                                                                              ; |ddl_ctrlr|SA[6]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|SA[7]                                                                                                                              ; |ddl_ctrlr|SA[7]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|SA[5]                                                                                                                              ; |ddl_ctrlr|SA[5]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|SA[4]                                                                                                                              ; |ddl_ctrlr|SA[4]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|DQ[1]                                                                                                                              ; |ddl_ctrlr|DQ[1]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|DQ[2]                                                                                                                              ; |ddl_ctrlr|DQ[2]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|DQ[0]                                                                                                                              ; |ddl_ctrlr|DQ[0]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|DQ[3]                                                                                                                              ; |ddl_ctrlr|DQ[3]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|D_Str                                                                                                                              ; |ddl_ctrlr|D_Str                                                                                                                                 ; combout          ;
; |ddl_ctrlr|D[1]                                                                                                                               ; |ddl_ctrlr|D[1]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|SA[1]                                                                                                                              ; |ddl_ctrlr|SA[1]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|D[0]                                                                                                                               ; |ddl_ctrlr|D[0]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|SA[0]                                                                                                                              ; |ddl_ctrlr|SA[0]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|SA[2]                                                                                                                              ; |ddl_ctrlr|SA[2]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|D[7]                                                                                                                               ; |ddl_ctrlr|D[7]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|D[5]                                                                                                                               ; |ddl_ctrlr|D[5]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|SA[3]                                                                                                                              ; |ddl_ctrlr|SA[3]                                                                                                                                 ; combout          ;
; |ddl_ctrlr|D[4]                                                                                                                               ; |ddl_ctrlr|D[4]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|D[6]                                                                                                                               ; |ddl_ctrlr|D[6]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|D[2]                                                                                                                               ; |ddl_ctrlr|D[2]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|D[3]                                                                                                                               ; |ddl_ctrlr|D[3]                                                                                                                                  ; combout          ;
; |ddl_ctrlr|BCNT[11]                                                                                                                           ; |ddl_ctrlr|BCNT[11]                                                                                                                              ; combout          ;
; |ddl_ctrlr|BCNTSTR                                                                                                                            ; |ddl_ctrlr|BCNTSTR                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[10]                                                                                                                           ; |ddl_ctrlr|BCNT[10]                                                                                                                              ; combout          ;
; |ddl_ctrlr|BCNT[9]                                                                                                                            ; |ddl_ctrlr|BCNT[9]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[8]                                                                                                                            ; |ddl_ctrlr|BCNT[8]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[7]                                                                                                                            ; |ddl_ctrlr|BCNT[7]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[6]                                                                                                                            ; |ddl_ctrlr|BCNT[6]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[5]                                                                                                                            ; |ddl_ctrlr|BCNT[5]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[4]                                                                                                                            ; |ddl_ctrlr|BCNT[4]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[3]                                                                                                                            ; |ddl_ctrlr|BCNT[3]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[2]                                                                                                                            ; |ddl_ctrlr|BCNT[2]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[1]                                                                                                                            ; |ddl_ctrlr|BCNT[1]                                                                                                                               ; combout          ;
; |ddl_ctrlr|BCNT[0]                                                                                                                            ; |ddl_ctrlr|BCNT[0]                                                                                                                               ; combout          ;
; |ddl_ctrlr|L1A                                                                                                                                ; |ddl_ctrlr|L1A                                                                                                                                   ; combout          ;
; |ddl_ctrlr|LOC_CSn                                                                                                                            ; |ddl_ctrlr|LOC_CSn                                                                                                                               ; padio            ;
; |ddl_ctrlr|SEG_TRIG                                                                                                                           ; |ddl_ctrlr|SEG_TRIG                                                                                                                              ; padio            ;
; |ddl_ctrlr|BUSY                                                                                                                               ; |ddl_ctrlr|BUSY                                                                                                                                  ; padio            ;
; |ddl_ctrlr|SPARE_LVDS                                                                                                                         ; |ddl_ctrlr|SPARE_LVDS                                                                                                                            ; padio            ;
; |ddl_ctrlr|G_SPARE1                                                                                                                           ; |ddl_ctrlr|G_SPARE1                                                                                                                              ; padio            ;
; |ddl_ctrlr|G_SPARE2                                                                                                                           ; |ddl_ctrlr|G_SPARE2                                                                                                                              ; padio            ;
; |ddl_ctrlr|TRIG_LED                                                                                                                           ; |ddl_ctrlr|TRIG_LED                                                                                                                              ; padio            ;
; |ddl_ctrlr|ACCESS_LED                                                                                                                         ; |ddl_ctrlr|ACCESS_LED                                                                                                                            ; padio            ;
; |ddl_ctrlr|foBSYn                                                                                                                             ; |ddl_ctrlr|foBSYn                                                                                                                                ; padio            ;
; |ddl_ctrlr|LOC_Rn/W                                                                                                                           ; |ddl_ctrlr|LOC_Rn/W                                                                                                                              ; padio            ;
; |ddl_ctrlr|Aout                                                                                                                               ; |ddl_ctrlr|Aout                                                                                                                                  ; padio            ;
; |ddl_ctrlr|Bout                                                                                                                               ; |ddl_ctrlr|Bout                                                                                                                                  ; padio            ;
; |ddl_ctrlr|Cout                                                                                                                               ; |ddl_ctrlr|Cout                                                                                                                                  ; padio            ;
; |ddl_ctrlr|Dout                                                                                                                               ; |ddl_ctrlr|Dout                                                                                                                                  ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[12]                                                                                                                    ; |ddl_ctrlr|DATABUS_ADD[12]                                                                                                                       ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[11]                                                                                                                    ; |ddl_ctrlr|DATABUS_ADD[11]                                                                                                                       ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[10]                                                                                                                    ; |ddl_ctrlr|DATABUS_ADD[10]                                                                                                                       ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[9]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[9]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[8]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[8]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[7]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[7]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[6]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[6]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[5]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[5]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[4]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[4]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[3]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[3]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[2]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[2]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[1]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[1]                                                                                                                        ; padio            ;
; |ddl_ctrlr|DATABUS_ADD[0]                                                                                                                     ; |ddl_ctrlr|DATABUS_ADD[0]                                                                                                                        ; padio            ;
; |ddl_ctrlr|main[7]                                                                                                                            ; |ddl_ctrlr|main[7]                                                                                                                               ; padio            ;
; |ddl_ctrlr|main[6]                                                                                                                            ; |ddl_ctrlr|main[6]                                                                                                                               ; padio            ;
; |ddl_ctrlr|main[4]                                                                                                                            ; |ddl_ctrlr|main[4]                                                                                                                               ; padio            ;
; |ddl_ctrlr|fbCTRLn                                                                                                                            ; |ddl_ctrlr|fbCTRLn~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbTENn                                                                                                                             ; |ddl_ctrlr|fbTENn~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[31]                                                                                                                            ; |ddl_ctrlr|fbD[31]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[30]                                                                                                                            ; |ddl_ctrlr|fbD[30]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[29]                                                                                                                            ; |ddl_ctrlr|fbD[29]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[28]                                                                                                                            ; |ddl_ctrlr|fbD[28]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[27]                                                                                                                            ; |ddl_ctrlr|fbD[27]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[26]                                                                                                                            ; |ddl_ctrlr|fbD[26]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[25]                                                                                                                            ; |ddl_ctrlr|fbD[25]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[24]                                                                                                                            ; |ddl_ctrlr|fbD[24]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[23]                                                                                                                            ; |ddl_ctrlr|fbD[23]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[22]                                                                                                                            ; |ddl_ctrlr|fbD~9                                                                                                                                 ; combout          ;
; |ddl_ctrlr|fbD[22]                                                                                                                            ; |ddl_ctrlr|fbD[22]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[21]                                                                                                                            ; |ddl_ctrlr|fbD[21]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[20]                                                                                                                            ; |ddl_ctrlr|fbD[20]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[19]                                                                                                                            ; |ddl_ctrlr|fbD[19]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[18]                                                                                                                            ; |ddl_ctrlr|fbD[18]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[17]                                                                                                                            ; |ddl_ctrlr|fbD[17]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[16]                                                                                                                            ; |ddl_ctrlr|fbD[16]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[15]                                                                                                                            ; |ddl_ctrlr|fbD[15]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[14]                                                                                                                            ; |ddl_ctrlr|fbD[14]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[13]                                                                                                                            ; |ddl_ctrlr|fbD[13]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[12]                                                                                                                            ; |ddl_ctrlr|fbD~19                                                                                                                                ; combout          ;
; |ddl_ctrlr|fbD[12]                                                                                                                            ; |ddl_ctrlr|fbD[12]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[11]                                                                                                                            ; |ddl_ctrlr|fbD[11]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[10]                                                                                                                            ; |ddl_ctrlr|fbD[10]~output                                                                                                                        ; padio            ;
; |ddl_ctrlr|fbD[9]                                                                                                                             ; |ddl_ctrlr|fbD[9]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[8]                                                                                                                             ; |ddl_ctrlr|fbD[8]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[7]                                                                                                                             ; |ddl_ctrlr|fbD~24                                                                                                                                ; combout          ;
; |ddl_ctrlr|fbD[7]                                                                                                                             ; |ddl_ctrlr|fbD[7]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[6]                                                                                                                             ; |ddl_ctrlr|fbD~25                                                                                                                                ; combout          ;
; |ddl_ctrlr|fbD[6]                                                                                                                             ; |ddl_ctrlr|fbD[6]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[5]                                                                                                                             ; |ddl_ctrlr|fbD[5]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[4]                                                                                                                             ; |ddl_ctrlr|fbD[4]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[3]                                                                                                                             ; |ddl_ctrlr|fbD[3]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[2]                                                                                                                             ; |ddl_ctrlr|fbD~29                                                                                                                                ; combout          ;
; |ddl_ctrlr|fbD[2]                                                                                                                             ; |ddl_ctrlr|fbD[2]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[1]                                                                                                                             ; |ddl_ctrlr|fbD[1]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|fbD[0]                                                                                                                             ; |ddl_ctrlr|fbD[0]~output                                                                                                                         ; padio            ;
; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~80clkctrl                                                                                                   ; |ddl_ctrlr|ddlctrlr:inst|FIFO_CLK~80clkctrl                                                                                                      ; outclk           ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START~clkctrl                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START~clkctrl                                                                                               ; outclk           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_NEW_REG0                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM1                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_NEW_REG2                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM3                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_NEW_REG4                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM5                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1528_RTM08                                                                                              ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|_~1528_RTM08                                                                                                 ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~147_NEW_REG10                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~147_OTERM11                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~147_RTM013                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~147_RTM013                                                                                              ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~143_NEW_REG14                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~143_OTERM15                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~143_RTM017                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~143_RTM017                                                                                              ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~139_NEW_REG18                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~139_OTERM19                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~139_RTM021                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~139_RTM021                                                                                              ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~135_NEW_REG22                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~135_OTERM23                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~135_RTM025                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~135_RTM025                                                                                              ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~131_NEW_REG26                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~131_OTERM27                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~131_RTM029                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~131_RTM029                                                                                              ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~127_NEW_REG30                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~127_OTERM31                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~127_RTM033                                                                                           ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_3~127_RTM033                                                                                              ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~133_NEW_REG34                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~133_OTERM35                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~129_NEW_REG36                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~129_OTERM37                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~125_NEW_REG38                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~125_OTERM39                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~121_NEW_REG40                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~121_OTERM41                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~117_NEW_REG42                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~117_OTERM43                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~113_NEW_REG44                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_5~113_OTERM45                                                                                             ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_NEW_REG46                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM47                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_NEW_REG48                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM49                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_NEW_REG52                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM53                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_NEW_REG54                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM55                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_NEW_REG56                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM57                                                                                          ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_NEW_REG58                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_OTERM59                                                                                              ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_NEW_REG60                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_OTERM61                                                                                              ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_NEW_REG64                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_OTERM65                                                                                              ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_NEW_REG66                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_OTERM67                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_NEW_REG68                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_OTERM69                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_NEW_REG70                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_OTERM71                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_NEW_REG74                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_OTERM75                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_NEW_REG76                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING_OTERM77                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13_NEW_REG78                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13_OTERM79                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13_NEW_REG80                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13_OTERM81                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13_NEW_REG82                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_13_OTERM83                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM7_NEW_REG94                                                                             ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER_OTERM7_OTERM95                                                                                  ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3_NEW_REG96                                                                                       ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3_OTERM97                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3_NEW_REG98                                                                                       ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3_OTERM99                                                                                            ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8_NEW_REG102                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8_OTERM103                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8_NEW_REG104                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8_OTERM105                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6_NEW_REG106                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6_OTERM107                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6_NEW_REG108                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6_OTERM109                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2_NEW_REG110                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2_OTERM111                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2_NEW_REG112                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2_OTERM113                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7_NEW_REG114                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7_OTERM115                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7_NEW_REG116                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7_OTERM117                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5_NEW_REG118                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5_OTERM119                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5_NEW_REG120                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5_OTERM121                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4_NEW_REG122                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4_OTERM123                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4_NEW_REG124                                                                                      ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4_OTERM125                                                                                           ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10_NEW_REG126                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10_OTERM127                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10_NEW_REG128                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10_OTERM129                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10_NEW_REG130                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_10_OTERM131                                                                                        ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG_NEW_REG132                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG_OTERM133                                                                                      ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG_NEW_REG134                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG_OTERM135                                                                                      ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG_NEW_REG136                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|SEQ_ERROR_FLAG_OTERM137                                                                                      ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_NEW_REG138                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_OTERM139                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_NEW_REG140                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_OTERM141                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_NEW_REG142                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_OTERM143                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_NEW_REG144                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_OTERM145                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_NEW_REG146                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_OTERM147                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_NEW_REG148                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_9_OTERM149                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_1_NEW_REG150                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_1_OTERM151                                                                                         ; regout           ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_1_NEW_REG152                                                                                    ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_1_OTERM153                                                                                         ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|READ_EOB_RTM0156                                                                                                     ; |ddl_ctrlr|ddlctrlr:inst|READ_EOB_RTM0156                                                                                                        ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_FLAG_NEW_REG158                                                                                        ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_FLAG_OTERM159                                                                                             ; regout           ;
; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~87_RESYN164                                                                                                  ; |ddl_ctrlr|ddlctrlr:inst|fo_BSYn~87_RESYN164_BDD165                                                                                              ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~136_RESYN166                                                                                        ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|_~136_RESYN166_BDD167                                                                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START~79_RESYN168                                                                                        ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_START~79_RESYN168_BDD169                                                                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE~98_RESYN170                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE~98_RESYN170_BDD171                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~238_RESYN172                                                                                            ; |ddl_ctrlr|ddlctrlr:inst|SIU_TRI_ctrl~238_RESYN172_BDD173                                                                                        ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|IDLE_RCB~86_RESYN176                                                                                                 ; |ddl_ctrlr|ddlctrlr:inst|IDLE_RCB~86_RESYN176_BDD177                                                                                             ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~116_RESYN178                                                                                       ; |ddl_ctrlr|ddlctrlr:inst|BUSY_RESET_STATE4~116_RESYN178_BDD179                                                                                   ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_END~2_RESYN182                                                                                           ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_WRITE_END~2_RESYN182_BDD183                                                                                       ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|BLOCK_EOBTR~2_RESYN186                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|BLOCK_EOBTR~2_RESYN186_BDD187                                                                                           ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|SEL_COLUMN~35_RESYN188                                                                                               ; |ddl_ctrlr|ddlctrlr:inst|SEL_COLUMN~35_RESYN188_BDD189                                                                                           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~599DUPLICATE                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~599DUPLICATE                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~600DUPLICATE                                                                                         ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|op_4~600DUPLICATE                                                                                            ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_FLAG_OTERM159~feeder                                                                                   ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_FLAG_OTERM159~feeder                                                                                      ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[5]~feeder     ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_8m7:usedw_counter|safe_q[5]~feeder        ; combout          ;
; |ddl_ctrlr|inst13~feeder                                                                                                                      ; |ddl_ctrlr|inst13~feeder                                                                                                                         ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_WRD4~feeder                                                                                                   ; |ddl_ctrlr|header:inst78|HEADER_WRD4~feeder                                                                                                      ; combout          ;
; |ddl_ctrlr|header:inst78|HEADER_WRD3~feeder                                                                                                   ; |ddl_ctrlr|header:inst78|HEADER_WRD3~feeder                                                                                                      ; combout          ;
; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[4]~feeder                                                                        ; |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|TTC_RESET_LENGHT_REG[4]~feeder                                                                           ; combout          ;
; |ddl_ctrlr|inst84~feeder                                                                                                                      ; |ddl_ctrlr|inst84~feeder                                                                                                                         ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[0]~feeder                      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[0]~feeder                         ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[1]~feeder                      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[1]~feeder                         ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[5]~feeder                      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[5]~feeder                         ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[7]~feeder                      ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|low_addressa[7]~feeder                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM57~feeder                                                                                ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|ERROR_BIT_0_OTERM57~feeder                                                                                   ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[7]~feeder                                                                                 ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TRIG_MESSAGE[7]~feeder                                                                                    ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[7]~feeder                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[7]~feeder                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[5]~feeder                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[5]~feeder                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[6]~feeder                                                                                      ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_LENGHT[6]~feeder                                                                                         ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[5]~feeder                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[5]~feeder                                                                                     ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[0]~feeder                                                                                  ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|BUNCH_CROSSING[0]~feeder                                                                                     ; combout          ;
; |ddl_ctrlr|inst83~feeder                                                                                                                      ; |ddl_ctrlr|inst83~feeder                                                                                                                         ; combout          ;
; |ddl_ctrlr|inst11~feeder                                                                                                                      ; |ddl_ctrlr|inst11~feeder                                                                                                                         ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[0]~feeder            ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[0]~feeder               ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[1]~feeder            ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[1]~feeder               ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[2]~feeder            ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[2]~feeder               ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[6]~feeder            ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[6]~feeder               ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[7]~feeder            ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[7]~feeder               ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[9]~feeder            ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_slb:wr_ptr|safe_q[9]~feeder               ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[0]~feeder        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[0]~feeder           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[5]~feeder        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[5]~feeder           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[6]~feeder        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[6]~feeder           ; combout          ;
; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[8]~feeder        ; |ddl_ctrlr|ddl_fifo:inst1|scfifo:scfifo_component|scfifo_fh01:auto_generated|a_dpfifo_in01:dpfifo|cntr_kkb:rd_ptr_msb|safe_q[8]~feeder           ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY3~feeder                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY3~feeder                                                                                        ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY1~feeder                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY1~feeder                                                                                        ; combout          ;
; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY2~feeder                                                                                     ; |ddl_ctrlr|TTC_COMMUNICATION:inst18|L0_FLAG_DELAY2~feeder                                                                                        ; combout          ;
; |ddl_ctrlr|inst60~feeder                                                                                                                      ; |ddl_ctrlr|inst60~feeder                                                                                                                         ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|WRITE_fbTEN_pulse~feeder                                                                                             ; |ddl_ctrlr|ddlctrlr:inst|WRITE_fbTEN_pulse~feeder                                                                                                ; combout          ;
; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_MODULE~feeder                                                                                         ; |ddl_ctrlr|ddlctrlr:inst|DDL_SOFT_RESET_MODULE~feeder                                                                                            ; combout          ;
; |ddl_ctrlr|inst82~feeder                                                                                                                      ; |ddl_ctrlr|inst82~feeder                                                                                                                         ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 6.1 Build 201 11/27/2006 SJ Full Version
    Info: Processing started: Wed Feb 20 16:09:54 2008
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr
Info: Using vector source file "D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_8_2_2008/RCB_P2_9/ddl_ctrlr.vwf"
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|header:inst78|NOSTRA_WRD4" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|header:inst78|NOSTRA_WRD3" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|header:inst78|NOSTRA_WRD2" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|header:inst78|NOSTRA_WRD1" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|header:inst78|NOSTRA_WRD0" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2r_HEADER_1" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8_WAIT" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD8" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7_WAIT" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD7" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6_WAIT" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD6" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5_WAIT" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD5" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4_WAIT" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD4" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3_WAIT" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD3" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2_WAIT" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_WORD2" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L2a_HEADER" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_HEADER" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_DECODER" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_TIMEOUT_REJECT_1" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|L1_WAITING" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|TTC_COMMUNICATION:inst18|IDLE_SEQ_CONTROLLER" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|ddlctrlr:inst|READ_PULSE_fbTEN_TEMP" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|ddlctrlr:inst|LOOP_DATA_3" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ddl_ctrlr|ddlctrlr:inst|OPEN_DATA" was synthesized away
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|read_param"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|param[2]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|param[1]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|param[0]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BCNTRES"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|EVCNTHStr"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|EVCNTLStr"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|SDA"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|SCL"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|EVCNTRES"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|CLK_L1A"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BRCSTSTR2"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|G_BUSY"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|DBLERRStr"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|SINERRStr"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|CLK40DES2"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BRCSTSTR1"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|CLK40DES1_1"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|CLK40DES1_2"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|CLK40DES1_3"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|CLK40DES2_1"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|SPARE1_TTL"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|SPARE2_TTL"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|IN_RESETn_from_TTCRX"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BRCST[7]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BRCST[6]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BRCST[5]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BRCST[4]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BRCST[3]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BRCST[2]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|L0_EXT_NIM"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|L1_EXT"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|L2_EXT"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|EXT_RESET"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|L0_EXT_LVDS"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|SA[6]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|SA[7]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|SA[5]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|SA[4]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|DQ[1]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|DQ[2]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|DQ[0]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|DQ[3]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|D_Str"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|D[1]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|SA[1]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|D[0]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|SA[0]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|SA[2]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|D[7]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|D[5]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|SA[3]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|D[4]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|D[6]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|D[2]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|D[3]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BCNT[11]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BCNTSTR"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BCNT[10]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BCNT[9]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BCNT[8]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BCNT[7]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BCNT[6]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BCNT[5]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BCNT[4]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BCNT[3]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BCNT[2]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BCNT[1]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|BCNT[0]"
Warning: Can't find signal in vector source file for input pin "|ddl_ctrlr|L1A"
Info: Inverted registers were found during simulation
    Info: Register: |ddl_ctrlr|ddlctrlr:inst|IDLE_LOCAL
    Info: Register: |ddl_ctrlr|ddlctrlr:inst|IDLE_RCB
    Info: Register: |ddl_ctrlr|L0_DELAY:inst74|IDLE
    Info: Register: |ddl_ctrlr|header:inst78|IDLE
    Info: Register: |ddl_ctrlr|DDL_SOFT_RESET_MODULE:inst54|IDLE
Info: System task: Warning : Invalid transition to 'X' detected on StratixII PLL input clk. This edge will be ignored.
Info: System task: Time: 0  Instance: pll
Info: System task:  Note : StratixII PLL is enabled
Info: System task: Time: 0  Instance: pll
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: System task:  Note : StratixII PLL locked to incoming clock
Info: System task: Time: 143517  Instance: pll
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      10.61 %
Info: Number of transitions in simulation is 20180
Info: Quartus II Simulator was successful. 0 errors, 99 warnings
    Info: Allocated 101 megabytes of memory during processing
    Info: Processing ended: Wed Feb 20 16:10:13 2008
    Info: Elapsed time: 00:00:19


