#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec  3 14:26:35 2018
# Process ID: 7048
# Current directory: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6196 C:\Users\German Zepeda\Documents\Fall Semester 2018\ECE524\Project\project_1\project_1.xpr
# Log file: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/vivado.log
# Journal file: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.xpr}
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Write_Width_A {7} CONFIG.Write_Depth_A {307200} CONFIG.Read_Width_A {7} CONFIG.Write_Width_B {7} CONFIG.Read_Width_B {7} CONFIG.Enable_B {Use_ENB_Pin}] [get_ips blk_mem_gen_0]
generate_target all [get_files  {{C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.ip_user_files} -ipstatic_source_dir {C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close [ open {C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.srcs/sources_1/new/top_2.vhd} w ]
add_files {{C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.srcs/sources_1/new/top_2.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
