###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       105600   # Number of WRITE/WRITEP commands
num_reads_done                 =       471405   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       362413   # Number of read row buffer hits
num_read_cmds                  =       471406   # Number of READ/READP commands
num_writes_done                =       105610   # Number of read requests issued
num_write_row_hits             =        85611   # Number of write row buffer hits
num_act_cmds                   =       129349   # Number of ACT commands
num_pre_cmds                   =       129323   # Number of PRE commands
num_ondemand_pres              =       107008   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9386278   # Cyles of rank active rank.0
rank_active_cycles.1           =      9000764   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       613722   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       999236   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       530949   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5195   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1145   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1769   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2025   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1976   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3665   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7645   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4984   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          410   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17256   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          305   # Write cmd latency (cycles)
write_latency[40-59]           =          501   # Write cmd latency (cycles)
write_latency[60-79]           =         1073   # Write cmd latency (cycles)
write_latency[80-99]           =         2191   # Write cmd latency (cycles)
write_latency[100-119]         =         3101   # Write cmd latency (cycles)
write_latency[120-139]         =         4095   # Write cmd latency (cycles)
write_latency[140-159]         =         5338   # Write cmd latency (cycles)
write_latency[160-179]         =         6115   # Write cmd latency (cycles)
write_latency[180-199]         =         6503   # Write cmd latency (cycles)
write_latency[200-]            =        76369   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       225064   # Read request latency (cycles)
read_latency[40-59]            =        63877   # Read request latency (cycles)
read_latency[60-79]            =        74902   # Read request latency (cycles)
read_latency[80-99]            =        20917   # Read request latency (cycles)
read_latency[100-119]          =        16092   # Read request latency (cycles)
read_latency[120-139]          =        14765   # Read request latency (cycles)
read_latency[140-159]          =         7005   # Read request latency (cycles)
read_latency[160-179]          =         5114   # Read request latency (cycles)
read_latency[180-199]          =         3939   # Read request latency (cycles)
read_latency[200-]             =        39730   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.27155e+08   # Write energy
read_energy                    =  1.90071e+09   # Read energy
act_energy                     =  3.53899e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.94587e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.79633e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85704e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.61648e+09   # Active standby energy rank.1
average_read_latency           =      84.8959   # Average read request latency (cycles)
average_interarrival           =      17.3304   # Average request interarrival latency (cycles)
total_energy                   =  1.57341e+10   # Total energy (pJ)
average_power                  =      1573.41   # Average power (mW)
average_bandwidth              =      4.92386   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       129706   # Number of WRITE/WRITEP commands
num_reads_done                 =       506662   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       370154   # Number of read row buffer hits
num_read_cmds                  =       506663   # Number of READ/READP commands
num_writes_done                =       129713   # Number of read requests issued
num_write_row_hits             =        97687   # Number of write row buffer hits
num_act_cmds                   =       169141   # Number of ACT commands
num_pre_cmds                   =       169112   # Number of PRE commands
num_ondemand_pres              =       147432   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9192395   # Cyles of rank active rank.0
rank_active_cycles.1           =      9111098   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       807605   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       888902   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       592268   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3453   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1146   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1700   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2014   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2020   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3672   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7459   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5080   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          371   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17197   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          284   # Write cmd latency (cycles)
write_latency[40-59]           =          423   # Write cmd latency (cycles)
write_latency[60-79]           =          933   # Write cmd latency (cycles)
write_latency[80-99]           =         2121   # Write cmd latency (cycles)
write_latency[100-119]         =         3113   # Write cmd latency (cycles)
write_latency[120-139]         =         4345   # Write cmd latency (cycles)
write_latency[140-159]         =         5906   # Write cmd latency (cycles)
write_latency[160-179]         =         7115   # Write cmd latency (cycles)
write_latency[180-199]         =         7623   # Write cmd latency (cycles)
write_latency[200-]            =        97839   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       216074   # Read request latency (cycles)
read_latency[40-59]            =        63670   # Read request latency (cycles)
read_latency[60-79]            =        88431   # Read request latency (cycles)
read_latency[80-99]            =        25737   # Read request latency (cycles)
read_latency[100-119]          =        19863   # Read request latency (cycles)
read_latency[120-139]          =        17585   # Read request latency (cycles)
read_latency[140-159]          =         8722   # Read request latency (cycles)
read_latency[160-179]          =         6592   # Read request latency (cycles)
read_latency[180-199]          =         5020   # Read request latency (cycles)
read_latency[200-]             =        54967   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.47492e+08   # Write energy
read_energy                    =  2.04287e+09   # Read energy
act_energy                     =   4.6277e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.8765e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.26673e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73605e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68533e+09   # Active standby energy rank.1
average_read_latency           =      99.7619   # Average read request latency (cycles)
average_interarrival           =      15.7139   # Average request interarrival latency (cycles)
total_energy                   =  1.60935e+10   # Total energy (pJ)
average_power                  =      1609.35   # Average power (mW)
average_bandwidth              =       5.4304   # Average bandwidth
