
---------- Begin Simulation Statistics ----------
final_tick                               1265651810500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59204                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702408                       # Number of bytes of host memory used
host_op_rate                                    59377                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24266.15                       # Real time elapsed on the host
host_tick_rate                               52157081                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436643567                       # Number of instructions simulated
sim_ops                                    1440847313                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.265652                       # Number of seconds simulated
sim_ticks                                1265651810500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.992950                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              187303735                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           220375613                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19689442                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        282202030                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          27248101                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       28746785                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1498684                       # Number of indirect misses.
system.cpu0.branchPred.lookups              367336717                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188591                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100276                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10846349                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547762                       # Number of branches committed
system.cpu0.commit.bw_lim_events             39476251                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309739                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      138014305                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316565393                       # Number of instructions committed
system.cpu0.commit.committedOps            1318668965                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2299773152                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.573391                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.364825                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1683904468     73.22%     73.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    359473773     15.63%     88.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     83447393      3.63%     92.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     85455517      3.72%     96.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     31994688      1.39%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7125067      0.31%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5752205      0.25%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3143790      0.14%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     39476251      1.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2299773152                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143491                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273937048                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171755                       # Number of loads committed
system.cpu0.commit.membars                    4203734                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203740      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742074398     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833032      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272023     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185887     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318668965                       # Class of committed instruction
system.cpu0.commit.refs                     558457938                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316565393                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318668965                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.917652                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.917652                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            447387897                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8894225                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           181216944                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1486876290                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               842753249                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1015944068                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10856482                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             17594013                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7450364                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  367336717                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                255768675                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1482600379                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6949401                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1528610007                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          194                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39399210                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.145496                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         822091768                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         214551836                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.605459                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2324392060                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.658544                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.908629                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1254176240     53.96%     53.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               785815331     33.81%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               145096141      6.24%     94.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               114330683      4.92%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19811263      0.85%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2715881      0.12%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  340944      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     456      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2105121      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2324392060                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      200322268                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10969382                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               345238051                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.571465                       # Inst execution rate
system.cpu0.iew.exec_refs                   639980721                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 170162799                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              368215017                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            467073200                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106234                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7712756                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           171334155                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1456623828                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            469817922                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10491296                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1442786230                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2009781                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7865433                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10856482                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12136257                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       214795                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27833396                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        58880                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8874                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8442086                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61901445                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     18047972                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8874                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       747767                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10221615                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                659196725                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1427162328                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839985                       # average fanout of values written-back
system.cpu0.iew.wb_producers                553715420                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.565277                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1427253658                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1765106746                       # number of integer regfile reads
system.cpu0.int_regfile_writes              923414228                       # number of integer regfile writes
system.cpu0.ipc                              0.521471                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.521471                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205640      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            793775312     54.62%     54.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848521      0.82%     55.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100469      0.14%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           473140320     32.56%     88.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          168207209     11.57%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1453277526                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     59                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                114                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               104                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2882469                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001983                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 448396     15.56%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1976141     68.56%     84.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               457927     15.89%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1451954296                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5234024076                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1427162276                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1594587023                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1450313675                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1453277526                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310153                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      137954860                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           194609                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           414                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25491512                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2324392060                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.625229                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.864108                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1312460333     56.46%     56.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          690132370     29.69%     86.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          227128432      9.77%     95.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75675158      3.26%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15883949      0.68%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1168103      0.05%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1347677      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             367859      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             228179      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2324392060                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.575621                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18657772                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3294854                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           467073200                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          171334155                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1891                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2524714328                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6589294                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              397113952                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845208619                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14756108                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               854254450                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12239828                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                22849                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1806382231                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1477572986                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          965937810                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1010820928                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23807610                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10856482                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             51182440                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               120729187                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1806382187                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        163808                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5835                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30133603                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5831                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3716956056                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2938011788                       # The number of ROB writes
system.cpu0.timesIdled                       26139378                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1858                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.681207                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20486369                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23634153                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2772578                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30146031                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1068912                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1085441                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16529                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34708275                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47739                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099997                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1973059                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28121711                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3543211                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300659                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15155200                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120078174                       # Number of instructions committed
system.cpu1.commit.committedOps             122178348                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    465861583                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.262263                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.010140                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    414776419     89.03%     89.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25736660      5.52%     94.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9401775      2.02%     96.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7083525      1.52%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1758667      0.38%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       941092      0.20%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2039891      0.44%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       580343      0.12%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3543211      0.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    465861583                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798317                       # Number of function calls committed.
system.cpu1.commit.int_insts                116615282                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30177985                       # Number of loads committed
system.cpu1.commit.membars                    4200114                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200114      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76676333     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32277982     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9023775      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122178348                       # Class of committed instruction
system.cpu1.commit.refs                      41301769                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120078174                       # Number of Instructions Simulated
system.cpu1.committedOps                    122178348                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.919758                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.919758                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            366762154                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               846013                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19508937                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             143946276                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27582472                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 67621995                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1974477                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2086237                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5163223                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34708275                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 25071785                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    438463660                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               481906                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     149304746                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5547992                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.073741                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          27866654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21555281                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.317212                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         469104321                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.322755                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.742359                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               371774232     79.25%     79.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61885513     13.19%     92.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20728290      4.42%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11856268      2.53%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2118934      0.45%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  428761      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  311672      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      14      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     637      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           469104321                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1573113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2063778                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30253498                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.281407                       # Inst execution rate
system.cpu1.iew.exec_refs                    45292513                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11524445                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              305014569                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34395036                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100668                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2050008                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11958618                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          137293260                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33768068                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1979587                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            132452009                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1799431                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6938657                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1974477                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11220572                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        85146                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1073866                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        46156                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1852                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        12802                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4217051                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       834834                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1852                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       534247                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1529531                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 75776597                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131029763                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.838892                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 63568350                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.278385                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131096533                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               168024071                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88234448                       # number of integer regfile writes
system.cpu1.ipc                              0.255118                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.255118                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200213      3.12%      3.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84365398     62.76%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36355797     27.04%     92.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9510040      7.07%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             134431596                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2688648                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020000                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 440737     16.39%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1811701     67.38%     83.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               436206     16.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             132920015                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         740837072                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131029751                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        152409594                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 130992358                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                134431596                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300902                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15114911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           180939                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           243                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6574451                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    469104321                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.286571                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.756012                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          384324676     81.93%     81.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55962040     11.93%     93.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17246340      3.68%     97.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6025792      1.28%     98.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3669304      0.78%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             669703      0.14%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             733717      0.16%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             310525      0.07%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             162224      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      469104321                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.285613                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13698215                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1441910                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34395036                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11958618                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       470677434                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2060609880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              332204270                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81697509                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14046804                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30999319                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3968705                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                37642                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            180379210                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141702987                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           95418554                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 68290865                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17053910                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1974477                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             35603057                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13721045                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       180379198                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32333                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               681                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 27806995                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           681                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   599651738                       # The number of ROB reads
system.cpu1.rob.rob_writes                  277917362                       # The number of ROB writes
system.cpu1.timesIdled                          78976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9972543                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6725                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10048878                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                222760                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13070249                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26055789                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       322527                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       139272                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     66067518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5485478                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    132135518                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5624750                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10064766                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3862546                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9122852                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              363                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            262                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3004728                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3004720                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10064766                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           272                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39125275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39125275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1083650048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1083650048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              548                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13070391                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13070391    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13070391                       # Request fanout histogram
system.membus.respLayer1.occupancy        67693617037                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         44919773199                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       658929900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   661609141.620867                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3654500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1556179000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1262357161000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3294649500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    223034677                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       223034677                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    223034677                       # number of overall hits
system.cpu0.icache.overall_hits::total      223034677                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32733998                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32733998                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32733998                       # number of overall misses
system.cpu0.icache.overall_misses::total     32733998                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 454909061498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 454909061498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 454909061498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 454909061498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    255768675                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    255768675                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    255768675                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    255768675                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.127983                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.127983                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.127983                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.127983                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13897.143316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13897.143316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13897.143316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13897.143316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2931                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.290909                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     30636169                       # number of writebacks
system.cpu0.icache.writebacks::total         30636169                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2097796                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2097796                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2097796                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2097796                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     30636202                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     30636202                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     30636202                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     30636202                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 405073007499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 405073007499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 405073007499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 405073007499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.119781                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119781                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.119781                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119781                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13222.037363                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13222.037363                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13222.037363                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13222.037363                       # average overall mshr miss latency
system.cpu0.icache.replacements              30636169                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    223034677                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      223034677                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32733998                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32733998                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 454909061498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 454909061498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    255768675                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    255768675                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.127983                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.127983                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13897.143316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13897.143316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2097796                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2097796                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     30636202                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     30636202                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 405073007499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 405073007499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.119781                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119781                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13222.037363                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13222.037363                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999968                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          253669432                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         30636169                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.280064                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999968                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        542173551                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       542173551                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    534344568                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       534344568                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    534344568                       # number of overall hits
system.cpu0.dcache.overall_hits::total      534344568                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49854074                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49854074                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49854074                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49854074                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1528539570891                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1528539570891                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1528539570891                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1528539570891                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    584198642                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    584198642                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    584198642                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    584198642                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.085338                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.085338                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.085338                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.085338                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30660.274041                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30660.274041                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30660.274041                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30660.274041                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11972468                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       450624                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           240777                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5681                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.724301                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.321246                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32721945                       # number of writebacks
system.cpu0.dcache.writebacks::total         32721945                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18040923                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18040923                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18040923                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18040923                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31813151                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31813151                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31813151                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31813151                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 664019004130                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 664019004130                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 664019004130                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 664019004130                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.054456                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.054456                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.054456                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.054456                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20872.468877                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20872.468877                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20872.468877                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20872.468877                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32721945                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    393998917                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      393998917                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39017684                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39017684                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 987745506000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 987745506000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    433016601                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    433016601                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.090107                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.090107                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25315.328967                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25315.328967                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10974760                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10974760                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28042924                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28042924                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 518445165000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 518445165000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.064762                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.064762                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18487.557325                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18487.557325                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140345651                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140345651                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10836390                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10836390                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 540794064891                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 540794064891                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.071678                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.071678                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49905.371151                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49905.371151                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7066163                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7066163                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3770227                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3770227                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 145573839130                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 145573839130                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.024938                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.024938                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38611.425553                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38611.425553                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2220                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2220                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1704                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1704                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12531500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12531500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.434251                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.434251                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7354.166667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7354.166667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1693                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1693                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       784500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       784500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002803                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002803                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 71318.181818                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71318.181818                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       658000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       658000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3865                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3865                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.039069                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.039069                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4357.615894                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4357.615894                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       507000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       507000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.039069                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.039069                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3357.615894                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3357.615894                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190626                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190626                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909650                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909650                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93519425500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93519425500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100276                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100276                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433110                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433110                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102808.141043                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102808.141043                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909650                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909650                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92609775500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92609775500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433110                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433110                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101808.141043                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101808.141043                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999364                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          568264091                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32722563                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.366124                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999364                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1205336009                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1205336009                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            30549805                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29710336                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               82811                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              587073                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60930025                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           30549805                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29710336                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              82811                       # number of overall hits
system.l2.overall_hits::.cpu1.data             587073                       # number of overall hits
system.l2.overall_hits::total                60930025                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             86397                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3010867                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8440                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2030115                       # number of demand (read+write) misses
system.l2.demand_misses::total                5135819                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            86397                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3010867                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8440                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2030115                       # number of overall misses
system.l2.overall_misses::total               5135819                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7601820500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 291203527500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    810934000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 212006091500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     511622373500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7601820500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 291203527500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    810934000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 212006091500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    511622373500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        30636202                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32721203                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           91251                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2617188                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             66065844                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       30636202                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32721203                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          91251                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2617188                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            66065844                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002820                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.092016                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.092492                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.775686                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077738                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002820                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.092016                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.092492                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.775686                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077738                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87987.088672                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96717.499478                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96082.227488                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104430.582258                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99618.458809                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87987.088672                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96717.499478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96082.227488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104430.582258                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99618.458809                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7546075                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3862546                       # number of writebacks
system.l2.writebacks::total                   3862546                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            164                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         461860                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            198                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         272535                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              734757                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           164                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        461860                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           198                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        272535                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             734757                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        86233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2549007                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1757580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4401062                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        86233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2549007                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1757580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8892237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13293299                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6729743502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 231351770000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    717680000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 171055337500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 409854531002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6729743502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 231351770000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    717680000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 171055337500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 736352430493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1146206961495                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.077901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.090322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.671553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066616                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.077901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.090322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.671553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.201213                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78041.393689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90761.527920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87075.952439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97324.353657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93126.279748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78041.393689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90761.527920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87075.952439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97324.353657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82808.457590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86224.417392                       # average overall mshr miss latency
system.l2.replacements                       18334395                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8541906                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8541906                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8541906                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8541906                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     57206622                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         57206622                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     57206622                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     57206622                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8892237                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8892237                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 736352430493                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 736352430493                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82808.457590                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82808.457590                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 75                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       271500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               78                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.945946                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.975610                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.961538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4271.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3050                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         3620                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       707500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       798000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1505500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.945946                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.975610                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19950                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20073.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4214.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3687.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       143000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       162500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20428.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20312.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2656406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           180116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2836522                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2022364                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1395493                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3417857                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 200665589000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 149852157000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  350517746000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4678770                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1575609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6254379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.432243                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.885685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.546474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99223.279785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107382.951401                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102554.830702                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       287958                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       167366                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           455324                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1734406                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1228127                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2962533                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 160014559000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 122131625000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 282146184000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.370697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.779462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.473673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92258.997605                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99445.436018                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95238.157347                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      30549805                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         82811                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30632616                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        86397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8440                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            94837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7601820500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    810934000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8412754500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     30636202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        91251                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30727453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.092492                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003086                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87987.088672                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96082.227488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88707.513945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          164                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          198                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           362                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        86233                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8242                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        94475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6729743502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    717680000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7447423502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.090322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003075                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78041.393689                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87075.952439                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78829.568690                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     27053930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       406957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27460887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       988503                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       634622                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1623125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  90537938500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  62153934500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 152691873000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28042433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1041579                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29084012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.035250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.609288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91590.959764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97938.512217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94072.775048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       173902                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       105169                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       279071                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       814601                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       529453                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1344054                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  71337211000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  48923712500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 120260923500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029049                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.508318                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87573.193502                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92404.259679                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89476.258766                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          201                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           64                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               265                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          279                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           94                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             373                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3951500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3197500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7149000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          480                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          158                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           638                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.581250                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.594937                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.584639                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14163.082437                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 34015.957447                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19166.219839                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           53                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           50                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          103                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          226                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           44                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          270                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4434498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       868000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5302498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.470833                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.278481                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.423197                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19621.672566                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19727.272727                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19638.881481                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999954                       # Cycle average of tags in use
system.l2.tags.total_refs                   139748147                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18334761                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.622033                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.467612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.136236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.085535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.055623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.934067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.320881                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.429181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.080254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.141961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.333139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.828125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1072855625                       # Number of tag accesses
system.l2.tags.data_accesses               1072855625                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5518912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     164663872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        527488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     113769984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    551966848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          836447104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5518912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       527488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6046400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    247202944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       247202944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          86233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2572873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1777656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8624482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13069486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3862546                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3862546                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4360529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        130102032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           416772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         89890429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    436112716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             660882477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4360529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       416772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4777301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195316707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195316707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195316707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4360529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       130102032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          416772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        89890429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    436112716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            856199184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3737508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     86233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2430678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1759991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8619473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004967199750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230318                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24674011                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3518798                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13069486                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3862546                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13069486                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3862546                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 164869                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                125038                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            760767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            769221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            822794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1101981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            777919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            804449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            788017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            765103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            760148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            756001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           915785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           772289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           788545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           766572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           759627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           795399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            230168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            230056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            230738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           242165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           246623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233580                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 448612816009                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                64523085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            690574384759                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34763.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53513.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9579522                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1744807                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13069486                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3862546                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2495905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2619010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2918826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1655685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1381538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1032411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  296922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  212835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  147098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   57653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  35911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  24149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  11371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   8234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 160423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 234667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 243488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 244080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 244734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 247761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 253154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 262785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 245704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5317761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.289708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.349276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.683200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1811755     34.07%     34.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2538522     47.74%     81.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       447454      8.41%     90.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       209365      3.94%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57010      1.07%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25690      0.48%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22632      0.43%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17374      0.33%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       187959      3.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5317761                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.029503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.348332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    299.041157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230313    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230318                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.227468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.213057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.715210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           206900     89.83%     89.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1808      0.79%     90.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15974      6.94%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4340      1.88%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              995      0.43%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              209      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               65      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230318                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              825895488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10551616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239198592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               836447104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            247202944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       652.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       188.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    660.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1265651797500                       # Total gap between requests
system.mem_ctrls.avgGap                      74748.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5518912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    155563392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       527488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    112639424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    551646272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239198592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4360529.455427188426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 122911681.324537545443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 416771.813245867379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88997165.780927866697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 435859426.284129619598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 188992414.829718261957                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        86233                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2572873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1777656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8624482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3862546                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3153704639                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 126113591331                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    370953904                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  97440001947                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 463496132938                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30375699085515                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36571.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49016.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45007.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54813.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53741.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7864165.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18791566080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9987946650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         45084573240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9835878960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     99909117360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     230075334090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     292262645760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       705947062140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.773517                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 757094417809                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42262740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 466294652691                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19177283160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10192956345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         47054392140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9673756200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     99909117360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     359118342600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     183594849120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       728720696925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.767119                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 473027572108                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42262740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 750361498392                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12117541752.941177                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60434072012.686569                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 491620810000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   235660761500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1029991049000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     24970903                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        24970903                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     24970903                       # number of overall hits
system.cpu1.icache.overall_hits::total       24970903                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       100882                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        100882                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       100882                       # number of overall misses
system.cpu1.icache.overall_misses::total       100882                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2099783500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2099783500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2099783500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2099783500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     25071785                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25071785                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     25071785                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25071785                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004024                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004024                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004024                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004024                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20814.253286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20814.253286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20814.253286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20814.253286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        91219                       # number of writebacks
system.cpu1.icache.writebacks::total            91219                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9631                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9631                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9631                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9631                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        91251                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        91251                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        91251                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        91251                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1877748500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1877748500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1877748500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1877748500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003640                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003640                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003640                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003640                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20577.840243                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20577.840243                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20577.840243                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20577.840243                       # average overall mshr miss latency
system.cpu1.icache.replacements                 91219                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     24970903                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       24970903                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       100882                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       100882                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2099783500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2099783500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     25071785                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25071785                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004024                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004024                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20814.253286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20814.253286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9631                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9631                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        91251                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        91251                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1877748500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1877748500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20577.840243                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20577.840243                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.212871                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24225432                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            91219                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           265.574409                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        322101000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.212871                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975402                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975402                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         50234821                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        50234821                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33214739                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33214739                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33214739                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33214739                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8181554                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8181554                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8181554                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8181554                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 672577024975                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 672577024975                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 672577024975                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 672577024975                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41396293                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41396293                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41396293                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41396293                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197640                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197640                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197640                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197640                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82206.512965                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82206.512965                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82206.512965                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82206.512965                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6020815                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       519777                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            91857                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6307                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.545522                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.412716                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2617296                       # number of writebacks
system.cpu1.dcache.writebacks::total          2617296                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6335047                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6335047                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6335047                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6335047                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1846507                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1846507                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1846507                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1846507                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 147351084623                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 147351084623                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 147351084623                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 147351084623                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044606                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044606                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044606                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044606                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79799.905780                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79799.905780                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79799.905780                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79799.905780                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2617296                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27692207                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27692207                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4680748                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4680748                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 325259876500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 325259876500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32372955                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32372955                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144588                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144588                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69488.867271                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69488.867271                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3638707                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3638707                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1042041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1042041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  68622615500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  68622615500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032189                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032189                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65854.045570                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65854.045570                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5522532                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5522532                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3500806                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3500806                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 347317148475                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 347317148475                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9023338                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9023338                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.387972                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.387972                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99210.624203                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99210.624203                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2696340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2696340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       804466                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       804466                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78728469123                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78728469123                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089154                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089154                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97864.259177                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97864.259177                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6936500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6936500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.332653                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.332653                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42555.214724                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42555.214724                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3041000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3041000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102041                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102041                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        60820                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60820                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          333                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          333                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       655500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       655500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.255034                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.255034                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         5750                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         5750                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       542500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       542500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.252796                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.252796                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4800.884956                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4800.884956                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328195                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328195                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771802                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771802                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76742254000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76742254000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367525                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367525                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99432.566902                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99432.566902                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771802                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771802                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75970452000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75970452000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367525                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367525                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98432.566902                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98432.566902                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.767202                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           37159674                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2618184                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.192919                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        322112500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.767202                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.898975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.898975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89612667                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89612667                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1265651810500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59812445                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12404452                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57524723                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14471849                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13576957                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             364                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           264                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6255177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6255177                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30727453                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29084993                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          638                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          638                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     91908572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     98166631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       273721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7853163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             198202087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3921431680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4188361472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11678080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    335006976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8456478208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31913671                       # Total snoops (count)
system.tol2bus.snoopTraffic                 247316800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         97980241                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062139                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.247286                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               92032169     93.93%     93.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5808256      5.93%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 139352      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    464      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           97980241                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       132134389497                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49088841476                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       45985307364                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3929271029                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         137043663                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1335506911000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 665444                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706588                       # Number of bytes of host memory used
host_op_rate                                   667319                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2312.33                       # Real time elapsed on the host
host_tick_rate                               30209830                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538726616                       # Number of instructions simulated
sim_ops                                    1543060823                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.069855                       # Number of seconds simulated
sim_ticks                                 69855100500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.908557                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               27572879                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27877142                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3415575                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         34332864                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             19799                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          39144                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19345                       # Number of indirect misses.
system.cpu0.branchPred.lookups               34467130                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6519                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1996                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3384407                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14218210                       # Number of branches committed
system.cpu0.commit.bw_lim_events               601818                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         128247                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44878522                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51805116                       # Number of instructions committed
system.cpu0.commit.committedOps              51866903                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    124333833                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.417158                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.003533                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     94163021     75.73%     75.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19762923     15.90%     91.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5903475      4.75%     96.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1533361      1.23%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1243674      1.00%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       865857      0.70%     99.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       239506      0.19%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        20198      0.02%     99.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       601818      0.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    124333833                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41580                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51749770                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10948426                       # Number of loads committed
system.cpu0.commit.membars                      92811                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        93234      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35683973     68.80%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4371      0.01%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10950022     21.11%     90.10% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5131872      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51866903                       # Class of committed instruction
system.cpu0.commit.refs                      16082516                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51805116                       # Number of Instructions Simulated
system.cpu0.committedOps                     51866903                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.669099                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.669099                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             36946341                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                32452                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            24949140                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             108097686                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12723349                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 77782200                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3385604                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                59124                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1304857                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   34467130                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8564191                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    118337844                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                73511                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          618                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     119968631                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 860                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         3343                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                6834640                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.249269                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10382366                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          27592678                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.867622                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         132142351                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.913085                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.780760                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                38394277     29.06%     29.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                72297348     54.71%     83.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17230758     13.04%     96.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3782296      2.86%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   90574      0.07%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13930      0.01%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  264813      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16278      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   52077      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           132142351                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1858                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        6130638                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3859691                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                23045206                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.615776                       # Inst execution rate
system.cpu0.iew.exec_refs                    27855676                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8362202                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               21035087                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             19805339                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             78635                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2244990                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10438286                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           96697933                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             19493474                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2584815                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             85145174                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                147999                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3875853                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3385604                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4179095                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        60664                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            6880                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8856913                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5304196                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           309                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1718311                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2141380                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 44432730                       # num instructions consuming a value
system.cpu0.iew.wb_count                     81111139                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.746710                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 33178364                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.586601                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83033032                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               124887591                       # number of integer regfile reads
system.cpu0.int_regfile_writes               51590259                       # number of integer regfile writes
system.cpu0.ipc                              0.374658                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.374658                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            94706      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             59045369     67.30%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5372      0.01%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1426      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                849      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            19764046     22.53%     89.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8816896     10.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            413      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           250      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              87729989                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2253                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4467                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2161                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2371                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     428243                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004881                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 386590     90.27%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    46      0.01%     90.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    102      0.02%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     90.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 28153      6.57%     96.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                13273      3.10%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               60      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88061273                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         308382406                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     81108978                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        141526888                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96465451                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 87729989                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             232482                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44831032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           356301                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        104235                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21320303                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    132142351                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.663905                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.946461                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           72075245     54.54%     54.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           42505511     32.17%     86.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11835635      8.96%     95.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2843393      2.15%     97.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2035506      1.54%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             348009      0.26%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             370767      0.28%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             109922      0.08%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              18363      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      132142351                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.634469                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            93030                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4464                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            19805339                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10438286                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3148                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       138272989                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1437219                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               26560970                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32477261                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                878139                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16206187                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1757351                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11113                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            154586044                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             103194983                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           62647445                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 74854224                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                627542                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3385604                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              3998393                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                30170188                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1912                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       154584132                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       7136973                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             77698                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3570333                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         77806                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   220466052                       # The number of ROB reads
system.cpu0.rob.rob_writes                  201302666                       # The number of ROB writes
system.cpu0.timesIdled                          76818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  917                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.760937                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26237317                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            26300191                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2557481                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         29687453                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             14164                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18117                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3953                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29778223                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          789                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1570                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2518083                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14059597                       # Number of branches committed
system.cpu1.commit.bw_lim_events               931713                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         140583                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37116919                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50277933                       # Number of instructions committed
system.cpu1.commit.committedOps              50346607                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    113434838                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.443837                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.114007                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     85992071     75.81%     75.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18069488     15.93%     91.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4390776      3.87%     95.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1919517      1.69%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       666993      0.59%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1205154      1.06%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       224312      0.20%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        34814      0.03%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       931713      0.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    113434838                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11175                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50226758                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10816440                       # Number of loads committed
system.cpu1.commit.membars                     103188                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       103188      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35201156     69.92%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10818010     21.49%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4223833      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50346607                       # Class of committed instruction
system.cpu1.commit.refs                      15041843                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50277933                       # Number of Instructions Simulated
system.cpu1.committedOps                     50346607                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.411971                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.411971                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             35389646                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                39741                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23967301                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              95945197                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11836466                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 68871025                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2518569                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                93992                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1163697                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29778223                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10191729                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    106527043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                70507                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     105605283                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5115934                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.245555                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10694390                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          26251481                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.870835                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         119779403                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.885423                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.759852                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                36817892     30.74%     30.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63367533     52.90%     83.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16917185     14.12%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2407336      2.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   54686      0.05%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    9554      0.01%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  131226      0.11%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   14272      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   59719      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           119779403                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1489537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2863621                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21453625                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.647023                       # Inst execution rate
system.cpu1.iew.exec_refs                    24843319                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6850656                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               19620421                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             18246628                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             75263                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1467773                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8087246                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           87412725                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17992663                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2012698                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             78463804                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                163841                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3375695                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2518569                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3663798                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        38966                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             162                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7430188                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3861843                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1012435                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1851186                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 42169027                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75584897                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.739049                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31164984                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.623283                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      77028278                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               115157602                       # number of integer regfile reads
system.cpu1.int_regfile_writes               48667794                       # number of integer regfile writes
system.cpu1.ipc                              0.414599                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.414599                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           103668      0.13%      0.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             55136208     68.51%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 682      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18217234     22.64%     91.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            7018430      8.72%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              80476502                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     481482                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005983                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 453052     94.10%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     94.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 26678      5.54%     99.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1752      0.36%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              80854316                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         281515547                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75584897                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        124478848                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87173146                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 80476502                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             239579                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37066118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           301658                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         98996                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15651124                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    119779403                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.671873                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.982359                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           65965350     55.07%     55.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           37640940     31.43%     86.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10605812      8.85%     95.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2287610      1.91%     97.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2361388      1.97%     99.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             328783      0.27%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             472299      0.39%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              99921      0.08%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              17300      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      119779403                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.663620                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           112978                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9280                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            18246628                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8087246                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    480                       # number of misc regfile reads
system.cpu1.numCycles                       121268940                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18362217                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24368760                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             32001422                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                640356                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14443793                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2060576                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                12450                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            137360828                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              92145044                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57593253                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66812270                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                278179                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2518569                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              3628254                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25591831                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       137360828                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       8007757                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             75029                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3046885                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         75247                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   199964636                       # The number of ROB reads
system.cpu1.rob.rob_writes                  181273619                       # The number of ROB writes
system.cpu1.timesIdled                          15747                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2930820                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 4728                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2940898                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 63810                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3393855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6760542                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        38017                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        31653                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2126350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1571469                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4253017                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1603122                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3089054                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       927641                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2439147                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1876                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1435                       # Transaction distribution
system.membus.trans_dist::ReadExReq            301141                       # Transaction distribution
system.membus.trans_dist::ReadExResp           301121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3089054                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10150717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10150717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    276340288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               276340288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2655                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3393753                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3393753    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3393753                       # Request fanout histogram
system.membus.respLayer1.occupancy        17536532667                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11345403736                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    69855100500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    69855100500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 82                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           41                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17527560.975610                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   26419519.730730                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           41    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     91382500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             41                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    69136470500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    718630000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8487096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8487096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8487096                       # number of overall hits
system.cpu0.icache.overall_hits::total        8487096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77093                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77093                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77093                       # number of overall misses
system.cpu0.icache.overall_misses::total        77093                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4801311497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4801311497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4801311497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4801311497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8564189                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8564189                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8564189                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8564189                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.009002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.009002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62279.474103                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62279.474103                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62279.474103                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62279.474103                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15762                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              212                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.349057                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71551                       # number of writebacks
system.cpu0.icache.writebacks::total            71551                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5520                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5520                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5520                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5520                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71573                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71573                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71573                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71573                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4466080497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4466080497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4466080497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4466080497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008357                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008357                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008357                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008357                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62398.956268                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62398.956268                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62398.956268                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62398.956268                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71551                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8487096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8487096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77093                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77093                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4801311497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4801311497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8564189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8564189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62279.474103                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62279.474103                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5520                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5520                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71573                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71573                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4466080497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4466080497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008357                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008357                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62398.956268                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62398.956268                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.994084                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8560115                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71605                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           119.546331                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.994084                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999815                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999815                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17199951                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17199951                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     15632658                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15632658                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     15632658                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15632658                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      8733684                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8733684                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      8733684                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8733684                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 537958623676                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 537958623676                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 537958623676                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 537958623676                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24366342                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24366342                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24366342                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24366342                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.358432                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.358432                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.358432                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.358432                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 61595.842450                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61595.842450                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 61595.842450                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61595.842450                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4182628                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       101233                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            67062                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1113                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.369568                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.955076                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1043304                       # number of writebacks
system.cpu0.dcache.writebacks::total          1043304                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7688363                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7688363                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7688363                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7688363                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1045321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1045321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1045321                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1045321                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  69909480358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  69909480358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  69909480358                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  69909480358                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042900                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042900                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042900                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042900                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 66878.480733                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 66878.480733                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 66878.480733                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 66878.480733                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1043304                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12772729                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12772729                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6493618                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6493618                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 403394385500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 403394385500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     19266347                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19266347                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.337045                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.337045                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 62121.668614                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62121.668614                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5704708                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5704708                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       788910                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       788910                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  51914284500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  51914284500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.040948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.040948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 65805.078526                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65805.078526                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2859929                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2859929                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2240066                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2240066                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 134564238176                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 134564238176                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5099995                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5099995                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.439229                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.439229                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 60071.550649                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60071.550649                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1983655                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1983655                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256411                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256411                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  17995195858                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17995195858                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050277                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050277                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70181.060321                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70181.060321                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        31837                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31837                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          668                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          668                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     23709000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     23709000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        32505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.020551                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.020551                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35492.514970                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35492.514970                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          613                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          613                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           55                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1013000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1013000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001692                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001692                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18418.181818                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18418.181818                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        31228                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        31228                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          869                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          869                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9746000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9746000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        32097                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32097                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027074                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027074                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11215.189873                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11215.189873                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          868                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          868                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8879000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8879000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027043                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027043                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10229.262673                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10229.262673                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1367                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1367                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          629                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          629                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10436500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10436500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1996                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1996                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.315130                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.315130                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16592.209857                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16592.209857                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          629                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          629                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9807500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9807500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.315130                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.315130                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15592.209857                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15592.209857                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.971502                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16744526                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1044934                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.024482                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.971502                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999109                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999109                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         49910782                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        49910782                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               27659                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              289572                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4711                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              297457                       # number of demand (read+write) hits
system.l2.demand_hits::total                   619399                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              27659                       # number of overall hits
system.l2.overall_hits::.cpu0.data             289572                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4711                       # number of overall hits
system.l2.overall_hits::.cpu1.data             297457                       # number of overall hits
system.l2.overall_hits::total                  619399                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             43899                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            752179                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10298                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            695977                       # number of demand (read+write) misses
system.l2.demand_misses::total                1502353                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            43899                       # number of overall misses
system.l2.overall_misses::.cpu0.data           752179                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10298                       # number of overall misses
system.l2.overall_misses::.cpu1.data           695977                       # number of overall misses
system.l2.overall_misses::total               1502353                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4054608499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  65154696492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    980952500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  60815769997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     131006027488                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4054608499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  65154696492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    980952500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  60815769997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    131006027488                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71558                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1041751                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          993434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2121752                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71558                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1041751                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         993434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2121752                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.613474                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.722033                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.686122                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.700577                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.708072                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.613474                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.722033                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.686122                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.700577                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.708072                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92362.206406                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86621.265007                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95256.603224                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 87381.867500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87200.563042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92362.206406                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86621.265007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95256.603224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 87381.867500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87200.563042                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              32646                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       781                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.800256                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1720155                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              927641                       # number of writebacks
system.l2.writebacks::total                    927641                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            327                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         225296                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            341                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         199510                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              425474                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           327                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        225296                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           341                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        199510                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             425474                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        43572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       526883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       496467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1076879                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        43572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       526883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       496467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2342910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3419789                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3598333505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  47647391494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    866231504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45358327999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  97470284502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3598333505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  47647391494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    866231504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45358327999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 182359942446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 279830226948                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.608905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.505767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.663402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.499748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.507542                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.608905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.505767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.663402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.499748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.611776                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82583.620330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90432.584642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86997.238526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91362.221455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90511.825843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82583.620330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90432.584642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86997.238526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91362.221455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77834.804771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81826.752162                       # average overall mshr miss latency
system.l2.replacements                        4934079                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       932964                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           932964                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       932964                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       932964                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1158027                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1158027                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1158028                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1158028                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2342910                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2342910                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 182359942446                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 182359942446                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77834.804771                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77834.804771                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   44                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           141                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           239                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                380                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       600000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       635500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1235500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          159                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          265                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              424                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.886792                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.901887                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.896226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4255.319149                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2658.995816                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3251.315789                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          141                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          238                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           379                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2827000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4760500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7587500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.886792                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.898113                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.893868                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20049.645390                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20002.100840                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20019.788918                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 70                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          207                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           86                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              293                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       159000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       146500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       305500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          243                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          120                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            363                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.851852                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.716667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.807163                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   768.115942                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1703.488372                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1042.662116                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          206                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           86                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          292                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4145500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1688500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5834000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.847737                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.716667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.804408                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20123.786408                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19633.720930                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19979.452055                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            66997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            65367                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                132364                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         187780                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         155233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              343013                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16838198500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  14228593500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31066792000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       254777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            475377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.737037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.703685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.721560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89669.818405                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91659.592355                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90570.304916                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        32576                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        10245                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            42821                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       155204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       144988                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         300192                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12999951002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  12148015501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25147966503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.609176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.657244                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.631482                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83760.412116                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 83786.351291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83772.940328                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         27659                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              32370                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        43899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            54197                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4054608499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    980952500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5035560999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71558                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          86567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.613474                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.686122                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.626070                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92362.206406                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95256.603224                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92912.172242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          327                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          341                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           668                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        43572                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9957                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        53529                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3598333505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    866231504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4464565009                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.608905                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.663402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.618353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82583.620330                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86997.238526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83404.603280                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       222575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       232090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            454665                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       564399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       540744                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1105143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  48316497992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  46587176497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  94903674489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       786974                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       772834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1559808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.717176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.699690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.708512                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85606.987241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86153.848211                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85874.565092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       192720                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       189265                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       381985                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       371679                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       351479                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       723158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34647440492                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  33210312498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67857752990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.472289                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.454792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.463620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93218.719626                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94487.330674                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93835.307070                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          165                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           60                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               225                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          750                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           96                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             846                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     33035500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       743500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     33779000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          915                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          156                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1071                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.819672                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.615385                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.789916                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 44047.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7744.791667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 39927.895981                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          606                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          616                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          144                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           86                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          230                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2955984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1680999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4636983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.157377                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.551282                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.214753                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20527.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19546.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20160.795652                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999770                       # Cycle average of tags in use
system.l2.tags.total_refs                     6101130                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4934967                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.236306                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.965418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.233470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.222367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.058036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.977349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    50.543131                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.140085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.034724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.030896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.789736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38651743                       # Number of tag accesses
system.l2.tags.data_accesses                 38651743                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2788736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      33781248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        637312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31785856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    147978048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          216971200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2788736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       637312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3426048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59369024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59369024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          43574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         527832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         496654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2312157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3390175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       927641                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             927641                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         39921723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        483590286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9123342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        455025557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2118357098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3106018007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     39921723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9123342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         49045066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      849888177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            849888177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      849888177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        39921723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       483590286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9123342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       455025557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2118357098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3955906183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    924703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     43574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    522034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    494013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2309964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000088155250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54797                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54797                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6436604                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             874884                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3390175                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     927642                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3390175                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   927642                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10632                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2939                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            197706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            219024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            209620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            206511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            235418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            213083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            212720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            200502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            209793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            199355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           251271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           222943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           203482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           197505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           199659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           200951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             56081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56719                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  99239807850                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16897715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            162606239100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29364.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48114.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2802924                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  837492                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3390175                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               927642                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  624896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  641040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  680773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  444494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  298040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  210849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  130853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   85678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   62510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   48545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  44102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  42438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  27901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  15356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  10479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  53050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  60269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  60316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  60058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  61768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  68546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  58904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  57469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  55781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       663841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    414.967319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   291.505419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.781866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        58248      8.77%      8.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       247301     37.25%     46.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       146140     22.01%     68.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27557      4.15%     72.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12580      1.90%     74.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7466      1.12%     75.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6980      1.05%     76.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5919      0.89%     77.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       151650     22.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       663841                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.673285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.147805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.771135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          20747     37.86%     37.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         12024     21.94%     59.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         12009     21.92%     81.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         6374     11.63%     93.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         1381      2.52%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          696      1.27%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          469      0.86%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          348      0.64%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          225      0.41%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          172      0.31%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          130      0.24%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           89      0.16%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           62      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           35      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           19      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54797                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.875285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.802920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.653555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            39946     72.90%     72.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1316      2.40%     75.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4222      7.70%     83.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3961      7.23%     90.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2646      4.83%     95.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1538      2.81%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              589      1.07%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              322      0.59%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              138      0.25%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               75      0.14%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               17      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54797                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              216290752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  680448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59181760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               216971200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59369088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3096.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       847.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3106.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    849.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   69855037000                       # Total gap between requests
system.mem_ctrls.avgGap                      16178.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2788736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     33410176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       637312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31616832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    147837696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59181760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 39921723.396561428905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 478278261.155747652054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9123342.396451065317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 452605919.592084765434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2116347910.772814512253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 847207427.609384059906                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        43574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       527832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       496654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2312157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       927642                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1789123817                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  25827027804                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    451140965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  24799603027                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 109739343487                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1746624824538                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41059.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48930.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45304.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49933.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47461.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1882865.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2319778860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1232995500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12030607260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2427440940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5514550080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29955509250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1598666400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55079548290                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        788.482844                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3744320234                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2332720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63778060266                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2420053020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1286281095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12099329760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2399571360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5514550080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28833286980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2543695680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55096767975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        788.729349                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5966607475                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2332720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61555773025                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                652                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          327                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    28198146.788991                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   55296762.471820                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          327    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    330950500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            327                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    60634306500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9220794000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10175816                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10175816                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10175816                       # number of overall hits
system.cpu1.icache.overall_hits::total       10175816                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15913                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15913                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15913                       # number of overall misses
system.cpu1.icache.overall_misses::total        15913                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1133376000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1133376000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1133376000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1133376000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10191729                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10191729                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10191729                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10191729                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001561                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001561                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001561                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001561                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71223.276566                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71223.276566                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71223.276566                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71223.276566                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           97                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    24.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15009                       # number of writebacks
system.cpu1.icache.writebacks::total            15009                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          904                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          904                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          904                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          904                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15009                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15009                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15009                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15009                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1056005500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1056005500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1056005500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1056005500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001473                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001473                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001473                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001473                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70358.151776                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70358.151776                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70358.151776                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70358.151776                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15009                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10175816                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10175816                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15913                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15913                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1133376000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1133376000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10191729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10191729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001561                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001561                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71223.276566                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71223.276566                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          904                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          904                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15009                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15009                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1056005500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1056005500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001473                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001473                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70358.151776                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70358.151776                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11027547                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15041                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           733.165813                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20398467                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20398467                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13510740                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13510740                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13510740                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13510740                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8450026                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8450026                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8450026                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8450026                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 522513430944                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 522513430944                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 522513430944                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 522513430944                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21960766                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21960766                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21960766                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21960766                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.384778                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.384778                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.384778                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.384778                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 61835.718724                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61835.718724                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 61835.718724                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61835.718724                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3141841                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       154254                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            40809                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1785                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.988924                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.416807                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       992888                       # number of writebacks
system.cpu1.dcache.writebacks::total           992888                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7454760                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7454760                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7454760                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7454760                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       995266                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       995266                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       995266                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       995266                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  65517804466                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  65517804466                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  65517804466                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  65517804466                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045320                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045320                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045320                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045320                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 65829.441040                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65829.441040                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 65829.441040                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65829.441040                       # average overall mshr miss latency
system.cpu1.dcache.replacements                992888                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11370248                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11370248                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6402030                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6402030                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 398764398000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 398764398000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     17772278                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17772278                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.360226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.360226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62287.180472                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62287.180472                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5627911                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5627911                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       774119                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       774119                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  50248093000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50248093000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.043558                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.043558                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64910.037087                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64910.037087                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2140492                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2140492                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2047996                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2047996                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 123749032944                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 123749032944                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4188488                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4188488                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.488958                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.488958                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 60424.450509                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60424.450509                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1826849                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1826849                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  15269711466                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15269711466                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052799                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052799                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 69047.789326                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69047.789326                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        35079                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        35079                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          394                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          394                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28313000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28313000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        35473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        35473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011107                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011107                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 71860.406091                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 71860.406091                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          174                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          174                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          220                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          220                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006202                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006202                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 68754.545455                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68754.545455                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        34694                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        34694                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          641                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          641                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5318500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5318500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35335                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35335                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.018141                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.018141                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8297.191888                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8297.191888                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          641                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          641                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      4680500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4680500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.018141                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.018141                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7301.872075                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7301.872075                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        19500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        19500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          916                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            916                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          654                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          654                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      7903000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      7903000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1570                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1570                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.416561                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.416561                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12084.097859                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12084.097859                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          654                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          654                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      7249000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      7249000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.416561                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.416561                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11084.097859                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11084.097859                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.747344                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14580727                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           995369                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.648565                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.747344                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992105                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992105                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45061628                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45061628                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  69855100500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1649886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1860605                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1189788                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4006438                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3471060                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1917                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1505                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3422                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           475863                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          475863                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         86581                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1563304                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1071                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1071                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       214682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3133249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2983650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6376608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9159040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133443520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1921152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127124608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271648320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8411774                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59625024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10535398                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.159075                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.373870                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8891134     84.39%     84.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1612611     15.31%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31653      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10535398                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4249274472                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1568474400                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         107428362                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1494514627                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22671184                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
