{
  "Top": "Gsm_LPC_Analysis",
  "RtlTop": "Gsm_LPC_Analysis",
  "RtlPrefix": "",
  "RtlSubPrefix": "Gsm_LPC_Analysis_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "indata": {
      "index": "0",
      "direction": "inout",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "indata_address0",
          "name": "indata_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "indata_ce0",
          "name": "indata_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "indata_we0",
          "name": "indata_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "indata_d0",
          "name": "indata_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "indata_q0",
          "name": "indata_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "indata_address1",
          "name": "indata_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "indata_ce1",
          "name": "indata_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "indata_we1",
          "name": "indata_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "indata_d1",
          "name": "indata_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "indata_q1",
          "name": "indata_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "LARc": {
      "index": "1",
      "direction": "inout",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "LARc_address0",
          "name": "LARc_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "LARc_ce0",
          "name": "LARc_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "LARc_we0",
          "name": "LARc_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "LARc_d0",
          "name": "LARc_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "LARc_q0",
          "name": "LARc_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "LARc_address1",
          "name": "LARc_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "LARc_ce1",
          "name": "LARc_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "LARc_we1",
          "name": "LARc_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "LARc_d1",
          "name": "LARc_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "LARc_q1",
          "name": "LARc_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_array_partition -throughput_driven=off",
      "config_export -flow=impl",
      "config_export -format=syn_dcp",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_pipeline Reflection_coefficients\/Reflection_coefficients_label0 -off=true",
      "set_directive_pipeline Reflection_coefficients\/Reflection_coefficients_label1 -off=true",
      "set_directive_pipeline Reflection_coefficients\/Reflection_coefficients_label2 -off=true",
      "set_directive_pipeline Reflection_coefficients\/Reflection_coefficients_label3 -off=true",
      "set_directive_pipeline Reflection_coefficients\/Reflection_coefficients_label4 -off=true",
      "set_directive_pipeline Reflection_coefficients\/Reflection_coefficients_label5 -off=true",
      "set_directive_pipeline Reflection_coefficients\/Reflection_coefficients_label6 -off=true",
      "set_directive_pipeline Autocorrelation\/Autocorrelation_label0 -off=true",
      "set_directive_pipeline Autocorrelation\/Autocorrelation_label1 -off=true",
      "set_directive_pipeline Autocorrelation\/Autocorrelation_label2 -off=true",
      "set_directive_pipeline Autocorrelation\/Autocorrelation_label3 -off=true",
      "set_directive_pipeline Autocorrelation\/Autocorrelation_label4 -off=true",
      "set_directive_pipeline Autocorrelation\/Autocorrelation_label5 -off=true",
      "set_directive_pipeline gsm_div\/gsm_div_label0 -off=true",
      "set_directive_pipeline Gsm_LPC_Analysis -off=true",
      "set_directive_pipeline gsm_div -off=true",
      "set_directive_pipeline Autocorrelation -off=true",
      "set_directive_pipeline Reflection_coefficients -off=true",
      "set_directive_loop_flatten Reflection_coefficients\/Reflection_coefficients_label5 -off=true",
      "set_directive_loop_flatten Reflection_coefficients\/Reflection_coefficients_label6 -off=true",
      "set_directive_inline gsm_div -off=true",
      "set_directive_inline Autocorrelation -off=true",
      "set_directive_inline Reflection_coefficients -off=true",
      "set_directive_top Gsm_LPC_Analysis -name Gsm_LPC_Analysis"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Gsm_LPC_Analysis"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "2.16",
    "IsCombinational": "0",
    "II": "1311 ~ 2952",
    "Latency": "1310"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Gsm_LPC_Analysis",
    "Version": "1.0",
    "DisplayName": "Gsm_lpc_analysis",
    "Revision": "2114204321",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Gsm_LPC_Analysis_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/benchmarks\/gsm\/gsm_add.c",
      "..\/..\/..\/benchmarks\/gsm\/gsm_lpc.c",
      "..\/..\/..\/benchmarks\/gsm\/gsm.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis_Autocorrelation.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis_gsm_div.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis_mul_16s_15ns_31_1_1.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis_Quantization_and_coding.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis_Reflection_coefficients.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Gsm_LPC_Analysis.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1.v",
      "impl\/verilog\/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1.v",
      "impl\/verilog\/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1.v",
      "impl\/verilog\/Gsm_LPC_Analysis_Autocorrelation.v",
      "impl\/verilog\/Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R.dat",
      "impl\/verilog\/Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R.v",
      "impl\/verilog\/Gsm_LPC_Analysis_gsm_div.v",
      "impl\/verilog\/Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1.v",
      "impl\/verilog\/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1.v",
      "impl\/verilog\/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v",
      "impl\/verilog\/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1.v",
      "impl\/verilog\/Gsm_LPC_Analysis_mul_16s_15ns_31_1_1.v",
      "impl\/verilog\/Gsm_LPC_Analysis_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/Gsm_LPC_Analysis_Quantization_and_coding.v",
      "impl\/verilog\/Gsm_LPC_Analysis_Reflection_coefficients.v",
      "impl\/verilog\/Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Gsm_LPC_Analysis.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Gsm_LPC_Analysis.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "indata_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"indata_address0": "DATA"},
      "ports": ["indata_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "indata"
        }]
    },
    "indata_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"indata_d0": "DATA"},
      "ports": ["indata_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "indata"
        }]
    },
    "indata_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"indata_q0": "DATA"},
      "ports": ["indata_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "indata"
        }]
    },
    "indata_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"indata_address1": "DATA"},
      "ports": ["indata_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "indata"
        }]
    },
    "indata_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"indata_d1": "DATA"},
      "ports": ["indata_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "indata"
        }]
    },
    "indata_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"indata_q1": "DATA"},
      "ports": ["indata_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "indata"
        }]
    },
    "LARc_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"LARc_address0": "DATA"},
      "ports": ["LARc_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "LARc"
        }]
    },
    "LARc_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"LARc_d0": "DATA"},
      "ports": ["LARc_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "LARc"
        }]
    },
    "LARc_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"LARc_q0": "DATA"},
      "ports": ["LARc_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "LARc"
        }]
    },
    "LARc_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"LARc_address1": "DATA"},
      "ports": ["LARc_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "LARc"
        }]
    },
    "LARc_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"LARc_d1": "DATA"},
      "ports": ["LARc_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "LARc"
        }]
    },
    "LARc_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"LARc_q1": "DATA"},
      "ports": ["LARc_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "LARc"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "indata_address0": {
      "dir": "out",
      "width": "8"
    },
    "indata_ce0": {
      "dir": "out",
      "width": "1"
    },
    "indata_we0": {
      "dir": "out",
      "width": "1"
    },
    "indata_d0": {
      "dir": "out",
      "width": "16"
    },
    "indata_q0": {
      "dir": "in",
      "width": "16"
    },
    "indata_address1": {
      "dir": "out",
      "width": "8"
    },
    "indata_ce1": {
      "dir": "out",
      "width": "1"
    },
    "indata_we1": {
      "dir": "out",
      "width": "1"
    },
    "indata_d1": {
      "dir": "out",
      "width": "16"
    },
    "indata_q1": {
      "dir": "in",
      "width": "16"
    },
    "LARc_address0": {
      "dir": "out",
      "width": "3"
    },
    "LARc_ce0": {
      "dir": "out",
      "width": "1"
    },
    "LARc_we0": {
      "dir": "out",
      "width": "1"
    },
    "LARc_d0": {
      "dir": "out",
      "width": "16"
    },
    "LARc_q0": {
      "dir": "in",
      "width": "16"
    },
    "LARc_address1": {
      "dir": "out",
      "width": "3"
    },
    "LARc_ce1": {
      "dir": "out",
      "width": "1"
    },
    "LARc_we1": {
      "dir": "out",
      "width": "1"
    },
    "LARc_d1": {
      "dir": "out",
      "width": "16"
    },
    "LARc_q1": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Gsm_LPC_Analysis",
      "Instances": [
        {
          "ModuleName": "Autocorrelation",
          "InstanceName": "grp_Autocorrelation_fu_103"
        },
        {
          "ModuleName": "Reflection_coefficients",
          "InstanceName": "grp_Reflection_coefficients_fu_113",
          "Instances": [{
              "ModuleName": "gsm_div",
              "InstanceName": "grp_gsm_div_fu_389"
            }]
        },
        {
          "ModuleName": "Quantization_and_coding",
          "InstanceName": "grp_Quantization_and_coding_fu_122"
        }
      ]
    },
    "Info": {
      "Autocorrelation": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gsm_div": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Reflection_coefficients": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Quantization_and_coding": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Gsm_LPC_Analysis": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Autocorrelation": {
        "Latency": {
          "LatencyBest": "1278",
          "LatencyAvg": "1838",
          "LatencyWorst": "2398",
          "PipelineIIMin": "1278",
          "PipelineIIMax": "2398",
          "PipelineII": "1278 ~ 2398",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "4.651"
        },
        "Loops": [
          {
            "Name": "Autocorrelation_label0",
            "TripCount": "160",
            "Latency": "320",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Autocorrelation_label1",
            "TripCount": "160",
            "Latency": "800",
            "PipelineII": "",
            "PipelineDepth": "5"
          },
          {
            "Name": "Autocorrelation_label2",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Autocorrelation_label3",
            "TripCount": "152",
            "Latency": "912",
            "PipelineII": "",
            "PipelineDepth": "6"
          },
          {
            "Name": "Autocorrelation_label4",
            "TripCount": "9",
            "Latency": "18",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Autocorrelation_label5",
            "TripCount": "160",
            "Latency": "320",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "DSP": "39",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "1706",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "3230",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "gsm_div": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "8",
          "LatencyWorst": "15",
          "PipelineIIMin": "1",
          "PipelineIIMax": "15",
          "PipelineII": "1 ~ 15",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "2.048"
        },
        "Loops": [{
            "Name": "gsm_div_label0",
            "TripCount": "15",
            "Latency": "14",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "244",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "352",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "Reflection_coefficients": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "140",
          "LatencyWorst": "532",
          "PipelineIIMin": "11",
          "PipelineIIMax": "532",
          "PipelineII": "11 ~ 532",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "3.923"
        },
        "Loops": [
          {
            "Name": "Reflection_coefficients_label0",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Reflection_coefficients_label1",
            "TripCount": "9",
            "Latency": "18",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Reflection_coefficients_label2",
            "TripCount": "7",
            "Latency": "14",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Reflection_coefficients_label3",
            "TripCount": "9",
            "Latency": "18",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Reflection_coefficients_label4",
            "TripCount": "",
            "LatencyMin": "14",
            "LatencyMax": "467",
            "Latency": "14 ~ 467",
            "PipelineII": "",
            "PipelineDepthMin": "14",
            "PipelineDepthMax": "58",
            "PipelineDepth": "14 ~ 58",
            "Loops": [{
                "Name": "Reflection_coefficients_label5",
                "TripCount": "",
                "LatencyMin": "5",
                "LatencyMax": "35",
                "Latency": "5 ~ 35",
                "PipelineII": "",
                "PipelineDepth": "5"
              }]
          },
          {
            "Name": "Reflection_coefficients_label6",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "8",
            "Latency": "1 ~ 8",
            "PipelineII": "",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "3",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "538",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2203",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "Quantization_and_coding": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.672"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "88",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1500",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "Gsm_LPC_Analysis": {
        "Latency": {
          "LatencyBest": "1310",
          "LatencyAvg": "1999",
          "LatencyWorst": "2951",
          "PipelineIIMin": "1311",
          "PipelineIIMax": "2952",
          "PipelineII": "1311 ~ 2952",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.672"
        },
        "Loops": [{
            "Name": "Transformation_to_Log_Area_Ratios_label0",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "45",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "2427",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "7658",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-08-06 20:41:49 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
