# ####################################################################

#  Created by Genus(TM) Synthesis Solution 22.12-s082_1 on Thu Aug 22 22:27:47 +07 2024

# ####################################################################

set sdc_version 2.0

set_units -capacitance 1000fF
set_units -time 1000ps

# Set the current design
current_design ibex_core

create_clock -name "clk_i" -period 4.0 -waveform {0.0 2.0} [get_ports clk_i]
set_load -pin_load 0.002 [get_ports instr_req_o]
set_load -pin_load 0.002 [get_ports {instr_addr_o[31]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[30]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[29]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[28]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[27]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[26]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[25]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[24]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[23]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[22]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[21]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[20]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[19]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[18]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[17]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[16]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[15]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[14]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[13]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[12]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[11]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[10]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[9]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[8]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[7]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[6]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[5]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[4]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[3]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[2]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[1]}]
set_load -pin_load 0.002 [get_ports {instr_addr_o[0]}]
set_load -pin_load 0.002 [get_ports data_req_o]
set_load -pin_load 0.002 [get_ports data_we_o]
set_load -pin_load 0.002 [get_ports {data_be_o[3]}]
set_load -pin_load 0.002 [get_ports {data_be_o[2]}]
set_load -pin_load 0.002 [get_ports {data_be_o[1]}]
set_load -pin_load 0.002 [get_ports {data_be_o[0]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[31]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[30]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[29]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[28]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[27]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[26]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[25]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[24]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[23]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[22]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[21]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[20]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[19]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[18]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[17]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[16]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[15]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[14]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[13]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[12]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[11]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[10]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[9]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[8]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[7]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[6]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[5]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[4]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[3]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[2]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[1]}]
set_load -pin_load 0.002 [get_ports {data_addr_o[0]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[31]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[30]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[29]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[28]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[27]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[26]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[25]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[24]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[23]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[22]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[21]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[20]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[19]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[18]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[17]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[16]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[15]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[14]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[13]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[12]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[11]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[10]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[9]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[8]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[7]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[6]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[5]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[4]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[3]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[2]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[1]}]
set_load -pin_load 0.002 [get_ports {data_wdata_o[0]}]
set_load -pin_load 0.002 [get_ports dummy_instr_id_o]
set_load -pin_load 0.002 [get_ports dummy_instr_wb_o]
set_load -pin_load 0.002 [get_ports {rf_raddr_a_o[4]}]
set_load -pin_load 0.002 [get_ports {rf_raddr_a_o[3]}]
set_load -pin_load 0.002 [get_ports {rf_raddr_a_o[2]}]
set_load -pin_load 0.002 [get_ports {rf_raddr_a_o[1]}]
set_load -pin_load 0.002 [get_ports {rf_raddr_a_o[0]}]
set_load -pin_load 0.002 [get_ports {rf_raddr_b_o[4]}]
set_load -pin_load 0.002 [get_ports {rf_raddr_b_o[3]}]
set_load -pin_load 0.002 [get_ports {rf_raddr_b_o[2]}]
set_load -pin_load 0.002 [get_ports {rf_raddr_b_o[1]}]
set_load -pin_load 0.002 [get_ports {rf_raddr_b_o[0]}]
set_load -pin_load 0.002 [get_ports {rf_waddr_wb_o[4]}]
set_load -pin_load 0.002 [get_ports {rf_waddr_wb_o[3]}]
set_load -pin_load 0.002 [get_ports {rf_waddr_wb_o[2]}]
set_load -pin_load 0.002 [get_ports {rf_waddr_wb_o[1]}]
set_load -pin_load 0.002 [get_ports {rf_waddr_wb_o[0]}]
set_load -pin_load 0.002 [get_ports rf_we_wb_o]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[31]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[30]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[29]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[28]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[27]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[26]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[25]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[24]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[23]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[22]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[21]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[20]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[19]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[18]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[17]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[16]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[15]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[14]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[13]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[12]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[11]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[10]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[9]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[8]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[7]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[6]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[5]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[4]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[3]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[2]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[1]}]
set_load -pin_load 0.002 [get_ports {rf_wdata_wb_ecc_o[0]}]
set_load -pin_load 0.002 [get_ports {ic_tag_req_o[1]}]
set_load -pin_load 0.002 [get_ports {ic_tag_req_o[0]}]
set_load -pin_load 0.002 [get_ports ic_tag_write_o]
set_load -pin_load 0.002 [get_ports {ic_tag_addr_o[7]}]
set_load -pin_load 0.002 [get_ports {ic_tag_addr_o[6]}]
set_load -pin_load 0.002 [get_ports {ic_tag_addr_o[5]}]
set_load -pin_load 0.002 [get_ports {ic_tag_addr_o[4]}]
set_load -pin_load 0.002 [get_ports {ic_tag_addr_o[3]}]
set_load -pin_load 0.002 [get_ports {ic_tag_addr_o[2]}]
set_load -pin_load 0.002 [get_ports {ic_tag_addr_o[1]}]
set_load -pin_load 0.002 [get_ports {ic_tag_addr_o[0]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[21]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[20]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[19]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[18]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[17]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[16]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[15]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[14]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[13]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[12]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[11]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[10]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[9]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[8]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[7]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[6]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[5]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[4]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[3]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[2]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[1]}]
set_load -pin_load 0.002 [get_ports {ic_tag_wdata_o[0]}]
set_load -pin_load 0.002 [get_ports {ic_data_req_o[1]}]
set_load -pin_load 0.002 [get_ports {ic_data_req_o[0]}]
set_load -pin_load 0.002 [get_ports ic_data_write_o]
set_load -pin_load 0.002 [get_ports {ic_data_addr_o[7]}]
set_load -pin_load 0.002 [get_ports {ic_data_addr_o[6]}]
set_load -pin_load 0.002 [get_ports {ic_data_addr_o[5]}]
set_load -pin_load 0.002 [get_ports {ic_data_addr_o[4]}]
set_load -pin_load 0.002 [get_ports {ic_data_addr_o[3]}]
set_load -pin_load 0.002 [get_ports {ic_data_addr_o[2]}]
set_load -pin_load 0.002 [get_ports {ic_data_addr_o[1]}]
set_load -pin_load 0.002 [get_ports {ic_data_addr_o[0]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[63]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[62]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[61]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[60]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[59]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[58]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[57]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[56]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[55]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[54]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[53]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[52]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[51]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[50]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[49]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[48]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[47]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[46]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[45]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[44]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[43]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[42]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[41]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[40]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[39]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[38]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[37]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[36]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[35]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[34]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[33]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[32]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[31]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[30]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[29]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[28]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[27]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[26]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[25]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[24]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[23]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[22]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[21]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[20]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[19]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[18]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[17]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[16]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[15]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[14]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[13]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[12]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[11]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[10]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[9]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[8]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[7]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[6]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[5]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[4]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[3]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[2]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[1]}]
set_load -pin_load 0.002 [get_ports {ic_data_wdata_o[0]}]
set_load -pin_load 0.002 [get_ports ic_scr_key_req_o]
set_load -pin_load 0.002 [get_ports irq_pending_o]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][31]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][30]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][29]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][28]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][27]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][26]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][25]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][24]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][23]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][22]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][21]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][20]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][19]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][18]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][17]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][16]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][15]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][14]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][13]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][12]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][11]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][10]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][9]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][8]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][7]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][6]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][5]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][4]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][3]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][2]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][1]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_addr][0]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][31]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][30]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][29]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][28]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][27]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][26]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][25]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][24]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][23]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][22]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][21]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][20]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][19]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][18]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][17]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][16]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][15]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][14]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][13]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][12]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][11]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][10]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][9]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][8]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][7]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][6]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][5]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][4]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][3]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][2]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][1]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[exception_pc][0]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][31]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][30]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][29]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][28]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][27]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][26]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][25]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][24]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][23]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][22]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][21]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][20]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][19]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][18]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][17]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][16]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][15]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][14]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][13]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][12]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][11]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][10]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][9]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][8]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][7]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][6]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][5]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][4]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][3]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][2]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][1]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[last_data_addr][0]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][31]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][30]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][29]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][28]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][27]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][26]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][25]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][24]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][23]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][22]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][21]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][20]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][19]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][18]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][17]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][16]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][15]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][14]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][13]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][12]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][11]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][10]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][9]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][8]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][7]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][6]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][5]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][4]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][3]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][2]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][1]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[next_pc][0]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][31]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][30]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][29]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][28]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][27]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][26]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][25]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][24]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][23]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][22]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][21]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][20]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][19]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][18]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][17]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][16]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][15]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][14]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][13]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][12]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][11]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][10]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][9]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][8]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][7]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][6]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][5]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][4]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][3]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][2]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][1]}]
set_load -pin_load 0.002 [get_ports {crash_dump_o[current_pc][0]}]
set_load -pin_load 0.002 [get_ports double_fault_seen_o]
set_load -pin_load 0.002 [get_ports alert_minor_o]
set_load -pin_load 0.002 [get_ports alert_major_internal_o]
set_load -pin_load 0.002 [get_ports alert_major_bus_o]
set_load -pin_load 0.002 [get_ports {core_busy_o[3]}]
set_load -pin_load 0.002 [get_ports {core_busy_o[2]}]
set_load -pin_load 0.002 [get_ports {core_busy_o[1]}]
set_load -pin_load 0.002 [get_ports {core_busy_o[0]}]
set_clock_gating_check -setup 0.0 
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports rst_ni]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[31]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[30]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[29]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[28]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[27]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[26]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[25]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[24]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[23]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[22]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[21]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[20]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[19]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[18]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[17]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[16]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[15]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[14]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[13]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[12]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[11]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[10]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[9]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[8]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[7]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[6]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[5]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[4]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[3]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[2]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[1]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {hart_id_i[0]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[31]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[30]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[29]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[28]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[27]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[26]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[25]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[24]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[23]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[22]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[21]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[20]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[19]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[18]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[17]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[16]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[15]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[14]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[13]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[12]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[11]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[10]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[9]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[8]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[7]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[6]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[5]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[4]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[3]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[2]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[1]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {boot_addr_i[0]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports instr_gnt_i]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports instr_rvalid_i]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[31]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[30]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[29]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[28]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[27]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[26]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[25]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[24]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[23]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[22]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[21]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[20]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[19]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[18]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[17]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[16]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[15]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[14]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[13]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[12]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[11]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[10]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[9]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[8]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[7]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[6]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[5]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[4]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[3]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[2]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[1]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_rdata_i[0]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports instr_err_i]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports data_gnt_i]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports data_rvalid_i]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[31]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[30]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[29]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[28]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[27]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[26]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[25]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[24]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[23]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[22]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[21]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[20]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[19]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[18]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[17]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[16]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[15]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[14]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[13]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[12]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[11]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[10]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[9]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[8]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[7]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[6]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[5]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[4]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[3]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[2]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[1]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_rdata_i[0]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports data_err_i]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[31]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[30]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[29]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[28]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[27]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[26]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[25]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[24]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[23]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[22]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[21]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[20]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[19]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[18]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[17]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[16]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[15]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[14]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[13]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[12]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[11]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[10]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[9]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[8]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[7]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[6]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[5]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[4]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[3]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[2]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[1]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_a_ecc_i[0]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[31]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[30]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[29]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[28]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[27]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[26]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[25]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[24]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[23]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[22]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[21]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[20]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[19]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[18]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[17]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[16]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[15]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[14]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[13]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[12]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[11]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[10]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[9]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[8]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[7]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[6]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[5]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[4]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[3]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[2]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[1]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_rdata_b_ecc_i[0]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][21]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][20]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][19]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][18]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][17]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][16]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][15]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][14]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][13]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][12]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][11]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][10]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][9]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][8]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][7]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][6]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][5]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][4]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][3]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][2]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][1]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[1][0]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][21]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][20]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][19]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][18]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][17]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][16]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][15]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][14]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][13]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][12]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][11]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][10]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][9]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][8]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][7]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][6]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][5]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][4]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][3]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][2]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][1]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_rdata_i[0][0]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][63]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][62]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][61]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][60]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][59]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][58]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][57]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][56]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][55]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][54]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][53]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][52]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][51]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][50]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][49]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][48]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][47]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][46]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][45]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][44]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][43]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][42]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][41]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][40]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][39]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][38]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][37]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][36]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][35]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][34]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][33]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][32]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][31]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][30]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][29]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][28]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][27]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][26]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][25]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][24]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][23]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][22]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][21]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][20]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][19]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][18]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][17]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][16]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][15]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][14]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][13]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][12]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][11]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][10]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][9]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][8]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][7]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][6]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][5]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][4]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][3]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][2]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][1]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[1][0]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][63]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][62]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][61]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][60]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][59]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][58]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][57]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][56]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][55]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][54]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][53]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][52]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][51]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][50]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][49]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][48]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][47]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][46]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][45]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][44]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][43]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][42]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][41]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][40]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][39]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][38]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][37]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][36]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][35]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][34]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][33]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][32]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][31]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][30]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][29]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][28]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][27]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][26]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][25]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][24]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][23]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][22]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][21]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][20]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][19]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][18]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][17]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][16]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][15]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][14]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][13]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][12]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][11]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][10]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][9]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][8]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][7]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][6]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][5]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][4]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][3]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][2]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][1]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_rdata_i[0][0]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports ic_scr_key_valid_i]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports irq_software_i]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports irq_timer_i]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports irq_external_i]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {irq_fast_i[14]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {irq_fast_i[13]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {irq_fast_i[12]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {irq_fast_i[11]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {irq_fast_i[10]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {irq_fast_i[9]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {irq_fast_i[8]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {irq_fast_i[7]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {irq_fast_i[6]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {irq_fast_i[5]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {irq_fast_i[4]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {irq_fast_i[3]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {irq_fast_i[2]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {irq_fast_i[1]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {irq_fast_i[0]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports irq_nm_i]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports debug_req_i]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {fetch_enable_i[3]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {fetch_enable_i[2]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {fetch_enable_i[1]}]
set_input_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {fetch_enable_i[0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports instr_req_o]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[31]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[30]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[29]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[28]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[27]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[26]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[25]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[24]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[23]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[22]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[21]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[20]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[19]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[18]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[17]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[16]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[15]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[14]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[13]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[12]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[11]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[10]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[9]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[8]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[7]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[6]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[5]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {instr_addr_o[0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports data_req_o]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports data_we_o]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_be_o[3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_be_o[2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_be_o[1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_be_o[0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[31]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[30]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[29]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[28]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[27]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[26]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[25]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[24]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[23]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[22]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[21]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[20]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[19]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[18]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[17]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[16]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[15]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[14]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[13]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[12]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[11]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[10]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[9]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[8]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[7]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[6]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[5]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_addr_o[0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[31]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[30]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[29]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[28]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[27]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[26]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[25]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[24]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[23]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[22]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[21]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[20]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[19]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[18]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[17]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[16]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[15]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[14]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[13]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[12]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[11]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[10]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[9]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[8]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[7]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[6]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[5]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {data_wdata_o[0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports dummy_instr_id_o]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports dummy_instr_wb_o]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_raddr_a_o[4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_raddr_a_o[3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_raddr_a_o[2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_raddr_a_o[1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_raddr_a_o[0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_raddr_b_o[4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_raddr_b_o[3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_raddr_b_o[2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_raddr_b_o[1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_raddr_b_o[0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_waddr_wb_o[4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_waddr_wb_o[3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_waddr_wb_o[2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_waddr_wb_o[1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_waddr_wb_o[0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports rf_we_wb_o]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[31]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[30]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[29]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[28]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[27]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[26]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[25]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[24]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[23]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[22]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[21]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[20]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[19]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[18]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[17]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[16]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[15]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[14]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[13]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[12]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[11]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[10]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[9]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[8]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[7]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[6]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[5]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {rf_wdata_wb_ecc_o[0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_req_o[1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_req_o[0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports ic_tag_write_o]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_addr_o[7]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_addr_o[6]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_addr_o[5]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_addr_o[4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_addr_o[3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_addr_o[2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_addr_o[1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_addr_o[0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[21]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[20]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[19]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[18]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[17]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[16]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[15]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[14]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[13]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[12]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[11]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[10]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[9]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[8]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[7]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[6]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[5]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_tag_wdata_o[0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_req_o[1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_req_o[0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports ic_data_write_o]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_addr_o[7]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_addr_o[6]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_addr_o[5]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_addr_o[4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_addr_o[3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_addr_o[2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_addr_o[1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_addr_o[0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[63]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[62]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[61]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[60]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[59]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[58]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[57]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[56]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[55]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[54]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[53]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[52]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[51]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[50]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[49]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[48]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[47]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[46]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[45]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[44]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[43]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[42]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[41]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[40]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[39]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[38]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[37]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[36]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[35]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[34]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[33]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[32]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[31]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[30]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[29]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[28]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[27]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[26]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[25]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[24]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[23]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[22]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[21]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[20]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[19]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[18]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[17]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[16]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[15]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[14]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[13]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[12]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[11]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[10]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[9]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[8]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[7]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[6]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[5]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {ic_data_wdata_o[0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports ic_scr_key_req_o]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports irq_pending_o]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][31]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][30]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][29]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][28]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][27]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][26]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][25]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][24]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][23]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][22]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][21]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][20]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][19]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][18]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][17]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][16]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][15]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][14]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][13]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][12]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][11]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][10]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][9]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][8]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][7]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][6]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][5]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_addr][0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][31]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][30]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][29]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][28]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][27]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][26]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][25]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][24]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][23]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][22]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][21]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][20]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][19]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][18]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][17]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][16]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][15]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][14]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][13]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][12]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][11]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][10]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][9]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][8]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][7]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][6]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][5]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[exception_pc][0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][31]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][30]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][29]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][28]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][27]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][26]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][25]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][24]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][23]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][22]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][21]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][20]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][19]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][18]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][17]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][16]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][15]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][14]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][13]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][12]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][11]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][10]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][9]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][8]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][7]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][6]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][5]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[last_data_addr][0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][31]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][30]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][29]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][28]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][27]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][26]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][25]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][24]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][23]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][22]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][21]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][20]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][19]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][18]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][17]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][16]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][15]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][14]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][13]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][12]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][11]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][10]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][9]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][8]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][7]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][6]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][5]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[next_pc][0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][31]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][30]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][29]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][28]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][27]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][26]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][25]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][24]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][23]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][22]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][21]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][20]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][19]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][18]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][17]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][16]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][15]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][14]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][13]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][12]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][11]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][10]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][9]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][8]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][7]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][6]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][5]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][4]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {crash_dump_o[current_pc][0]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports double_fault_seen_o]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports alert_minor_o]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports alert_major_internal_o]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports alert_major_bus_o]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {core_busy_o[3]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {core_busy_o[2]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {core_busy_o[1]}]
set_output_delay -clock [get_clocks clk_i] -add_delay -max 0.008 [get_ports {core_busy_o[0]}]
set_input_transition 0.01 [get_ports clk_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports rst_ni]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {hart_id_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {boot_addr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports instr_gnt_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports instr_rvalid_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {instr_rdata_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports instr_err_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports data_gnt_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports data_rvalid_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {data_rdata_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports data_err_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_a_ecc_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {rf_rdata_b_ecc_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[1][0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_tag_rdata_i[0][0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[1][0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {ic_data_rdata_i[0][0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports ic_scr_key_valid_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports irq_software_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports irq_timer_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports irq_external_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {irq_fast_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {irq_fast_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {irq_fast_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {irq_fast_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {irq_fast_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {irq_fast_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {irq_fast_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {irq_fast_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {irq_fast_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {irq_fast_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {irq_fast_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {irq_fast_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {irq_fast_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {irq_fast_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {irq_fast_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports irq_nm_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports debug_req_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {fetch_enable_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {fetch_enable_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {fetch_enable_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__dfxtp_1 -library sky130_fd_sc_hd__tt_100C_1v80 -pin "Q" [get_ports {fetch_enable_i[0]}]
set_wire_load_mode "top"
set_clock_uncertainty -setup 0.4 [get_clocks clk_i]
set_clock_uncertainty -hold 0.4 [get_clocks clk_i]
