INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srish/project_3/project_3.sim/sim_1/impl/func/xsim/bch_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bch_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srish/project_3/project_3.srcs/sources_1/new/bch_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bch_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srish/project_3/project_3.srcs/sources_1/new/error_correction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module error_correction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srish/project_3/project_3.srcs/sources_1/new/error_locator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module error_locator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srish/project_3/project_3.srcs/sources_1/new/gf16_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gf16_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srish/project_3/project_3.srcs/sources_1/new/syndrome.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syndrome
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srish/project_3/project_3.srcs/sim_1/new/bch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bch_tb
