(edif main
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2019 5 17 10 37 16)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure main.ngc main.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library main_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell main
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port start
              (direction INPUT)
            )
            (port stop
              (direction INPUT)
            )
            (port inc
              (direction INPUT)
            )
            (port dispen
              (direction INPUT)
            )
            (port (array (rename an "an<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename seg "seg<7:0>") 8)
              (direction OUTPUT))
            (designator "xc7a100t-3-csg324")
            (property TYPE (string "main") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:an<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:seg<7:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "main_main") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_clk_1K_renamed_1 "Inst_clock_divider/clk_1K")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_0 "Inst_clock_divider/cnt_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_1 "Inst_clock_divider/cnt_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_2 "Inst_clock_divider/cnt_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_3 "Inst_clock_divider/cnt_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_4 "Inst_clock_divider/cnt_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_5 "Inst_clock_divider/cnt_5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_6 "Inst_clock_divider/cnt_6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_7 "Inst_clock_divider/cnt_7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_8 "Inst_clock_divider/cnt_8")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_9 "Inst_clock_divider/cnt_9")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_10 "Inst_clock_divider/cnt_10")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_11 "Inst_clock_divider/cnt_11")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_12 "Inst_clock_divider/cnt_12")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_13 "Inst_clock_divider/cnt_13")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_14 "Inst_clock_divider/cnt_14")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_cnt_15 "Inst_clock_divider/cnt_15")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_state_machine_CS_FSM_FFd1_renamed_2 "Inst_state_machine/CS_FSM_FFd1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_state_machine_CS_FSM_FFd3_renamed_3 "Inst_state_machine/CS_FSM_FFd3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_state_machine_CS_FSM_FFd2_renamed_4 "Inst_state_machine/CS_FSM_FFd2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_0__ "Inst_clock_divider/Mcount_cnt_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_0__ "Inst_clock_divider/Mcount_cnt_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_1__ "Inst_clock_divider/Mcount_cnt_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_1__ "Inst_clock_divider/Mcount_cnt_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_2__ "Inst_clock_divider/Mcount_cnt_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_2__ "Inst_clock_divider/Mcount_cnt_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_3__ "Inst_clock_divider/Mcount_cnt_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_3__ "Inst_clock_divider/Mcount_cnt_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_4__ "Inst_clock_divider/Mcount_cnt_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_4__ "Inst_clock_divider/Mcount_cnt_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_5__ "Inst_clock_divider/Mcount_cnt_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_5__ "Inst_clock_divider/Mcount_cnt_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_6__ "Inst_clock_divider/Mcount_cnt_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_6__ "Inst_clock_divider/Mcount_cnt_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_7__ "Inst_clock_divider/Mcount_cnt_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_7__ "Inst_clock_divider/Mcount_cnt_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_8__ "Inst_clock_divider/Mcount_cnt_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_8__ "Inst_clock_divider/Mcount_cnt_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_9__ "Inst_clock_divider/Mcount_cnt_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_9__ "Inst_clock_divider/Mcount_cnt_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_10__ "Inst_clock_divider/Mcount_cnt_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_10__ "Inst_clock_divider/Mcount_cnt_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_11__ "Inst_clock_divider/Mcount_cnt_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_11__ "Inst_clock_divider/Mcount_cnt_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_12__ "Inst_clock_divider/Mcount_cnt_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_12__ "Inst_clock_divider/Mcount_cnt_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_13__ "Inst_clock_divider/Mcount_cnt_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_13__ "Inst_clock_divider/Mcount_cnt_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_14__ "Inst_clock_divider/Mcount_cnt_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_14__ "Inst_clock_divider/Mcount_cnt_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_15__ "Inst_clock_divider/Mcount_cnt_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt3_3 "Inst_counter/cnt3_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt3_2 "Inst_counter/cnt3_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt3_1 "Inst_counter/cnt3_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt3_0 "Inst_counter/cnt3_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt0_3 "Inst_counter/cnt0_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt0_2 "Inst_counter/cnt0_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt0_1 "Inst_counter/cnt0_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt0_0 "Inst_counter/cnt0_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt2_3 "Inst_counter/cnt2_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt2_2 "Inst_counter/cnt2_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt2_1 "Inst_counter/cnt2_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt2_0 "Inst_counter/cnt2_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt1_3 "Inst_counter/cnt1_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt1_2 "Inst_counter/cnt1_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt1_1 "Inst_counter/cnt1_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt1_0 "Inst_counter/cnt1_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_sel_1 "Inst_seven_seg_controller/sel_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_sel_0 "Inst_seven_seg_controller/sel_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_state_machine_CS_FSM_FFd2_In1 "Inst_state_machine/CS_FSM_FFd2-In1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___Inst_state_machine/CS_FSM_FFd2-In1") (owner "Xilinx"))
              (property INIT (string "FFFFEEFE") (owner "Xilinx"))
            )
            (instance (rename Inst_state_machine_CS_FSM_FFd1_In1 "Inst_state_machine/CS_FSM_FFd1-In1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___Inst_state_machine/CS_FSM_FFd2-In1") (owner "Xilinx"))
              (property INIT (string "F222") (owner "Xilinx"))
            )
            (instance (rename Inst_state_machine_Mmux_time_en11 "Inst_state_machine/Mmux_time_en11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename Inst_state_machine_CS_FSM_FFd3_In1 "Inst_state_machine/CS_FSM_FFd3-In1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "193B193B193B0808") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_Mcount_cnt0_xor_2_11 "Inst_counter/Mcount_cnt0_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_Mcount_cnt1_xor_2_11 "Inst_counter/Mcount_cnt1_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___Inst_counter/Mcount_cnt1_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_Mcount_cnt0_xor_1_11 "Inst_counter/Mcount_cnt0_xor<1>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___Inst_counter/Mcount_cnt0_xor<1>11") (owner "Xilinx"))
              (property INIT (string "6466") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_Mcount_cnt1_xor_1_11 "Inst_counter/Mcount_cnt1_xor<1>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___Inst_counter/Mcount_cnt1_xor<1>11") (owner "Xilinx"))
              (property INIT (string "6466") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_Mcount_cnt0_xor_3_11 "Inst_counter/Mcount_cnt0_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___Inst_counter/Mcount_cnt0_xor<1>11") (owner "Xilinx"))
              (property INIT (string "6AA2") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_Mcount_cnt1_xor_3_11 "Inst_counter/Mcount_cnt1_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___Inst_counter/Mcount_cnt1_xor<1>11") (owner "Xilinx"))
              (property INIT (string "6AA2") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt3_en_0_12 "Inst_counter/cnt3_en<0>12")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___Inst_counter/cnt3_en<0>12") (owner "Xilinx"))
              (property INIT (string "02000000") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mram__n0049_0_6_61 "Inst_seven_seg_controller/Mram__n0049[0:6]61")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EE91") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mram__n0049_0_6_111 "Inst_seven_seg_controller/Mram__n0049[0:6]111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___Inst_seven_seg_controller/Mram__n0049[0:6]111") (owner "Xilinx"))
              (property INIT (string "CAE8") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mram__n0049_0_6_11 "Inst_seven_seg_controller/Mram__n0049[0:6]11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___Inst_seven_seg_controller/Mram__n0049[0:6]111") (owner "Xilinx"))
              (property INIT (string "FA14") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mram__n0049_0_6_21 "Inst_seven_seg_controller/Mram__n0049[0:6]21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___Inst_seven_seg_controller/Mram__n0049[0:6]21") (owner "Xilinx"))
              (property INIT (string "A8AC") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mmux_seg_dig_3_11 "Inst_seven_seg_controller/Mmux_seg_dig<3>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mmux_seg_dig_2_11 "Inst_seven_seg_controller/Mmux_seg_dig<2>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mmux_seg_dig_1_11 "Inst_seven_seg_controller/Mmux_seg_dig<1>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mmux_seg_dig_0_11 "Inst_seven_seg_controller/Mmux_seg_dig<0>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mram__n0049_0_6_51 "Inst_seven_seg_controller/Mram__n0049[0:6]51")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___Inst_seven_seg_controller/Mram__n0049[0:6]21") (owner "Xilinx"))
              (property INIT (string "FA8E") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mcount_sel_xor_1_11 "Inst_seven_seg_controller/Mcount_sel_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___Inst_seven_seg_controller/Mcount_sel_xor<1>11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mmux_an11 "Inst_seven_seg_controller/Mmux_an11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___Inst_seven_seg_controller/Mmux_an11") (owner "Xilinx"))
              (property INIT (string "FD") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mmux_an21 "Inst_seven_seg_controller/Mmux_an21")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___Inst_seven_seg_controller/Mmux_an11") (owner "Xilinx"))
              (property INIT (string "DF") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mmux_an31 "Inst_seven_seg_controller/Mmux_an31")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___Inst_seven_seg_controller/Mmux_an31") (owner "Xilinx"))
              (property INIT (string "DF") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mram__n0049_0_6_41 "Inst_seven_seg_controller/Mram__n0049[0:6]41")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___Inst_seven_seg_controller/Mram__n0049[0:6]41") (owner "Xilinx"))
              (property INIT (string "FEBA") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_seg_7_1 "Inst_seven_seg_controller/seg<7>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___Inst_seven_seg_controller/Mcount_sel_xor<1>11") (owner "Xilinx"))
              (property INIT (string "7") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_1_renamed_5 "Inst_clock_divider/GND_2_o_GND_2_o_equal_7_o<15>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_2_renamed_6 "Inst_clock_divider/GND_2_o_GND_2_o_equal_7_o<15>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001000000000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_3 "Inst_clock_divider/GND_2_o_GND_2_o_equal_7_o<15>3")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "01") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_4 "Inst_clock_divider/GND_2_o_GND_2_o_equal_7_o<15>4")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80000000") (owner "Xilinx"))
            )
            (instance (rename rst_IBUF_renamed_7 "rst_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename start_IBUF_renamed_8 "start_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename stop_IBUF_renamed_9 "stop_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inc_IBUF_renamed_10 "inc_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename dispen_IBUF_renamed_11 "dispen_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename an_3_OBUF_renamed_12 "an_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename an_2_OBUF_renamed_13 "an_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename an_1_OBUF_renamed_14 "an_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename an_0_OBUF_renamed_15 "an_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename seg_7_OBUF_renamed_16 "seg_7_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename seg_6_OBUF_renamed_17 "seg_6_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename seg_5_OBUF_renamed_18 "seg_5_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename seg_4_OBUF_renamed_19 "seg_4_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename seg_3_OBUF_renamed_20 "seg_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename seg_2_OBUF_renamed_21 "seg_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename seg_1_OBUF_renamed_22 "seg_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename seg_0_OBUF_renamed_23 "seg_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_1__rt_renamed_24 "Inst_clock_divider/Mcount_cnt_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_2__rt_renamed_25 "Inst_clock_divider/Mcount_cnt_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_3__rt_renamed_26 "Inst_clock_divider/Mcount_cnt_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_4__rt_renamed_27 "Inst_clock_divider/Mcount_cnt_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_5__rt_renamed_28 "Inst_clock_divider/Mcount_cnt_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_6__rt_renamed_29 "Inst_clock_divider/Mcount_cnt_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_7__rt_renamed_30 "Inst_clock_divider/Mcount_cnt_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_8__rt_renamed_31 "Inst_clock_divider/Mcount_cnt_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_9__rt_renamed_32 "Inst_clock_divider/Mcount_cnt_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_10__rt_renamed_33 "Inst_clock_divider/Mcount_cnt_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_11__rt_renamed_34 "Inst_clock_divider/Mcount_cnt_cy<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_12__rt_renamed_35 "Inst_clock_divider/Mcount_cnt_cy<12>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_13__rt_renamed_36 "Inst_clock_divider/Mcount_cnt_cy<13>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_cy_14__rt_renamed_37 "Inst_clock_divider/Mcount_cnt_cy<14>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_xor_15__rt_renamed_38 "Inst_clock_divider/Mcount_cnt_xor<15>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt3_en_0_12_rstpot_renamed_39 "Inst_counter/cnt3_en<0>12_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___Inst_counter/cnt3_en<0>12") (owner "Xilinx"))
              (property INIT (string "0200") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt3_en_0_1_rstpot_renamed_40 "Inst_counter/cnt3_en<0>1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___Inst_counter/cnt3_en<0>1_rstpot") (owner "Xilinx"))
              (property INIT (string "0200") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt3_en_0_111 "Inst_counter/cnt3_en<0>111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000020000000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_151 "Inst_clock_divider/Mcount_cnt_eqn_151")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_141 "Inst_clock_divider/Mcount_cnt_eqn_141")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_131 "Inst_clock_divider/Mcount_cnt_eqn_131")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_121 "Inst_clock_divider/Mcount_cnt_eqn_121")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_111 "Inst_clock_divider/Mcount_cnt_eqn_111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_101 "Inst_clock_divider/Mcount_cnt_eqn_101")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_91 "Inst_clock_divider/Mcount_cnt_eqn_91")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_81 "Inst_clock_divider/Mcount_cnt_eqn_81")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_71 "Inst_clock_divider/Mcount_cnt_eqn_71")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_61 "Inst_clock_divider/Mcount_cnt_eqn_61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_51 "Inst_clock_divider/Mcount_cnt_eqn_51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_41 "Inst_clock_divider/Mcount_cnt_eqn_41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_31 "Inst_clock_divider/Mcount_cnt_eqn_31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_21 "Inst_clock_divider/Mcount_cnt_eqn_21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_16 "Inst_clock_divider/Mcount_cnt_eqn_16")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt2_1_dpot_renamed_41 "Inst_counter/cnt2_1_dpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___Inst_counter/cnt2_1_dpot") (owner "Xilinx"))
              (property INIT (string "0DF0F0F0") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt2_2_dpot_renamed_42 "Inst_counter/cnt2_2_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt2_3_dpot_renamed_43 "Inst_counter/cnt2_3_dpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___Inst_counter/cnt2_1_dpot") (owner "Xilinx"))
              (property INIT (string "68AAAAAA") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt3_1_dpot_renamed_44 "Inst_counter/cnt3_1_dpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___Inst_counter/cnt3_1_dpot") (owner "Xilinx"))
              (property INIT (string "0DF0F0F0") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt3_2_dpot_renamed_45 "Inst_counter/cnt3_2_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt3_3_dpot_renamed_46 "Inst_counter/cnt3_3_dpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___Inst_counter/cnt3_1_dpot") (owner "Xilinx"))
              (property INIT (string "68AAAAAA") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_eqn_01 "Inst_clock_divider/Mcount_cnt_eqn_01")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "70F0F0F0F0F0F0F0") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mram__n0049_0_6_31 "Inst_seven_seg_controller/Mram__n0049[0:6]31")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___Inst_seven_seg_controller/Mram__n0049[0:6]41") (owner "Xilinx"))
              (property INIT (string "EE92") (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mmux_an41 "Inst_seven_seg_controller/Mmux_an41")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___Inst_seven_seg_controller/Mmux_an31") (owner "Xilinx"))
              (property INIT (string "7F") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt2_0_dpot_renamed_47 "Inst_counter/cnt2_0_dpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___Inst_counter/Mcount_cnt1_xor<2>11") (owner "Xilinx"))
              (property INIT (string "AAA6AAAA") (owner "Xilinx"))
            )
            (instance (rename Inst_counter_cnt3_0_dpot_renamed_48 "Inst_counter/cnt3_0_dpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___Inst_counter/cnt3_en<0>1_rstpot") (owner "Xilinx"))
              (property INIT (string "AAA6AAAA") (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_clk_1K_BUFG_renamed_49 "Inst_clock_divider/clk_1K_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_50 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_Mcount_cnt_lut_0__INV_0 "Inst_clock_divider/Mcount_cnt_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_clock_divider_clk_1K_INV_3_o1_INV_0 "Inst_clock_divider/clk_1K_INV_3_o1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_Mcount_cnt0_xor_0_11_INV_0 "Inst_counter/Mcount_cnt0_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_counter_Mcount_cnt1_xor_0_11_INV_0 "Inst_counter/Mcount_cnt1_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Inst_seven_seg_controller_Mcount_sel_xor_0_11_INV_0 "Inst_seven_seg_controller/Mcount_sel_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef Inst_clock_divider_clk_1K_renamed_1))
                (portRef C (instanceRef Inst_clock_divider_cnt_0))
                (portRef C (instanceRef Inst_clock_divider_cnt_1))
                (portRef C (instanceRef Inst_clock_divider_cnt_2))
                (portRef C (instanceRef Inst_clock_divider_cnt_3))
                (portRef C (instanceRef Inst_clock_divider_cnt_4))
                (portRef C (instanceRef Inst_clock_divider_cnt_5))
                (portRef C (instanceRef Inst_clock_divider_cnt_6))
                (portRef C (instanceRef Inst_clock_divider_cnt_7))
                (portRef C (instanceRef Inst_clock_divider_cnt_8))
                (portRef C (instanceRef Inst_clock_divider_cnt_9))
                (portRef C (instanceRef Inst_clock_divider_cnt_10))
                (portRef C (instanceRef Inst_clock_divider_cnt_11))
                (portRef C (instanceRef Inst_clock_divider_cnt_12))
                (portRef C (instanceRef Inst_clock_divider_cnt_13))
                (portRef C (instanceRef Inst_clock_divider_cnt_14))
                (portRef C (instanceRef Inst_clock_divider_cnt_15))
                (portRef O (instanceRef clk_BUFGP_renamed_50))
              )
            )
            (net rst_IBUF
              (joined
                (portRef CLR (instanceRef Inst_clock_divider_clk_1K_renamed_1))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_0))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_1))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_2))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_3))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_4))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_5))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_6))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_7))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_8))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_9))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_10))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_11))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_12))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_13))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_14))
                (portRef CLR (instanceRef Inst_clock_divider_cnt_15))
                (portRef CLR (instanceRef Inst_state_machine_CS_FSM_FFd1_renamed_2))
                (portRef CLR (instanceRef Inst_state_machine_CS_FSM_FFd3_renamed_3))
                (portRef CLR (instanceRef Inst_state_machine_CS_FSM_FFd2_renamed_4))
                (portRef CLR (instanceRef Inst_counter_cnt1_0))
                (portRef CLR (instanceRef Inst_counter_cnt1_1))
                (portRef CLR (instanceRef Inst_counter_cnt1_2))
                (portRef CLR (instanceRef Inst_counter_cnt1_3))
                (portRef CLR (instanceRef Inst_counter_cnt2_0))
                (portRef CLR (instanceRef Inst_counter_cnt2_1))
                (portRef CLR (instanceRef Inst_counter_cnt2_2))
                (portRef CLR (instanceRef Inst_counter_cnt2_3))
                (portRef CLR (instanceRef Inst_counter_cnt0_0))
                (portRef CLR (instanceRef Inst_counter_cnt0_1))
                (portRef CLR (instanceRef Inst_counter_cnt0_2))
                (portRef CLR (instanceRef Inst_counter_cnt0_3))
                (portRef CLR (instanceRef Inst_counter_cnt3_0))
                (portRef CLR (instanceRef Inst_counter_cnt3_1))
                (portRef CLR (instanceRef Inst_counter_cnt3_2))
                (portRef CLR (instanceRef Inst_counter_cnt3_3))
                (portRef CLR (instanceRef Inst_seven_seg_controller_sel_0))
                (portRef CLR (instanceRef Inst_seven_seg_controller_sel_1))
                (portRef I0 (instanceRef Inst_state_machine_Mmux_time_en11))
                (portRef O (instanceRef rst_IBUF_renamed_7))
                (portRef I4 (instanceRef Inst_counter_cnt3_en_0_111))
              )
            )
            (net start_IBUF
              (joined
                (portRef I4 (instanceRef Inst_state_machine_CS_FSM_FFd2_In1))
                (portRef I5 (instanceRef Inst_state_machine_CS_FSM_FFd3_In1))
                (portRef O (instanceRef start_IBUF_renamed_8))
              )
            )
            (net stop_IBUF
              (joined
                (portRef I2 (instanceRef Inst_state_machine_CS_FSM_FFd3_In1))
                (portRef O (instanceRef stop_IBUF_renamed_9))
              )
            )
            (net inc_IBUF
              (joined
                (portRef I3 (instanceRef Inst_state_machine_CS_FSM_FFd2_In1))
                (portRef I3 (instanceRef Inst_state_machine_CS_FSM_FFd1_In1))
                (portRef I4 (instanceRef Inst_state_machine_CS_FSM_FFd3_In1))
                (portRef O (instanceRef inc_IBUF_renamed_10))
              )
            )
            (net dispen_IBUF
              (joined
                (portRef CE (instanceRef Inst_seven_seg_controller_sel_0))
                (portRef CE (instanceRef Inst_seven_seg_controller_sel_1))
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mmux_an11))
                (portRef I2 (instanceRef Inst_seven_seg_controller_Mmux_an21))
                (portRef I2 (instanceRef Inst_seven_seg_controller_Mmux_an31))
                (portRef O (instanceRef dispen_IBUF_renamed_11))
                (portRef I2 (instanceRef Inst_seven_seg_controller_Mmux_an41))
              )
            )
            (net (rename Inst_clock_divider_clk_1K_BUFG "Inst_clock_divider/clk_1K_BUFG")
              (joined
                (portRef C (instanceRef Inst_state_machine_CS_FSM_FFd1_renamed_2))
                (portRef C (instanceRef Inst_state_machine_CS_FSM_FFd3_renamed_3))
                (portRef C (instanceRef Inst_state_machine_CS_FSM_FFd2_renamed_4))
                (portRef C (instanceRef Inst_counter_cnt1_0))
                (portRef C (instanceRef Inst_counter_cnt1_1))
                (portRef C (instanceRef Inst_counter_cnt1_2))
                (portRef C (instanceRef Inst_counter_cnt1_3))
                (portRef C (instanceRef Inst_counter_cnt2_0))
                (portRef C (instanceRef Inst_counter_cnt2_1))
                (portRef C (instanceRef Inst_counter_cnt2_2))
                (portRef C (instanceRef Inst_counter_cnt2_3))
                (portRef C (instanceRef Inst_counter_cnt0_0))
                (portRef C (instanceRef Inst_counter_cnt0_1))
                (portRef C (instanceRef Inst_counter_cnt0_2))
                (portRef C (instanceRef Inst_counter_cnt0_3))
                (portRef C (instanceRef Inst_counter_cnt3_0))
                (portRef C (instanceRef Inst_counter_cnt3_1))
                (portRef C (instanceRef Inst_counter_cnt3_2))
                (portRef C (instanceRef Inst_counter_cnt3_3))
                (portRef C (instanceRef Inst_seven_seg_controller_sel_0))
                (portRef C (instanceRef Inst_seven_seg_controller_sel_1))
                (portRef O (instanceRef Inst_clock_divider_clk_1K_BUFG_renamed_49))
              )
            )
            (net time_en
              (joined
                (portRef CE (instanceRef Inst_counter_cnt0_0))
                (portRef CE (instanceRef Inst_counter_cnt0_1))
                (portRef CE (instanceRef Inst_counter_cnt0_2))
                (portRef CE (instanceRef Inst_counter_cnt0_3))
                (portRef O (instanceRef Inst_state_machine_Mmux_time_en11))
              )
            )
            (net (rename Inst_counter_cnt3_3_ "Inst_counter/cnt3<3>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt3_3))
                (portRef I3 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_3_11))
                (portRef I0 (instanceRef Inst_counter_cnt3_3_dpot_renamed_46))
                (portRef I0 (instanceRef Inst_counter_cnt3_1_dpot_renamed_44))
              )
            )
            (net (rename Inst_counter_cnt3_2_ "Inst_counter/cnt3<2>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt3_2))
                (portRef I3 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_2_11))
                (portRef I0 (instanceRef Inst_counter_cnt3_2_dpot_renamed_45))
                (portRef I2 (instanceRef Inst_counter_cnt3_3_dpot_renamed_46))
                (portRef I1 (instanceRef Inst_counter_cnt3_1_dpot_renamed_44))
              )
            )
            (net (rename Inst_counter_cnt3_1_ "Inst_counter/cnt3<1>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt3_1))
                (portRef I3 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_1_11))
                (portRef I2 (instanceRef Inst_counter_cnt3_1_dpot_renamed_44))
                (portRef I3 (instanceRef Inst_counter_cnt3_2_dpot_renamed_45))
                (portRef I1 (instanceRef Inst_counter_cnt3_3_dpot_renamed_46))
              )
            )
            (net (rename Inst_counter_cnt3_0_ "Inst_counter/cnt3<0>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt3_0))
                (portRef I3 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_0_11))
                (portRef I2 (instanceRef Inst_counter_cnt3_2_dpot_renamed_45))
                (portRef I4 (instanceRef Inst_counter_cnt3_3_dpot_renamed_46))
                (portRef I0 (instanceRef Inst_counter_cnt3_0_dpot_renamed_48))
                (portRef I3 (instanceRef Inst_counter_cnt3_1_dpot_renamed_44))
              )
            )
            (net (rename Inst_counter_cnt2_3_ "Inst_counter/cnt2<3>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt2_3))
                (portRef I4 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_3_11))
                (portRef I3 (instanceRef Inst_counter_cnt3_en_0_1_rstpot_renamed_40))
                (portRef I0 (instanceRef Inst_counter_cnt2_3_dpot_renamed_43))
                (portRef I4 (instanceRef Inst_counter_cnt3_0_dpot_renamed_48))
                (portRef I0 (instanceRef Inst_counter_cnt2_1_dpot_renamed_41))
              )
            )
            (net (rename Inst_counter_cnt2_2_ "Inst_counter/cnt2<2>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt2_2))
                (portRef I4 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_2_11))
                (portRef I2 (instanceRef Inst_counter_cnt3_en_0_1_rstpot_renamed_40))
                (portRef I0 (instanceRef Inst_counter_cnt2_2_dpot_renamed_42))
                (portRef I2 (instanceRef Inst_counter_cnt2_3_dpot_renamed_43))
                (portRef I3 (instanceRef Inst_counter_cnt3_0_dpot_renamed_48))
                (portRef I1 (instanceRef Inst_counter_cnt2_1_dpot_renamed_41))
              )
            )
            (net (rename Inst_counter_cnt2_1_ "Inst_counter/cnt2<1>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt2_1))
                (portRef I4 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_1_11))
                (portRef I1 (instanceRef Inst_counter_cnt3_en_0_1_rstpot_renamed_40))
                (portRef I2 (instanceRef Inst_counter_cnt2_1_dpot_renamed_41))
                (portRef I3 (instanceRef Inst_counter_cnt2_2_dpot_renamed_42))
                (portRef I1 (instanceRef Inst_counter_cnt2_3_dpot_renamed_43))
                (portRef I2 (instanceRef Inst_counter_cnt3_0_dpot_renamed_48))
              )
            )
            (net (rename Inst_counter_cnt2_0_ "Inst_counter/cnt2<0>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt2_0))
                (portRef I4 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_0_11))
                (portRef I0 (instanceRef Inst_counter_cnt3_en_0_1_rstpot_renamed_40))
                (portRef I2 (instanceRef Inst_counter_cnt2_2_dpot_renamed_42))
                (portRef I4 (instanceRef Inst_counter_cnt2_3_dpot_renamed_43))
                (portRef I0 (instanceRef Inst_counter_cnt2_0_dpot_renamed_47))
                (portRef I1 (instanceRef Inst_counter_cnt3_0_dpot_renamed_48))
                (portRef I3 (instanceRef Inst_counter_cnt2_1_dpot_renamed_41))
              )
            )
            (net (rename Inst_counter_cnt1_3_ "Inst_counter/cnt1<3>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt1_3))
                (portRef I3 (instanceRef Inst_counter_Mcount_cnt1_xor_1_11))
                (portRef I0 (instanceRef Inst_counter_Mcount_cnt1_xor_3_11))
                (portRef I3 (instanceRef Inst_counter_cnt3_en_0_12))
                (portRef I2 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_3_11))
                (portRef I3 (instanceRef Inst_counter_cnt3_en_0_12_rstpot_renamed_39))
                (portRef I4 (instanceRef Inst_counter_cnt2_0_dpot_renamed_47))
              )
            )
            (net (rename Inst_counter_cnt1_2_ "Inst_counter/cnt1<2>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt1_2))
                (portRef I0 (instanceRef Inst_counter_Mcount_cnt1_xor_2_11))
                (portRef I2 (instanceRef Inst_counter_Mcount_cnt1_xor_1_11))
                (portRef I3 (instanceRef Inst_counter_Mcount_cnt1_xor_3_11))
                (portRef I2 (instanceRef Inst_counter_cnt3_en_0_12))
                (portRef I2 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_2_11))
                (portRef I2 (instanceRef Inst_counter_cnt3_en_0_12_rstpot_renamed_39))
                (portRef I3 (instanceRef Inst_counter_cnt2_0_dpot_renamed_47))
              )
            )
            (net (rename Inst_counter_cnt1_1_ "Inst_counter/cnt1<1>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt1_1))
                (portRef I2 (instanceRef Inst_counter_Mcount_cnt1_xor_2_11))
                (portRef I1 (instanceRef Inst_counter_Mcount_cnt1_xor_1_11))
                (portRef I2 (instanceRef Inst_counter_Mcount_cnt1_xor_3_11))
                (portRef I1 (instanceRef Inst_counter_cnt3_en_0_12))
                (portRef I2 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_1_11))
                (portRef I1 (instanceRef Inst_counter_cnt3_en_0_12_rstpot_renamed_39))
                (portRef I2 (instanceRef Inst_counter_cnt2_0_dpot_renamed_47))
              )
            )
            (net (rename Inst_counter_cnt1_0_ "Inst_counter/cnt1<0>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt1_0))
                (portRef I1 (instanceRef Inst_counter_Mcount_cnt1_xor_2_11))
                (portRef I0 (instanceRef Inst_counter_Mcount_cnt1_xor_1_11))
                (portRef I1 (instanceRef Inst_counter_Mcount_cnt1_xor_3_11))
                (portRef I0 (instanceRef Inst_counter_cnt3_en_0_12))
                (portRef I2 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_0_11))
                (portRef I0 (instanceRef Inst_counter_cnt3_en_0_12_rstpot_renamed_39))
                (portRef I1 (instanceRef Inst_counter_cnt2_0_dpot_renamed_47))
                (portRef I (instanceRef Inst_counter_Mcount_cnt1_xor_0_11_INV_0))
              )
            )
            (net (rename Inst_counter_cnt0_3_ "Inst_counter/cnt0<3>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt0_3))
                (portRef I3 (instanceRef Inst_counter_Mcount_cnt0_xor_1_11))
                (portRef I0 (instanceRef Inst_counter_Mcount_cnt0_xor_3_11))
                (portRef I5 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_3_11))
                (portRef I5 (instanceRef Inst_counter_cnt3_en_0_111))
              )
            )
            (net (rename Inst_counter_cnt0_2_ "Inst_counter/cnt0<2>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt0_2))
                (portRef I0 (instanceRef Inst_counter_Mcount_cnt0_xor_2_11))
                (portRef I2 (instanceRef Inst_counter_Mcount_cnt0_xor_1_11))
                (portRef I3 (instanceRef Inst_counter_Mcount_cnt0_xor_3_11))
                (portRef I5 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_2_11))
                (portRef I2 (instanceRef Inst_counter_cnt3_en_0_111))
              )
            )
            (net (rename Inst_counter_cnt0_1_ "Inst_counter/cnt0<1>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt0_1))
                (portRef I2 (instanceRef Inst_counter_Mcount_cnt0_xor_2_11))
                (portRef I1 (instanceRef Inst_counter_Mcount_cnt0_xor_1_11))
                (portRef I2 (instanceRef Inst_counter_Mcount_cnt0_xor_3_11))
                (portRef I5 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_1_11))
                (portRef I1 (instanceRef Inst_counter_cnt3_en_0_111))
              )
            )
            (net (rename Inst_counter_cnt0_0_ "Inst_counter/cnt0<0>")
              (joined
                (portRef Q (instanceRef Inst_counter_cnt0_0))
                (portRef I1 (instanceRef Inst_counter_Mcount_cnt0_xor_2_11))
                (portRef I0 (instanceRef Inst_counter_Mcount_cnt0_xor_1_11))
                (portRef I1 (instanceRef Inst_counter_Mcount_cnt0_xor_3_11))
                (portRef I5 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_0_11))
                (portRef I3 (instanceRef Inst_counter_cnt3_en_0_111))
                (portRef I (instanceRef Inst_counter_Mcount_cnt0_xor_0_11_INV_0))
              )
            )
            (net seg_7_OBUF
              (joined
                (portRef O (instanceRef Inst_seven_seg_controller_seg_7_1))
                (portRef I (instanceRef seg_7_OBUF_renamed_16))
              )
            )
            (net seg_6_OBUF
              (joined
                (portRef O (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_61))
                (portRef I (instanceRef seg_6_OBUF_renamed_17))
              )
            )
            (net seg_5_OBUF
              (joined
                (portRef O (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_51))
                (portRef I (instanceRef seg_5_OBUF_renamed_18))
              )
            )
            (net seg_4_OBUF
              (joined
                (portRef O (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_41))
                (portRef I (instanceRef seg_4_OBUF_renamed_19))
              )
            )
            (net seg_3_OBUF
              (joined
                (portRef I (instanceRef seg_3_OBUF_renamed_20))
                (portRef O (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_31))
              )
            )
            (net seg_2_OBUF
              (joined
                (portRef O (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_21))
                (portRef I (instanceRef seg_2_OBUF_renamed_21))
              )
            )
            (net seg_1_OBUF
              (joined
                (portRef O (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_111))
                (portRef I (instanceRef seg_1_OBUF_renamed_22))
              )
            )
            (net seg_0_OBUF
              (joined
                (portRef O (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_11))
                (portRef I (instanceRef seg_0_OBUF_renamed_23))
              )
            )
            (net an_3_OBUF
              (joined
                (portRef I (instanceRef an_3_OBUF_renamed_12))
                (portRef O (instanceRef Inst_seven_seg_controller_Mmux_an41))
              )
            )
            (net an_2_OBUF
              (joined
                (portRef O (instanceRef Inst_seven_seg_controller_Mmux_an31))
                (portRef I (instanceRef an_2_OBUF_renamed_13))
              )
            )
            (net an_1_OBUF
              (joined
                (portRef O (instanceRef Inst_seven_seg_controller_Mmux_an21))
                (portRef I (instanceRef an_1_OBUF_renamed_14))
              )
            )
            (net an_0_OBUF
              (joined
                (portRef O (instanceRef Inst_seven_seg_controller_Mmux_an11))
                (portRef I (instanceRef an_0_OBUF_renamed_15))
              )
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_cy_0__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_0__))
                (portRef DI (instanceRef Inst_clock_divider_Mcount_cnt_cy_1__))
                (portRef DI (instanceRef Inst_clock_divider_Mcount_cnt_cy_2__))
                (portRef DI (instanceRef Inst_clock_divider_Mcount_cnt_cy_3__))
                (portRef DI (instanceRef Inst_clock_divider_Mcount_cnt_cy_4__))
                (portRef DI (instanceRef Inst_clock_divider_Mcount_cnt_cy_5__))
                (portRef DI (instanceRef Inst_clock_divider_Mcount_cnt_cy_6__))
                (portRef DI (instanceRef Inst_clock_divider_Mcount_cnt_cy_7__))
                (portRef DI (instanceRef Inst_clock_divider_Mcount_cnt_cy_8__))
                (portRef DI (instanceRef Inst_clock_divider_Mcount_cnt_cy_9__))
                (portRef DI (instanceRef Inst_clock_divider_Mcount_cnt_cy_10__))
                (portRef DI (instanceRef Inst_clock_divider_Mcount_cnt_cy_11__))
                (portRef DI (instanceRef Inst_clock_divider_Mcount_cnt_cy_12__))
                (portRef DI (instanceRef Inst_clock_divider_Mcount_cnt_cy_13__))
                (portRef DI (instanceRef Inst_clock_divider_Mcount_cnt_cy_14__))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef DI (instanceRef Inst_clock_divider_Mcount_cnt_cy_0__))
              )
            )
            (net (rename Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o "Inst_clock_divider/GND_2_o_GND_2_o_equal_7_o")
              (joined
                (portRef CE (instanceRef Inst_clock_divider_clk_1K_renamed_1))
                (portRef O (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_4))
              )
            )
            (net (rename Inst_clock_divider_clk_1K_INV_3_o "Inst_clock_divider/clk_1K_INV_3_o")
              (joined
                (portRef D (instanceRef Inst_clock_divider_clk_1K_renamed_1))
                (portRef O (instanceRef Inst_clock_divider_clk_1K_INV_3_o1_INV_0))
              )
            )
            (net (rename Inst_clock_divider_cnt_0_ "Inst_clock_divider/cnt<0>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_0))
                (portRef I5 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_2_renamed_6))
                (portRef I (instanceRef Inst_clock_divider_Mcount_cnt_lut_0__INV_0))
              )
            )
            (net (rename Inst_clock_divider_cnt_1_ "Inst_clock_divider/cnt<1>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_1))
                (portRef I4 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_2_renamed_6))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_cy_1__rt_renamed_24))
              )
            )
            (net (rename Inst_clock_divider_cnt_2_ "Inst_clock_divider/cnt<2>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_2))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_cy_2__rt_renamed_25))
                (portRef I0 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_4))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_151))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_141))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_131))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_121))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_111))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_101))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_91))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_81))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_71))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_61))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_51))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_41))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_31))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_21))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_16))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_01))
              )
            )
            (net (rename Inst_clock_divider_cnt_3_ "Inst_clock_divider/cnt<3>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_3))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_cy_3__rt_renamed_26))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_151))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_141))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_131))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_121))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_111))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_101))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_91))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_81))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_71))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_61))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_51))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_41))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_31))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_21))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_16))
                (portRef I1 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_01))
                (portRef I1 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_4))
              )
            )
            (net (rename Inst_clock_divider_cnt_4_ "Inst_clock_divider/cnt<4>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_4))
                (portRef I0 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_2_renamed_6))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_cy_4__rt_renamed_27))
              )
            )
            (net (rename Inst_clock_divider_cnt_5_ "Inst_clock_divider/cnt<5>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_5))
                (portRef I1 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_2_renamed_6))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_cy_5__rt_renamed_28))
              )
            )
            (net (rename Inst_clock_divider_cnt_6_ "Inst_clock_divider/cnt<6>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_6))
                (portRef I1 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_1_renamed_5))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_cy_6__rt_renamed_29))
              )
            )
            (net (rename Inst_clock_divider_cnt_7_ "Inst_clock_divider/cnt<7>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_7))
                (portRef I2 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_2_renamed_6))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_cy_7__rt_renamed_30))
              )
            )
            (net (rename Inst_clock_divider_cnt_8_ "Inst_clock_divider/cnt<8>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_8))
                (portRef I0 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_1_renamed_5))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_cy_8__rt_renamed_31))
              )
            )
            (net (rename Inst_clock_divider_cnt_9_ "Inst_clock_divider/cnt<9>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_9))
                (portRef I4 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_1_renamed_5))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_cy_9__rt_renamed_32))
              )
            )
            (net (rename Inst_clock_divider_cnt_10_ "Inst_clock_divider/cnt<10>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_10))
                (portRef I3 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_2_renamed_6))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_cy_10__rt_renamed_33))
              )
            )
            (net (rename Inst_clock_divider_cnt_11_ "Inst_clock_divider/cnt<11>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_11))
                (portRef I1 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_3))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_cy_11__rt_renamed_34))
              )
            )
            (net (rename Inst_clock_divider_cnt_12_ "Inst_clock_divider/cnt<12>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_12))
                (portRef I0 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_3))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_cy_12__rt_renamed_35))
              )
            )
            (net (rename Inst_clock_divider_cnt_13_ "Inst_clock_divider/cnt<13>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_13))
                (portRef I2 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_3))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_cy_13__rt_renamed_36))
              )
            )
            (net (rename Inst_clock_divider_cnt_14_ "Inst_clock_divider/cnt<14>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_14))
                (portRef I3 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_1_renamed_5))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_cy_14__rt_renamed_37))
              )
            )
            (net (rename Inst_clock_divider_cnt_15_ "Inst_clock_divider/cnt<15>")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_cnt_15))
                (portRef I2 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_1_renamed_5))
                (portRef I0 (instanceRef Inst_clock_divider_Mcount_cnt_xor_15__rt_renamed_38))
              )
            )
            (net (rename Result_0_ "Result<0>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_0__))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_01))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_0 "Inst_clock_divider/Mcount_cnt_eqn_0")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_0))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_01))
              )
            )
            (net (rename Result_1_ "Result<1>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_1__))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_16))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_1 "Inst_clock_divider/Mcount_cnt_eqn_1")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_1))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_16))
              )
            )
            (net (rename Result_2_ "Result<2>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_2__))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_21))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_2 "Inst_clock_divider/Mcount_cnt_eqn_2")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_2))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_21))
              )
            )
            (net (rename Result_3_ "Result<3>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_3__))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_31))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_3 "Inst_clock_divider/Mcount_cnt_eqn_3")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_3))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_31))
              )
            )
            (net (rename Result_4_ "Result<4>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_4__))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_41))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_4 "Inst_clock_divider/Mcount_cnt_eqn_4")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_4))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_41))
              )
            )
            (net (rename Result_5_ "Result<5>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_5__))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_51))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_5 "Inst_clock_divider/Mcount_cnt_eqn_5")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_5))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_51))
              )
            )
            (net (rename Result_6_ "Result<6>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_6__))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_61))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_6 "Inst_clock_divider/Mcount_cnt_eqn_6")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_6))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_61))
              )
            )
            (net (rename Result_7_ "Result<7>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_7__))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_71))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_7 "Inst_clock_divider/Mcount_cnt_eqn_7")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_7))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_71))
              )
            )
            (net (rename Result_8_ "Result<8>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_8__))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_81))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_8 "Inst_clock_divider/Mcount_cnt_eqn_8")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_8))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_81))
              )
            )
            (net (rename Result_9_ "Result<9>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_9__))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_91))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_9 "Inst_clock_divider/Mcount_cnt_eqn_9")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_9))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_91))
              )
            )
            (net (rename Result_10_ "Result<10>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_10__))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_101))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_10 "Inst_clock_divider/Mcount_cnt_eqn_10")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_10))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_101))
              )
            )
            (net (rename Result_11_ "Result<11>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_11__))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_111))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_11 "Inst_clock_divider/Mcount_cnt_eqn_11")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_11))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_111))
              )
            )
            (net (rename Result_12_ "Result<12>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_12__))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_121))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_12 "Inst_clock_divider/Mcount_cnt_eqn_12")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_12))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_121))
              )
            )
            (net (rename Result_13_ "Result<13>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_13__))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_131))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_13 "Inst_clock_divider/Mcount_cnt_eqn_13")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_13))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_131))
              )
            )
            (net (rename Result_14_ "Result<14>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_14__))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_141))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_14 "Inst_clock_divider/Mcount_cnt_eqn_14")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_14))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_141))
              )
            )
            (net (rename Result_15_ "Result<15>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_15__))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_151))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_eqn_15 "Inst_clock_divider/Mcount_cnt_eqn_15")
              (joined
                (portRef D (instanceRef Inst_clock_divider_cnt_15))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_eqn_151))
              )
            )
            (net (rename Inst_state_machine_CS_FSM_FFd3_In "Inst_state_machine/CS_FSM_FFd3-In")
              (joined
                (portRef D (instanceRef Inst_state_machine_CS_FSM_FFd3_renamed_3))
                (portRef O (instanceRef Inst_state_machine_CS_FSM_FFd3_In1))
              )
            )
            (net (rename Inst_state_machine_CS_FSM_FFd2_In "Inst_state_machine/CS_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef Inst_state_machine_CS_FSM_FFd2_renamed_4))
                (portRef O (instanceRef Inst_state_machine_CS_FSM_FFd2_In1))
              )
            )
            (net (rename Inst_state_machine_CS_FSM_FFd1_In "Inst_state_machine/CS_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef Inst_state_machine_CS_FSM_FFd1_renamed_2))
                (portRef O (instanceRef Inst_state_machine_CS_FSM_FFd1_In1))
              )
            )
            (net (rename Inst_state_machine_CS_FSM_FFd3 "Inst_state_machine/CS_FSM_FFd3")
              (joined
                (portRef Q (instanceRef Inst_state_machine_CS_FSM_FFd3_renamed_3))
                (portRef I0 (instanceRef Inst_state_machine_CS_FSM_FFd2_In1))
                (portRef I0 (instanceRef Inst_state_machine_CS_FSM_FFd1_In1))
                (portRef I1 (instanceRef Inst_state_machine_Mmux_time_en11))
                (portRef I1 (instanceRef Inst_state_machine_CS_FSM_FFd3_In1))
                (portRef I0 (instanceRef Inst_counter_cnt3_en_0_111))
              )
            )
            (net (rename Inst_state_machine_CS_FSM_FFd2 "Inst_state_machine/CS_FSM_FFd2")
              (joined
                (portRef Q (instanceRef Inst_state_machine_CS_FSM_FFd2_renamed_4))
                (portRef I2 (instanceRef Inst_state_machine_CS_FSM_FFd2_In1))
                (portRef I1 (instanceRef Inst_state_machine_CS_FSM_FFd1_In1))
                (portRef I0 (instanceRef Inst_state_machine_CS_FSM_FFd3_In1))
              )
            )
            (net (rename Inst_state_machine_CS_FSM_FFd1 "Inst_state_machine/CS_FSM_FFd1")
              (joined
                (portRef Q (instanceRef Inst_state_machine_CS_FSM_FFd1_renamed_2))
                (portRef I1 (instanceRef Inst_state_machine_CS_FSM_FFd2_In1))
                (portRef I2 (instanceRef Inst_state_machine_CS_FSM_FFd1_In1))
                (portRef I3 (instanceRef Inst_state_machine_CS_FSM_FFd3_In1))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_lut_0_ "Inst_clock_divider/Mcount_cnt_lut<0>")
              (joined
                (portRef S (instanceRef Inst_clock_divider_Mcount_cnt_cy_0__))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_0__))
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_lut_0__INV_0))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_0_ "Inst_clock_divider/Mcount_cnt_cy<0>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_0__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_cy_1__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_1__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_1_ "Inst_clock_divider/Mcount_cnt_cy<1>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_1__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_cy_2__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_2__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_2_ "Inst_clock_divider/Mcount_cnt_cy<2>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_2__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_cy_3__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_3__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_3_ "Inst_clock_divider/Mcount_cnt_cy<3>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_3__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_cy_4__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_4__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_4_ "Inst_clock_divider/Mcount_cnt_cy<4>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_4__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_cy_5__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_5__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_5_ "Inst_clock_divider/Mcount_cnt_cy<5>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_5__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_cy_6__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_6__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_6_ "Inst_clock_divider/Mcount_cnt_cy<6>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_6__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_cy_7__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_7__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_7_ "Inst_clock_divider/Mcount_cnt_cy<7>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_7__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_cy_8__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_8__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_8_ "Inst_clock_divider/Mcount_cnt_cy<8>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_8__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_cy_9__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_9__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_9_ "Inst_clock_divider/Mcount_cnt_cy<9>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_9__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_cy_10__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_10__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_10_ "Inst_clock_divider/Mcount_cnt_cy<10>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_10__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_cy_11__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_11__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_11_ "Inst_clock_divider/Mcount_cnt_cy<11>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_11__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_cy_12__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_12__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_12_ "Inst_clock_divider/Mcount_cnt_cy<12>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_12__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_cy_13__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_13__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_13_ "Inst_clock_divider/Mcount_cnt_cy<13>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_13__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_cy_14__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_14__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_14_ "Inst_clock_divider/Mcount_cnt_cy<14>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_14__))
                (portRef CI (instanceRef Inst_clock_divider_Mcount_cnt_xor_15__))
              )
            )
            (net (rename Inst_counter_Mcount_cnt03 "Inst_counter/Mcount_cnt03")
              (joined
                (portRef D (instanceRef Inst_counter_cnt0_3))
                (portRef O (instanceRef Inst_counter_Mcount_cnt0_xor_3_11))
              )
            )
            (net (rename Inst_counter_Mcount_cnt02 "Inst_counter/Mcount_cnt02")
              (joined
                (portRef D (instanceRef Inst_counter_cnt0_2))
                (portRef O (instanceRef Inst_counter_Mcount_cnt0_xor_2_11))
              )
            )
            (net (rename Inst_counter_Mcount_cnt01 "Inst_counter/Mcount_cnt01")
              (joined
                (portRef D (instanceRef Inst_counter_cnt0_1))
                (portRef O (instanceRef Inst_counter_Mcount_cnt0_xor_1_11))
              )
            )
            (net (rename Inst_counter_Mcount_cnt0 "Inst_counter/Mcount_cnt0")
              (joined
                (portRef D (instanceRef Inst_counter_cnt0_0))
                (portRef O (instanceRef Inst_counter_Mcount_cnt0_xor_0_11_INV_0))
              )
            )
            (net (rename Inst_counter_Mcount_cnt13 "Inst_counter/Mcount_cnt13")
              (joined
                (portRef D (instanceRef Inst_counter_cnt1_3))
                (portRef O (instanceRef Inst_counter_Mcount_cnt1_xor_3_11))
              )
            )
            (net (rename Inst_counter_Mcount_cnt12 "Inst_counter/Mcount_cnt12")
              (joined
                (portRef D (instanceRef Inst_counter_cnt1_2))
                (portRef O (instanceRef Inst_counter_Mcount_cnt1_xor_2_11))
              )
            )
            (net (rename Inst_counter_Mcount_cnt11 "Inst_counter/Mcount_cnt11")
              (joined
                (portRef D (instanceRef Inst_counter_cnt1_1))
                (portRef O (instanceRef Inst_counter_Mcount_cnt1_xor_1_11))
              )
            )
            (net (rename Inst_counter_Mcount_cnt1 "Inst_counter/Mcount_cnt1")
              (joined
                (portRef D (instanceRef Inst_counter_cnt1_0))
                (portRef O (instanceRef Inst_counter_Mcount_cnt1_xor_0_11_INV_0))
              )
            )
            (net (rename Inst_counter_cnt2_en "Inst_counter/cnt2_en")
              (joined
                (portRef O (instanceRef Inst_counter_cnt3_en_0_12))
                (portRef CE (instanceRef Inst_counter_cnt3_0))
                (portRef CE (instanceRef Inst_counter_cnt3_1))
                (portRef CE (instanceRef Inst_counter_cnt3_2))
                (portRef CE (instanceRef Inst_counter_cnt3_3))
              )
            )
            (net (rename Inst_counter_cnt1_en "Inst_counter/cnt1_en")
              (joined
                (portRef CE (instanceRef Inst_counter_cnt1_0))
                (portRef CE (instanceRef Inst_counter_cnt1_1))
                (portRef CE (instanceRef Inst_counter_cnt1_2))
                (portRef CE (instanceRef Inst_counter_cnt1_3))
                (portRef I4 (instanceRef Inst_counter_cnt3_en_0_12))
                (portRef CE (instanceRef Inst_counter_cnt2_0))
                (portRef CE (instanceRef Inst_counter_cnt2_1))
                (portRef CE (instanceRef Inst_counter_cnt2_2))
                (portRef CE (instanceRef Inst_counter_cnt2_3))
                (portRef O (instanceRef Inst_counter_cnt3_en_0_111))
              )
            )
            (net (rename Inst_seven_seg_controller_sel_1_ "Inst_seven_seg_controller/sel<1>")
              (joined
                (portRef Q (instanceRef Inst_seven_seg_controller_sel_1))
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_3_11))
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_2_11))
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_1_11))
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_0_11))
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mcount_sel_xor_1_11))
                (portRef I2 (instanceRef Inst_seven_seg_controller_Mmux_an11))
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mmux_an21))
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mmux_an31))
                (portRef I1 (instanceRef Inst_seven_seg_controller_seg_7_1))
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mmux_an41))
              )
            )
            (net (rename Inst_seven_seg_controller_sel_0_ "Inst_seven_seg_controller/sel<0>")
              (joined
                (portRef Q (instanceRef Inst_seven_seg_controller_sel_0))
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_3_11))
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_2_11))
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_1_11))
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_0_11))
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mcount_sel_xor_1_11))
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mmux_an11))
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mmux_an21))
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mmux_an31))
                (portRef I0 (instanceRef Inst_seven_seg_controller_seg_7_1))
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mmux_an41))
                (portRef I (instanceRef Inst_seven_seg_controller_Mcount_sel_xor_0_11_INV_0))
              )
            )
            (net (rename Inst_seven_seg_controller_Result_1_ "Inst_seven_seg_controller/Result<1>")
              (joined
                (portRef D (instanceRef Inst_seven_seg_controller_sel_1))
                (portRef O (instanceRef Inst_seven_seg_controller_Mcount_sel_xor_1_11))
              )
            )
            (net (rename Inst_seven_seg_controller_Result_0_ "Inst_seven_seg_controller/Result<0>")
              (joined
                (portRef D (instanceRef Inst_seven_seg_controller_sel_0))
                (portRef O (instanceRef Inst_seven_seg_controller_Mcount_sel_xor_0_11_INV_0))
              )
            )
            (net (rename Inst_seven_seg_controller_seg_dig_0_ "Inst_seven_seg_controller/seg_dig<0>")
              (joined
                (portRef I2 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_61))
                (portRef I3 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_111))
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_11))
                (portRef I3 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_21))
                (portRef O (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_0_11))
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_51))
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_41))
                (portRef I2 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_31))
              )
            )
            (net (rename Inst_seven_seg_controller_seg_dig_1_ "Inst_seven_seg_controller/seg_dig<1>")
              (joined
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_61))
                (portRef I2 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_111))
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_11))
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_21))
                (portRef O (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_1_11))
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_51))
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_41))
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_31))
              )
            )
            (net (rename Inst_seven_seg_controller_seg_dig_2_ "Inst_seven_seg_controller/seg_dig<2>")
              (joined
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_61))
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_111))
                (portRef I2 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_11))
                (portRef I2 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_21))
                (portRef O (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_2_11))
                (portRef I2 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_51))
                (portRef I2 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_41))
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_31))
              )
            )
            (net (rename Inst_seven_seg_controller_seg_dig_3_ "Inst_seven_seg_controller/seg_dig<3>")
              (joined
                (portRef I3 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_61))
                (portRef I1 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_111))
                (portRef I3 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_11))
                (portRef I0 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_21))
                (portRef O (instanceRef Inst_seven_seg_controller_Mmux_seg_dig_3_11))
                (portRef I3 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_51))
                (portRef I3 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_41))
                (portRef I3 (instanceRef Inst_seven_seg_controller_Mram__n0049_0_6_31))
              )
            )
            (net (rename Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_renamed_0_15_ "Inst_clock_divider/GND_2_o_GND_2_o_equal_7_o<15>")
              (joined
                (portRef O (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_1_renamed_5))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_151))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_141))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_131))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_121))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_111))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_101))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_91))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_81))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_71))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_61))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_51))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_41))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_31))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_21))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_16))
                (portRef I3 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_4))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_01))
              )
            )
            (net (rename Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_1 "Inst_clock_divider/GND_2_o_GND_2_o_equal_7_o<15>1")
              (joined
                (portRef O (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_2_renamed_6))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_151))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_141))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_131))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_121))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_111))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_101))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_91))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_81))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_71))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_61))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_51))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_41))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_31))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_21))
                (portRef I4 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_16))
                (portRef I4 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_4))
                (portRef I5 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_01))
              )
            )
            (net (rename Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_2 "Inst_clock_divider/GND_2_o_GND_2_o_equal_7_o<15>2")
              (joined
                (portRef O (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_3))
                (portRef I2 (instanceRef Inst_clock_divider_GND_2_o_GND_2_o_equal_7_o_15_4))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_151))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_141))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_131))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_121))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_111))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_101))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_91))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_81))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_71))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_61))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_51))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_41))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_31))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_21))
                (portRef I2 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_16))
                (portRef I3 (instanceRef Inst_clock_divider_Mcount_cnt_eqn_01))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_50))
              )
            )
            (net rst
              (joined
                (portRef rst)
                (portRef I (instanceRef rst_IBUF_renamed_7))
              )
            )
            (net start
              (joined
                (portRef start)
                (portRef I (instanceRef start_IBUF_renamed_8))
              )
            )
            (net stop
              (joined
                (portRef stop)
                (portRef I (instanceRef stop_IBUF_renamed_9))
              )
            )
            (net inc
              (joined
                (portRef inc)
                (portRef I (instanceRef inc_IBUF_renamed_10))
              )
            )
            (net dispen
              (joined
                (portRef dispen)
                (portRef I (instanceRef dispen_IBUF_renamed_11))
              )
            )
            (net (rename an_3_ "an<3>")
              (joined
                (portRef (member an 0))
                (portRef O (instanceRef an_3_OBUF_renamed_12))
              )
            )
            (net (rename an_2_ "an<2>")
              (joined
                (portRef (member an 1))
                (portRef O (instanceRef an_2_OBUF_renamed_13))
              )
            )
            (net (rename an_1_ "an<1>")
              (joined
                (portRef (member an 2))
                (portRef O (instanceRef an_1_OBUF_renamed_14))
              )
            )
            (net (rename an_0_ "an<0>")
              (joined
                (portRef (member an 3))
                (portRef O (instanceRef an_0_OBUF_renamed_15))
              )
            )
            (net (rename seg_7_ "seg<7>")
              (joined
                (portRef (member seg 0))
                (portRef O (instanceRef seg_7_OBUF_renamed_16))
              )
            )
            (net (rename seg_6_ "seg<6>")
              (joined
                (portRef (member seg 1))
                (portRef O (instanceRef seg_6_OBUF_renamed_17))
              )
            )
            (net (rename seg_5_ "seg<5>")
              (joined
                (portRef (member seg 2))
                (portRef O (instanceRef seg_5_OBUF_renamed_18))
              )
            )
            (net (rename seg_4_ "seg<4>")
              (joined
                (portRef (member seg 3))
                (portRef O (instanceRef seg_4_OBUF_renamed_19))
              )
            )
            (net (rename seg_3_ "seg<3>")
              (joined
                (portRef (member seg 4))
                (portRef O (instanceRef seg_3_OBUF_renamed_20))
              )
            )
            (net (rename seg_2_ "seg<2>")
              (joined
                (portRef (member seg 5))
                (portRef O (instanceRef seg_2_OBUF_renamed_21))
              )
            )
            (net (rename seg_1_ "seg<1>")
              (joined
                (portRef (member seg 6))
                (portRef O (instanceRef seg_1_OBUF_renamed_22))
              )
            )
            (net (rename seg_0_ "seg<0>")
              (joined
                (portRef (member seg 7))
                (portRef O (instanceRef seg_0_OBUF_renamed_23))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_1__rt "Inst_clock_divider/Mcount_cnt_cy<1>_rt")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_1__rt_renamed_24))
                (portRef S (instanceRef Inst_clock_divider_Mcount_cnt_cy_1__))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_1__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_2__rt "Inst_clock_divider/Mcount_cnt_cy<2>_rt")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_2__rt_renamed_25))
                (portRef S (instanceRef Inst_clock_divider_Mcount_cnt_cy_2__))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_2__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_3__rt "Inst_clock_divider/Mcount_cnt_cy<3>_rt")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_3__rt_renamed_26))
                (portRef S (instanceRef Inst_clock_divider_Mcount_cnt_cy_3__))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_3__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_4__rt "Inst_clock_divider/Mcount_cnt_cy<4>_rt")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_4__rt_renamed_27))
                (portRef S (instanceRef Inst_clock_divider_Mcount_cnt_cy_4__))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_4__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_5__rt "Inst_clock_divider/Mcount_cnt_cy<5>_rt")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_5__rt_renamed_28))
                (portRef S (instanceRef Inst_clock_divider_Mcount_cnt_cy_5__))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_5__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_6__rt "Inst_clock_divider/Mcount_cnt_cy<6>_rt")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_6__rt_renamed_29))
                (portRef S (instanceRef Inst_clock_divider_Mcount_cnt_cy_6__))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_6__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_7__rt "Inst_clock_divider/Mcount_cnt_cy<7>_rt")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_7__rt_renamed_30))
                (portRef S (instanceRef Inst_clock_divider_Mcount_cnt_cy_7__))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_7__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_8__rt "Inst_clock_divider/Mcount_cnt_cy<8>_rt")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_8__rt_renamed_31))
                (portRef S (instanceRef Inst_clock_divider_Mcount_cnt_cy_8__))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_8__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_9__rt "Inst_clock_divider/Mcount_cnt_cy<9>_rt")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_9__rt_renamed_32))
                (portRef S (instanceRef Inst_clock_divider_Mcount_cnt_cy_9__))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_9__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_10__rt "Inst_clock_divider/Mcount_cnt_cy<10>_rt")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_10__rt_renamed_33))
                (portRef S (instanceRef Inst_clock_divider_Mcount_cnt_cy_10__))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_10__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_11__rt "Inst_clock_divider/Mcount_cnt_cy<11>_rt")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_11__rt_renamed_34))
                (portRef S (instanceRef Inst_clock_divider_Mcount_cnt_cy_11__))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_11__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_12__rt "Inst_clock_divider/Mcount_cnt_cy<12>_rt")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_12__rt_renamed_35))
                (portRef S (instanceRef Inst_clock_divider_Mcount_cnt_cy_12__))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_12__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_13__rt "Inst_clock_divider/Mcount_cnt_cy<13>_rt")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_13__rt_renamed_36))
                (portRef S (instanceRef Inst_clock_divider_Mcount_cnt_cy_13__))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_13__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_cy_14__rt "Inst_clock_divider/Mcount_cnt_cy<14>_rt")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_cy_14__rt_renamed_37))
                (portRef S (instanceRef Inst_clock_divider_Mcount_cnt_cy_14__))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_14__))
              )
            )
            (net (rename Inst_clock_divider_Mcount_cnt_xor_15__rt "Inst_clock_divider/Mcount_cnt_xor<15>_rt")
              (joined
                (portRef O (instanceRef Inst_clock_divider_Mcount_cnt_xor_15__rt_renamed_38))
                (portRef LI (instanceRef Inst_clock_divider_Mcount_cnt_xor_15__))
              )
            )
            (net (rename Inst_counter_cnt3_en_0_12_rstpot "Inst_counter/cnt3_en<0>12_rstpot")
              (joined
                (portRef O (instanceRef Inst_counter_cnt3_en_0_12_rstpot_renamed_39))
                (portRef I1 (instanceRef Inst_counter_cnt2_2_dpot_renamed_42))
                (portRef I3 (instanceRef Inst_counter_cnt2_3_dpot_renamed_43))
                (portRef I4 (instanceRef Inst_counter_cnt2_1_dpot_renamed_41))
              )
            )
            (net (rename Inst_counter_cnt2_0_dpot "Inst_counter/cnt2_0_dpot")
              (joined
                (portRef D (instanceRef Inst_counter_cnt2_0))
                (portRef O (instanceRef Inst_counter_cnt2_0_dpot_renamed_47))
              )
            )
            (net (rename Inst_counter_cnt2_1_dpot "Inst_counter/cnt2_1_dpot")
              (joined
                (portRef D (instanceRef Inst_counter_cnt2_1))
                (portRef O (instanceRef Inst_counter_cnt2_1_dpot_renamed_41))
              )
            )
            (net (rename Inst_counter_cnt2_2_dpot "Inst_counter/cnt2_2_dpot")
              (joined
                (portRef D (instanceRef Inst_counter_cnt2_2))
                (portRef O (instanceRef Inst_counter_cnt2_2_dpot_renamed_42))
              )
            )
            (net (rename Inst_counter_cnt2_3_dpot "Inst_counter/cnt2_3_dpot")
              (joined
                (portRef D (instanceRef Inst_counter_cnt2_3))
                (portRef O (instanceRef Inst_counter_cnt2_3_dpot_renamed_43))
              )
            )
            (net (rename Inst_counter_cnt3_en_0_1_rstpot "Inst_counter/cnt3_en<0>1_rstpot")
              (joined
                (portRef O (instanceRef Inst_counter_cnt3_en_0_1_rstpot_renamed_40))
                (portRef I1 (instanceRef Inst_counter_cnt3_2_dpot_renamed_45))
                (portRef I3 (instanceRef Inst_counter_cnt3_3_dpot_renamed_46))
                (portRef I4 (instanceRef Inst_counter_cnt3_1_dpot_renamed_44))
              )
            )
            (net (rename Inst_counter_cnt3_0_dpot "Inst_counter/cnt3_0_dpot")
              (joined
                (portRef D (instanceRef Inst_counter_cnt3_0))
                (portRef O (instanceRef Inst_counter_cnt3_0_dpot_renamed_48))
              )
            )
            (net (rename Inst_counter_cnt3_1_dpot "Inst_counter/cnt3_1_dpot")
              (joined
                (portRef D (instanceRef Inst_counter_cnt3_1))
                (portRef O (instanceRef Inst_counter_cnt3_1_dpot_renamed_44))
              )
            )
            (net (rename Inst_counter_cnt3_2_dpot "Inst_counter/cnt3_2_dpot")
              (joined
                (portRef D (instanceRef Inst_counter_cnt3_2))
                (portRef O (instanceRef Inst_counter_cnt3_2_dpot_renamed_45))
              )
            )
            (net (rename Inst_counter_cnt3_3_dpot "Inst_counter/cnt3_3_dpot")
              (joined
                (portRef D (instanceRef Inst_counter_cnt3_3))
                (portRef O (instanceRef Inst_counter_cnt3_3_dpot_renamed_46))
              )
            )
            (net (rename Inst_clock_divider_clk_1K "Inst_clock_divider/clk_1K")
              (joined
                (portRef Q (instanceRef Inst_clock_divider_clk_1K_renamed_1))
                (portRef I (instanceRef Inst_clock_divider_clk_1K_BUFG_renamed_49))
                (portRef I (instanceRef Inst_clock_divider_clk_1K_INV_3_o1_INV_0))
              )
            )
          )
      )
    )
  )

  (design main
    (cellRef main
      (libraryRef main_lib)
    )
    (property PART (string "xc7a100t-3-csg324") (owner "Xilinx"))
  )
)

