#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jul 15 20:26:42 2024
# Process ID: 7068
# Current directory: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/makePatches_ShadowQuilt_fromEdges/xsim_script.tcl}
# Log file: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/makePatches_ShadowQuilt_fromEdges/xsim_script.tcl
# xsim {makePatches_ShadowQuilt_fromEdges} -view {{makePatches_ShadowQuilt_fromEdges_dataflow_ana.wcfg}} -tclbatch {makePatches_ShadowQuilt_fromEdges.tcl} -protoinst {makePatches_ShadowQuilt_fromEdges.protoinst}
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file makePatches_ShadowQuilt_fromEdges.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_makePatches_ShadowQuilt_fromEdges_top/AESL_inst_makePatches_ShadowQuilt_fromEdges//AESL_inst_makePatches_ShadowQuilt_fromEdges_activity
WARNING: [Wavedata 42-559] Protocol instance "/apatb_makePatches_ShadowQuilt_fromEdges_top/AESL_inst_makePatches_ShadowQuilt_fromEdges//AESL_inst_makePatches_ShadowQuilt_fromEdges_activity" was created but is non-functional for the following reason(s):
Couldn't find port object "ap_clk" for protocol analyzer port "AP_CLK".
Couldn't find port object "ap_rst" for protocol analyzer port "AP_RESET".
Protocol instance has no valid analyzer.  Please configure the protocol instance again.

Time resolution is 1 ps
open_wave_config makePatches_ShadowQuilt_fromEdges_dataflow_ana.wcfg
WARNING: [Wavedata 42-572] Protocol instance "/apatb_makePatches_ShadowQuilt_fromEdges_top/AESL_inst_makePatches_ShadowQuilt_fromEdges/AESL_inst_makePatches_ShadowQuilt_fromEdges_activity" is non-functional for the following reason(s):
Protocol instance has no valid analyzer.  Please configure the protocol instance again.

WARNING: [Wavedata 42-572] Protocol instance "/apatb_makePatches_ShadowQuilt_fromEdges_top/AESL_inst_makePatches_ShadowQuilt_fromEdges/AESL_inst_makePatches_ShadowQuilt_fromEdges_activity" is non-functional for the following reason(s):
Protocol instance has no valid analyzer.  Please configure the protocol instance again.

source makePatches_ShadowQuilt_fromEdges.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set n_patches_group [add_wave_group n_patches(wire) -into $coutputgroup]
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/AESL_inst_makePatches_ShadowQuilt_fromEdges/n_patches_ap_vld -into $n_patches_group -color #ffff00 -radix hex
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/AESL_inst_makePatches_ShadowQuilt_fromEdges/n_patches -into $n_patches_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set leftRight_group [add_wave_group leftRight(wire) -into $cinputgroup]
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/AESL_inst_makePatches_ShadowQuilt_fromEdges/leftRight -into $leftRight_group -radix hex
## set ppl_group [add_wave_group ppl(wire) -into $cinputgroup]
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/AESL_inst_makePatches_ShadowQuilt_fromEdges/ppl -into $ppl_group -radix hex
## set stop_group [add_wave_group stop(wire) -into $cinputgroup]
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/AESL_inst_makePatches_ShadowQuilt_fromEdges/stop -into $stop_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/AESL_inst_makePatches_ShadowQuilt_fromEdges/ap_start -into $blocksiggroup
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/AESL_inst_makePatches_ShadowQuilt_fromEdges/ap_done -into $blocksiggroup
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/AESL_inst_makePatches_ShadowQuilt_fromEdges/ap_idle -into $blocksiggroup
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/AESL_inst_makePatches_ShadowQuilt_fromEdges/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/LENGTH_stop -into $tb_portdepth_group -radix hex
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/LENGTH_ppl -into $tb_portdepth_group -radix hex
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/LENGTH_leftRight -into $tb_portdepth_group -radix hex
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/LENGTH_n_patches -into $tb_portdepth_group -radix hex
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/LENGTH_GDarray -into $tb_portdepth_group -radix hex
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/LENGTH_GDn_points -into $tb_portdepth_group -radix hex
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/LENGTH_patches_superpoints -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_n_patches_group [add_wave_group n_patches(wire) -into $tbcoutputgroup]
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/n_patches_ap_vld -into $tb_n_patches_group -color #ffff00 -radix hex
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/n_patches -into $tb_n_patches_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_leftRight_group [add_wave_group leftRight(wire) -into $tbcinputgroup]
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/leftRight -into $tb_leftRight_group -radix hex
## set tb_ppl_group [add_wave_group ppl(wire) -into $tbcinputgroup]
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/ppl -into $tb_ppl_group -radix hex
## set tb_stop_group [add_wave_group stop(wire) -into $tbcinputgroup]
## add_wave /apatb_makePatches_ShadowQuilt_fromEdges_top/stop -into $tb_stop_group -radix hex
## save_wave_config makePatches_ShadowQuilt_fromEdges.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "145000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 185 ns : File "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/sim/verilog/makePatches_ShadowQuilt_fromEdges.autotb.v" Line 352
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jul 15 20:26:49 2024...
