<!doctype html>
<html>
<head>
<title>QOS_IRQ_STATUS (DDR_QOS_CTRL) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_qos_ctrl.html")>DDR_QOS_CTRL Module</a> &gt; QOS_IRQ_STATUS (DDR_QOS_CTRL) Register</p><h1>QOS_IRQ_STATUS (DDR_QOS_CTRL) Register</h1>
<h2>QOS_IRQ_STATUS (DDR_QOS_CTRL) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>QOS_IRQ_STATUS</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000200</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD090200 (DDR_QOS_CTRL)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.</td></tr>
</table>
<p></p>
<h2>QOS_IRQ_STATUS (DDR_QOS_CTRL) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:11</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved for future use</td></tr>
<tr valign=top><td>DDRC_WR_POISON</td><td class="center">10</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Write poison interrupt status from DDRC. OR'd of Write poison interrupt from all XPIs. Program DDRC.POISONCFG.wr_poison_intr_en to enables/disables interrupts for write transaction poisoning. Use DDRC.POISONSTAT status register to find which XPI cause transaction poisoning.</td></tr>
<tr valign=top><td>DDRC_RD_POISON</td><td class="center"> 9</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Read poison interrupt status from DDRC. OR'd of Read poison from all XPIs. Program DDRC.POISONCFG.rd_poison_intr_en to enables/disables interrupts for read transaction poisoning. Use DDRC.POISONSTAT status register to find which XPI cause transaction poisoning.</td></tr>
<tr valign=top><td>MRR_DATA_VALID</td><td class="center"> 8</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>When asserted high, indicates that data on DDR_QOS_CTRL.DDRC_MRR_DATA* is valid.</td></tr>
<tr valign=top><td>PC_COPY_DONE</td><td class="center"> 7</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Generate interrupt when copy happened in Performance Counters</td></tr>
<tr valign=top><td>DFI_ALT_ERR</td><td class="center"> 6</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>This interrupt is asserted when a parity or CRC error is detected on the DFI interface.</td></tr>
<tr valign=top><td>DFI_ALT_ERR_MAX</td><td class="center"> 5</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>This interrupt is asserted when the DDRC.CRCPARSTAT.dfi_alert_err_cnt reaches it maximum value, and the interrupt is enabled by DDRC.CRCPARCTL0.dfi_alert_err_int_en.</td></tr>
<tr valign=top><td>DFI_ALT_ERR_FTL</td><td class="center"> 4</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>This interrupt is asserted when a parity error due to MRS is detected on the DFI interface.</td></tr>
<tr valign=top><td>DFI_INIT_COMP</td><td class="center"> 3</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>PHY Initialization Complete Indication</td></tr>
<tr valign=top><td>DDRECC_UNCRERR</td><td class="center"> 2</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>When an uncorrectable ECC error is detected by DDRC</td></tr>
<tr valign=top><td>DDRECC_CORERR</td><td class="center"> 1</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>When a correctable ECC error is detected by DDRC</td></tr>
<tr valign=top><td>INV_APB</td><td class="center"> 0</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>APB (register) access occurs to an unimplemented space</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>