\hypertarget{_u_a_r_t0___p_d_d_8h}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+U\+A\+R\+T0\+\_\+\+P\+DD.h File Reference}
\label{_u_a_r_t0___p_d_d_8h}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
{\ttfamily \#include \char`\"{}P\+D\+D\+\_\+\+Types.\+h\char`\"{}}\newline
Include dependency graph for U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a702dace82288c5ecae24a86c8b01b654}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ER}~\hyperlink{group___u_a_r_t0___register___masks_ga57c06364890b354bb04a5f968fc95c42}{U\+A\+R\+T0\+\_\+\+C2\+\_\+\+T\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a0343ce18b9141f31a280c60bb98fc504}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE}~\hyperlink{group___u_a_r_t0___register___masks_ga8d9362d72300e5dcee78580a773b60c9}{U\+A\+R\+T0\+\_\+\+C2\+\_\+\+T\+C\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a2476689a63a5e4b12583578aa7bcf92b}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+E\+C\+E\+I\+V\+ER}~\hyperlink{group___u_a_r_t0___register___masks_ga9e2ddb43bcd4b9554e0c7a6fa0402efb}{U\+A\+R\+T0\+\_\+\+C2\+\_\+\+R\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a0607368cac7399b3931cf3f2de289a00}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I\+D\+LE}~\hyperlink{group___u_a_r_t0___register___masks_ga10be4cac887b9aa3c11bbfef25808578}{U\+A\+R\+T0\+\_\+\+C2\+\_\+\+I\+L\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ae84c4a62679972d0e99ca951b0f7abe2}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR}~\hyperlink{group___u_a_r_t0___register___masks_ga756c38b1457b21e8bc4c364f890b7390}{U\+A\+R\+T0\+\_\+\+C3\+\_\+\+P\+E\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ac9cd9ca6af34ac159ac68b8bfba97167}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+OR}~\hyperlink{group___u_a_r_t0___register___masks_gaa01da5d1e8dc6f89dc58c0104beba4b2}{U\+A\+R\+T0\+\_\+\+C3\+\_\+\+F\+E\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_aa9ecf7ac8d1310fe9eeb4a794bf31e68}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+O\+I\+S\+E\+\_\+\+E\+R\+R\+OR}~\hyperlink{group___u_a_r_t0___register___masks_ga44fe8fd48c0fac9eda6b76bba6174f45}{U\+A\+R\+T0\+\_\+\+C3\+\_\+\+N\+E\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a99bb0f87a195707cc2c7b73849f5287a}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+R\+R\+OR}~\hyperlink{group___u_a_r_t0___register___masks_ga728e7b520b1f4122c701a1fec02dce60}{U\+A\+R\+T0\+\_\+\+C3\+\_\+\+O\+R\+I\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_abe5bc326529ece3cdc0578a97d4e6d19}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+A\+T\+A\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t0___register___masks_ga54aac82fa657a6a49064908004abc80d}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+T\+D\+R\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a98f29e2ff42e62e272a6e064c4404e34}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t0___register___masks_ga0d63e21fc62457b6a441c82d0ed21980}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+T\+C\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ae441718ecb60bbc0dddbc24ef3220705}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+A\+T\+A\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t0___register___masks_gabfc8c446e35e26275bc966d2a9c50115}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+R\+D\+R\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_aa0ddb66d15cedd1c9234f026e35a2bc8}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t0___register___masks_gab6f26cdc2089161970bbd6d77daf345b}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+I\+D\+L\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a2c802b10db2dd2983387b3a79c1b89b6}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t0___register___masks_gafe263b65f56ebb135d82f6f380d92503}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+O\+R\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a21bb6bdb6e3379c7d564cbf21c9bda75}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+N\+O\+I\+S\+E\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t0___register___masks_ga8d428cf6cbd42d46556eb94a1ba90c96}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+N\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ac65fe69d6c9b687c83fddb36b9af8d97}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t0___register___masks_ga1c5be37bf4810fa33dc4a55ff08bb330}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+F\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_aed589480a402b36c56202228a9aeb134}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t0___register___masks_gaec8a65a2e60f3455e64b085accacb3ef}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+P\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a79b840f69ae1c81e1ac9bc183bf3fa62}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t0___register___masks_gac15518365f64c684798c3480deaf83f0}{U\+A\+R\+T0\+\_\+\+S2\+\_\+\+L\+B\+K\+D\+I\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a37133acb85d8116c90087de979e7eb45}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+D\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+E\+D\+G\+E\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t0___register___masks_gaa8912e7668721bb52173cf2d57d9a2df}{U\+A\+R\+T0\+\_\+\+S2\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a350d18e0555c033961b6065dd21701bc}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG}~\hyperlink{group___u_a_r_t0___register___masks_gad94f9eb4b442dddbafa335f05b46fb12}{U\+A\+R\+T0\+\_\+\+S2\+\_\+\+R\+A\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ae5a255a27038da2971abf1191aebdba6}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+1}~0U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_aed62fcd86b331ab8a84d6a5e38caa4a0}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+2}~0x20U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_aa264c8b5bb143fa6bb9b6f6ccb61728f}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL}~0U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a0b01a2819f77be678bfe0066a6f7db5b}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+L\+O\+C\+A\+L\+\_\+\+L\+O\+OP}~0x1U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a3e87ca77e3ebea79aa7f7216d4a6dde4}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+R\+X\+\_\+\+T\+O\+\_\+\+T\+X\+\_\+\+P\+IN}~0x2U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a6807bfd6c7643a23c55f9c1e349e4dbe}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+8}~0U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a364829fcf5d2ff1daaa56fe4b82efdf7}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+9}~0x1U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_aacb41852dcb7b0626eb69b67107ad988}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+10}~0x2U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a18a449c660251236e472e852a424b54d}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+I\+D\+L\+E\+\_\+\+L\+I\+NE}~0U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a10a6e0df4be8f8764909fe5fd5a024e2}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+RK}~0x8U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ab1cf3cea217f0331221814ef101881a5}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+B\+IT}~0U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ae1f1b4e38288121a6a9d4d5f8ab6c6b6}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT}~0x4U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_aca3f5d9ff0d3113d5676799831a9e620}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE}~0U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_af954534f74c1f8e52167eed16e183887}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}~0x2U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a6366f4abf1a817209723251b6b74cec8}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}~0x3U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a8438d4920a9ec5e45060bf7a7d3c6e08}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+N\+O\+R\+M\+AL}~0U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a125bb820965ebca19c71888914271c57}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+A\+N\+D\+BY}~0x2U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ad07eb0d789a3b23e95fabf66ca2177c4}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST}~0U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ac01bae6c935ee480b25f5e9289206218}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST}~0x20U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a564abcba68551695acf65b701af4e221}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+10\+\_\+11\+\_\+12\+\_\+\+B\+I\+TS}~0U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_adcf44e0386a9b0d65dddab624739fd18}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+13\+\_\+14\+\_\+\+B\+I\+TS}~0x4U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a052662b7173da95300a2ee5e7a396165}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+I\+N\+P\+UT}~0U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a0df4dd93819305b3c70e823aa0eb131e}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+O\+U\+T\+P\+UT}~0x20U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_abf66d4f78bbddc77acb6ca2feb000b83}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+9}~0U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a25aa962033da979657e3f1709be0b5aa}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+10}~0x20U
\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ac2916f4210bd913a9dc514b50d85bebf}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Stop\+Bit\+Length}(Peripheral\+Base,  Length)
\begin{DoxyCompactList}\small\item\em Sets the number of stop bits. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a9eacc03007380825c91335324f391839}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate}(Peripheral\+Base,  Baud\+Rate)
\begin{DoxyCompactList}\small\item\em Sets new baud rate value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ada427ca4032413cfdaabeef1a2955738}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+High\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads baud rate high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a9c7b4473d6b258219330a2d163129f59}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+High\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into baud rate high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ae44776a75f55433620a5fe8c3dfa2d65}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Low\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads baud rate low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_aa29d7979bf9d0f179894fad213ac6c2c}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Low\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into baud rate low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a9b3d905d3f0cc3636b31dab66cbc85c1}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Loop\+Mode}(Peripheral\+Base,  Loop\+Mode)
\begin{DoxyCompactList}\small\item\em Selects the loop mode operation. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a2c53c5d09f8b7877cd8f1cbc773b01b5}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables operate in wait mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a0b42ae7a677c547f35eca9aeb2a6137b}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Width}(Peripheral\+Base,  Width)
\begin{DoxyCompactList}\small\item\em Sets the communication width. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_afdd1f56f86e9918807a2f50261da5940}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Condition}(Peripheral\+Base,  Condition)
\begin{DoxyCompactList}\small\item\em Sets the wake-\/up condition. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ab418668b9852e792de9f666f82ac02ef}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Select\+Idle\+Line\+Type}(Peripheral\+Base,  Type)
\begin{DoxyCompactList}\small\item\em Sets the idle line type, it determines when the receiver starts counting logic 1s as idle character bits. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_adef16c78496c80492e732beb342e7d1e}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Parity}(Peripheral\+Base,  Parity)
\begin{DoxyCompactList}\small\item\em Sets a communication parity type. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a75f88ba478249b95d42069f432c06249}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Enables interrupts specified by the Mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a5cebf27cb08985af5f06b5ee5082fa93}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Disables interrupts specified by the Mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ae30d08ca540a31aae0e18de4906a7642}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Interrupt\+Mask}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Gets the status of the transmiter complete interrupt enable bit. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a353cd4579f67e1f49216f9f34cd5001b}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables U\+A\+RT transmitter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a1913b94089d01c7e406799886c909e0e}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables U\+A\+RT receiver. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a629438468752f9e3c53ace6a7f64a633}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Receiver\+Power\+State}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Places the receiver in a standby state where it waits for automatic hardware detection of a selected wakeup condition. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_aec8ae67aa61f7109925bdd3f42d3e885}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Break}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Set the break signal. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ad6564bd23a0876ef96e9a5bb2d3f0eaa}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Break}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Clears the break signal. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_acc7190277dfb3b0faa0f6e81f3934e46}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Send\+Break}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Send the break character. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_af048e5560d98d5a6788eaa70a8573c52}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads control 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a244064741792bc34658674184774310b}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into control 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a294d5e954d6b06013e7c0e4fb90adf5b}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Flags}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the value of the status 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ab3ae859a84f2dfb24055282ebb1fbbf4}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears the interrupt status flags specified by the Mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a6151e9c267e2aa7cb3f7946d9be97f1d}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Gets the status of the transmiter complete interrupt flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a05878372bbd6cfa5b8550ef93af6a9bf}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Status\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the interrupt status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a03b390c8c0ff24da73cda9c7595a5a90}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Break}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a51fedebb6df6306cc193d371ddfe8c4c}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads status 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ad0d2989f7a6aac8b6485bf72167f2a3f}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Status1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into status 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a9dcab93caa1f474cf44c63dc5a8cb75f}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Flags}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the flags of the status 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a82aee6d3aa68982b4889683aa181b092}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status2\+Flags}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears the flags of the status 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_af8f4e0d3f892fed48089c69adabac41e}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order}(Peripheral\+Base,  Order)
\begin{DoxyCompactList}\small\item\em Sets the U\+A\+RT data shift order. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a5c0874a9be4acd7b67ebddaf10a2ca4a}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Data\+Inversion}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables receive data inversion. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a0c5108b2024514946bf5a35b95f22052}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Wakeup\+Idle\+Detect}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables receive wakeup idle detect. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a1ca7d60d69cc86f0da8ac63d86855ddb}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Break\+Length}(Peripheral\+Base,  Length)
\begin{DoxyCompactList}\small\item\em Sets the break transmit character length. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a9550646b0055df6ab56ff1bd8e514c0d}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Longer\+Character\+Detection}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables L\+IN break detection for longer character. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a0216a7a169f271a727dd5a3429c9b654}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads status 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a6c1fa936e97c591614e7b4950d3c64cd}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Status2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into status 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_aec94d631b7b84f1cd03b1dfd8f50e8e4}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+Bit}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the 9th bit of the character from the receive buffer shifted to its bit position (9th). Must be called prior to calling Get\+Char8 to read the whole 9-\/bit character. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a1f298a883be5724990607765722450e0}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char9}(Peripheral\+Base,  Char)
\begin{DoxyCompactList}\small\item\em Puts 9-\/bits character into the transmit buffer. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_af397449dc8a94524eeace871b440ab7d}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char10}(Peripheral\+Base,  Char)
\begin{DoxyCompactList}\small\item\em Puts 10-\/bits character into the transmit buffer. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ab4cb9098b396507b761f274005402ad2}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+To10th\+Bit}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the 9th and 10th bit of the character from the receive buffer shifted to their bit positions (9th and 10th). Must be called prior to calling Get\+Char8 to read the whole 10-\/bit character. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ae7727f6d58af5f38a60165d70de2e07d}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Pin\+Data\+Direction}(Peripheral\+Base,  Direction)
\begin{DoxyCompactList}\small\item\em Sets the transmitter pin data direction in single-\/wire mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a5f896ec71ecfbbe8bfcba74279a02271}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Data\+Inversion}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables transmit data inversion. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a92a1bf6abfeb8ced21b74df82a78350c}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads control 3 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a47fce17f299a5cb14c13bea4d384cd9a}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into control 3 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a96f1487ef1d9c77c1b355306a9d3ed0f}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char8}(Peripheral\+Base,  Char)
\begin{DoxyCompactList}\small\item\em Puts 8-\/bits character into the transmit buffer. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_aaa3fdbcd282404e3bea0b34f4df7b439}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char8}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns a 8-\/bit character from the receive buffer. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a2e9a158885baab2bc8cd3dc580bd1cac}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads data register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ae1ccb9c1e08ba2f4b7f795a098170d52}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into data register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ab26e92151ed38a2ae1cb1b471f9e26c9}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address1\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns match address 1 value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ac48db6302be51424b2cf4c64479c2cda}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address1\+Value}(Peripheral\+Base,  Address)
\begin{DoxyCompactList}\small\item\em Sets a new match address 1 value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_aee737a0ab50307bdb85f904af453f2f5}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads match address 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a115cd1c23b631ecc6d5e1aad85e98b3d}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into match address 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a292dcc018b9dbbe42d01e30a2ae20e1f}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address2\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns match address 2 value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ab62b4c456257eb6e85e75022c1cc9ed2}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address2\+Value}(Peripheral\+Base,  Address)
\begin{DoxyCompactList}\small\item\em Sets a new match address 2 value. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a948f2ce8ae6b4201bc56b76210318647}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads match address 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a475a9dc9e243d9c9227571b6b80f9b3a}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into match address 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a67acb36b8c2443822df6da0ba6b4786e}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address1\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables address 1 match mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a35076a6ab1c3792d367d86c1e3e2fef1}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address2\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables address 2 match mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a558b520b6c982adefdbc3e92505e700e}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Position\+Of\+Parity\+Bit}(Peripheral\+Base,  Position)
\begin{DoxyCompactList}\small\item\em Sets the position of the parity bit. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a97331ad2e94a297baa8cbf6e5883d1fa}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Oversampling\+Ratio}(Peripheral\+Base,  Ratio)
\begin{DoxyCompactList}\small\item\em Set baud rate oversampling ratio. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ab91fd313a4eadc133fe7abf6c22999d8}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads control 4 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ad486e38b5fb2c4513131fbe5f3fd80d4}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into control 4 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ad6797bccd8421b3103714229a3b97d63}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables a transmit D\+MA request. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a48034445c74b6724ac9ede962a72d847}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables a receive D\+MA request. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_aa0136a02ea744488bc30ecaa42b3fd94}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Sampling\+On\+Both\+Edges}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables receiver sampling on both edges. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a18fd201c2cef2f278ac3bd0e377e5017}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Resynchronization}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables a resynchronization during received data word. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_a979fdb7f637a898d28b2ed6788981ef9}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads control 5 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_u_a_r_t0___p_d_d_8h_ad1b8025f71215e74e6611977bf65f35a}{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into control 5 register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ab1cf3cea217f0331221814ef101881a5}\label{_u_a_r_t0___p_d_d_8h_ab1cf3cea217f0331221814ef101881a5}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+B\+IT@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+B\+IT}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+B\+IT@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+B\+IT}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+B\+IT}{UART0\_PDD\_AFTER\_START\_BIT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+B\+IT~0U}

Idle character bit count starts after start bit. \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ae1f1b4e38288121a6a9d4d5f8ab6c6b6}\label{_u_a_r_t0___p_d_d_8h_ae1f1b4e38288121a6a9d4d5f8ab6c6b6}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT}{UART0\_PDD\_AFTER\_STOP\_BIT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+A\+F\+T\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+B\+IT~0x4U}

Idle character bit count starts after stop bit. \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a564abcba68551695acf65b701af4e221}\label{_u_a_r_t0___p_d_d_8h_a564abcba68551695acf65b701af4e221}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+10\+\_\+11\+\_\+12\+\_\+\+B\+I\+TS@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+10\+\_\+11\+\_\+12\+\_\+\+B\+I\+TS}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+10\+\_\+11\+\_\+12\+\_\+\+B\+I\+TS@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+10\+\_\+11\+\_\+12\+\_\+\+B\+I\+TS}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+10\+\_\+11\+\_\+12\+\_\+\+B\+I\+TS}{UART0\_PDD\_BREAK\_CHARACTER\_10\_11\_12\_BITS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+10\+\_\+11\+\_\+12\+\_\+\+B\+I\+TS~0U}

Break character is 10, 11, or 12 bits long \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_adcf44e0386a9b0d65dddab624739fd18}\label{_u_a_r_t0___p_d_d_8h_adcf44e0386a9b0d65dddab624739fd18}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+13\+\_\+14\+\_\+\+B\+I\+TS@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+13\+\_\+14\+\_\+\+B\+I\+TS}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+13\+\_\+14\+\_\+\+B\+I\+TS@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+13\+\_\+14\+\_\+\+B\+I\+TS}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+13\+\_\+14\+\_\+\+B\+I\+TS}{UART0\_PDD\_BREAK\_CHARACTER\_13\_14\_BITS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+R\+E\+A\+K\+\_\+\+C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+13\+\_\+14\+\_\+\+B\+I\+TS~0x4U}

Break character is 13 or 14 bits long \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a10a6e0df4be8f8764909fe5fd5a024e2}\label{_u_a_r_t0___p_d_d_8h_a10a6e0df4be8f8764909fe5fd5a024e2}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+RK@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+RK}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+RK@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+RK}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+RK}{UART0\_PDD\_BY\_ADDRESS\_MARK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+A\+RK~0x8U}

Address mark wake-\/up \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a18a449c660251236e472e852a424b54d}\label{_u_a_r_t0___p_d_d_8h_a18a449c660251236e472e852a424b54d}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+I\+D\+L\+E\+\_\+\+L\+I\+NE@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+I\+D\+L\+E\+\_\+\+L\+I\+NE}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+I\+D\+L\+E\+\_\+\+L\+I\+NE@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+I\+D\+L\+E\+\_\+\+L\+I\+NE}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+I\+D\+L\+E\+\_\+\+L\+I\+NE}{UART0\_PDD\_BY\_IDLE\_LINE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+B\+Y\+\_\+\+I\+D\+L\+E\+\_\+\+L\+I\+NE~0U}

Idle line wake-\/up \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ad6564bd23a0876ef96e9a5bb2d3f0eaa}\label{_u_a_r_t0___p_d_d_8h_ad6564bd23a0876ef96e9a5bb2d3f0eaa}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Break@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Break}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Break@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Break}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Break}{UART0\_PDD\_ClearBreak}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Break(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C2\_REG(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)\hyperlink{group___u_a_r_t0___register___masks_ga13e4f48ae7752289f4d05530569f86a2}{UART0\_C2\_SBK\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Clears the break signal. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_ad6564bd23a0876ef96e9a5bb2d3f0eaa}{UART0\_PDD\_ClearBreak}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ab3ae859a84f2dfb24055282ebb1fbbf4}\label{_u_a_r_t0___p_d_d_8h_ab3ae859a84f2dfb24055282ebb1fbbf4}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}{UART0\_PDD\_ClearInterruptFlags}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_S1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Clears the interrupt status flags specified by the Mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of the flags to be cleared. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_ab3ae859a84f2dfb24055282ebb1fbbf4}{UART0\_PDD\_ClearInterruptFlags}(<peripheral>\_BASE\_PTR,
1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a82aee6d3aa68982b4889683aa181b092}\label{_u_a_r_t0___p_d_d_8h_a82aee6d3aa68982b4889683aa181b092}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status2\+Flags@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status2\+Flags}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status2\+Flags@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status2\+Flags}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status2\+Flags}{UART0\_PDD\_ClearStatus2Flags}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Clear\+Status2\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_S2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       \hyperlink{group___u_a_r_t0___register___accessor___macros_ga60ac479ecfdaf9c926820c8d9fa304a3}{UART0\_S2\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint8\_t)(~(uint8\_t)(\hyperlink{group___u_a_r_t0___register___masks_gac15518365f64c684798c3480deaf83f0}{UART0\_S2\_LBKDIF\_MASK} | 
      \hyperlink{group___u_a_r_t0___register___masks_gaa8912e7668721bb52173cf2d57d9a2df}{UART0\_S2\_RXEDGIF\_MASK}))))) | ( \(\backslash\)
      (uint8\_t)(Mask))) \(\backslash\)
  )
\end{DoxyCode}


Clears the flags of the status 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of interrupt requests. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a82aee6d3aa68982b4889683aa181b092}{UART0\_PDD\_ClearStatus2Flags}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a5cebf27cb08985af5f06b5ee5082fa93}\label{_u_a_r_t0___p_d_d_8h_a5cebf27cb08985af5f06b5ee5082fa93}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt}{UART0\_PDD\_DisableInterrupt}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___u_a_r_t0___register___accessor___macros_ga040e10b824110fe8f17ea29b980de16c}{UART0\_C2\_REG}(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)((uint8\_t)(Mask) & (uint8\_t)(~(uint8\_t)0xFU)))), \(\backslash\)
    (\hyperlink{group___u_a_r_t0___register___accessor___macros_ga35fad3cd1f0ba155d9633ee934e8558b}{UART0\_C3\_REG}(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)((uint8\_t)(Mask) & 0xFU))) \(\backslash\)
  )
\end{DoxyCode}


Disables interrupts specified by the Mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Interrupt mask. Use constants from group \char`\"{}\+Interrupt masks\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2, U\+A\+R\+T0\+\_\+\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a5cebf27cb08985af5f06b5ee5082fa93}{UART0\_PDD\_DisableInterrupt}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t0___p_d_d_8h_a702dace82288c5ecae24a86c8b01b654}{UART0\_PDD\_INTERRUPT\_TRANSMITTER});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a75f88ba478249b95d42069f432c06249}\label{_u_a_r_t0___p_d_d_8h_a75f88ba478249b95d42069f432c06249}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt}{UART0\_PDD\_EnableInterrupt}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___u_a_r_t0___register___accessor___macros_ga040e10b824110fe8f17ea29b980de16c}{UART0\_C2\_REG}(PeripheralBase) |= \(\backslash\)
     (uint8\_t)((uint8\_t)(Mask) & (uint8\_t)(~(uint8\_t)0xFU))), \(\backslash\)
    (\hyperlink{group___u_a_r_t0___register___accessor___macros_ga35fad3cd1f0ba155d9633ee934e8558b}{UART0\_C3\_REG}(PeripheralBase) |= \(\backslash\)
     (uint8\_t)((uint8\_t)(Mask) & 0xFU)) \(\backslash\)
  )
\end{DoxyCode}


Enables interrupts specified by the Mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Interrupt mask. Use constants from group \char`\"{}\+Interrupt masks\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2, U\+A\+R\+T0\+\_\+\+C3 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a75f88ba478249b95d42069f432c06249}{UART0\_PDD\_EnableInterrupt}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t0___p_d_d_8h_a702dace82288c5ecae24a86c8b01b654}{UART0\_PDD\_INTERRUPT\_TRANSMITTER});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a9550646b0055df6ab56ff1bd8e514c0d}\label{_u_a_r_t0___p_d_d_8h_a9550646b0055df6ab56ff1bd8e514c0d}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Longer\+Character\+Detection@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Longer\+Character\+Detection}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Longer\+Character\+Detection@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Longer\+Character\+Detection}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Longer\+Character\+Detection}{UART0\_PDD\_EnableLinBreakLongerCharacterDetection}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Lin\+Break\+Longer\+Character\+Detection(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_S2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga60ac479ecfdaf9c926820c8d9fa304a3}{UART0\_S2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_ga3347bd085733dc5c1d7ed86259528d60}{UART0\_S2\_LBKDE\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t0___register___masks_ga79be5f31bb69a54c78a60ae8859caa90}{UART0\_S2\_LBKDE\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables L\+IN break detection for longer character. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables L\+IN break detection for longer character. This parameter is of \char`\"{}\+Global enumeration used for specifying general
       enable/disable states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a9550646b0055df6ab56ff1bd8e514c0d}{UART0\_PDD\_EnableLinBreakLongerCharacterDetection}(<
      peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a67acb36b8c2443822df6da0ba6b4786e}\label{_u_a_r_t0___p_d_d_8h_a67acb36b8c2443822df6da0ba6b4786e}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address1\+Mode@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address1\+Mode}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address1\+Mode@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address1\+Mode}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address1\+Mode}{UART0\_PDD\_EnableMatchAddress1Mode}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address1\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga3f4e82f4aa7ddbd86f04a6acff85b938}{UART0\_C4\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_ga68a92c3e845ce6ef575114d47d5d447c}{UART0\_C4\_MAEN1\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t0___register___masks_ga799c5f7dd350d4bd89d04167fa771396}{UART0\_C4\_MAEN1\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables address 1 match mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables address 1 match mode. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a67acb36b8c2443822df6da0ba6b4786e}{UART0\_PDD\_EnableMatchAddress1Mode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a35076a6ab1c3792d367d86c1e3e2fef1}\label{_u_a_r_t0___p_d_d_8h_a35076a6ab1c3792d367d86c1e3e2fef1}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address2\+Mode@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address2\+Mode}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address2\+Mode@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address2\+Mode}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address2\+Mode}{UART0\_PDD\_EnableMatchAddress2Mode}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Match\+Address2\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga3f4e82f4aa7ddbd86f04a6acff85b938}{UART0\_C4\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_ga969c6c22e07f6502ff99cbf303b87d23}{UART0\_C4\_MAEN2\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t0___register___masks_gaeebc760f3af31b66126f430423fc0131}{UART0\_C4\_MAEN2\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables address 2 match mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables address 2 match mode. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a35076a6ab1c3792d367d86c1e3e2fef1}{UART0\_PDD\_EnableMatchAddress2Mode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a2c53c5d09f8b7877cd8f1cbc773b01b5}\label{_u_a_r_t0___p_d_d_8h_a2c53c5d09f8b7877cd8f1cbc773b01b5}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode}{UART0\_PDD\_EnableOperateInWaitMode}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Operate\+In\+Wait\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      UART0\_C1\_REG(PeripheralBase) |= \(\backslash\)
       UART0\_C1\_DOZEEN\_MASK) : ( \(\backslash\)
      \hyperlink{group___u_a_r_t0___register___accessor___macros_gae73e3f20d2d62db8a394ae91114f482d}{UART0\_C1\_REG}(PeripheralBase) &= \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___u_a_r_t0___register___masks_ga96d43575fd3133661535f83017c89298}{UART0\_C1\_DOZEEN\_MASK})) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables operate in wait mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of device in wait mode. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a2c53c5d09f8b7877cd8f1cbc773b01b5}{UART0\_PDD\_EnableOperateInWaitMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a5c0874a9be4acd7b67ebddaf10a2ca4a}\label{_u_a_r_t0___p_d_d_8h_a5c0874a9be4acd7b67ebddaf10a2ca4a}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Data\+Inversion@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Data\+Inversion}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Data\+Inversion@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Data\+Inversion}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Data\+Inversion}{UART0\_PDD\_EnableReceiveDataInversion}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Data\+Inversion(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_S2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga60ac479ecfdaf9c926820c8d9fa304a3}{UART0\_S2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_ga81c81000cf5906711578a36178776ae9}{UART0\_S2\_RXINV\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t0___register___masks_ga7c2ed6447fb3c4daa5ed8fd4b29cffca}{UART0\_S2\_RXINV\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables receive data inversion. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables receive data inversion. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a5c0874a9be4acd7b67ebddaf10a2ca4a}{UART0\_PDD\_EnableReceiveDataInversion}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a48034445c74b6724ac9ede962a72d847}\label{_u_a_r_t0___p_d_d_8h_a48034445c74b6724ac9ede962a72d847}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma}{UART0\_PDD\_EnableReceiveDma}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Dma(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C5\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga6ada2400c47eb55801b267941220c48a}{UART0\_C5\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_ga75704957ea817d0ea4ef69975008dae1}{UART0\_C5\_RDMAE\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t0___register___masks_ga5074684d000e97fb534e7e1dc22ea172}{UART0\_C5\_RDMAE\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables a receive D\+MA request. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of receive D\+MA request. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a48034445c74b6724ac9ede962a72d847}{UART0\_PDD\_EnableReceiveDma}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a1913b94089d01c7e406799886c909e0e}\label{_u_a_r_t0___p_d_d_8h_a1913b94089d01c7e406799886c909e0e}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver}{UART0\_PDD\_EnableReceiver}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receiver(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga040e10b824110fe8f17ea29b980de16c}{UART0\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_gac49427a605bbd952edc2790821b19161}{UART0\_C2\_RE\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t0___register___masks_ga9b0dc4fdd0de7040c2aa8746f9b0465e}{UART0\_C2\_RE\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables U\+A\+RT receiver. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables receiver. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a1913b94089d01c7e406799886c909e0e}{UART0\_PDD\_EnableReceiver}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a0c5108b2024514946bf5a35b95f22052}\label{_u_a_r_t0___p_d_d_8h_a0c5108b2024514946bf5a35b95f22052}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Wakeup\+Idle\+Detect@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Wakeup\+Idle\+Detect}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Wakeup\+Idle\+Detect@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Wakeup\+Idle\+Detect}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Wakeup\+Idle\+Detect}{UART0\_PDD\_EnableReceiveWakeupIdleDetect}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Receive\+Wakeup\+Idle\+Detect(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_S2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga60ac479ecfdaf9c926820c8d9fa304a3}{UART0\_S2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_ga56d14f088c8bf415092b13fc8a7ff8eb}{UART0\_S2\_RWUID\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t0___register___masks_ga087e7d36d10ab05400ef6a3acbe6f83a}{UART0\_S2\_RWUID\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables receive wakeup idle detect. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables receive wakeup idle detect. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable
       states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a0c5108b2024514946bf5a35b95f22052}{UART0\_PDD\_EnableReceiveWakeupIdleDetect}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a18fd201c2cef2f278ac3bd0e377e5017}\label{_u_a_r_t0___p_d_d_8h_a18fd201c2cef2f278ac3bd0e377e5017}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Resynchronization@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Resynchronization}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Resynchronization@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Resynchronization}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Resynchronization}{UART0\_PDD\_EnableResynchronization}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Resynchronization(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      UART0\_C5\_REG(PeripheralBase) |= \(\backslash\)
       UART0\_C5\_RESYNCDIS\_MASK) : ( \(\backslash\)
      \hyperlink{group___u_a_r_t0___register___accessor___macros_ga6ada2400c47eb55801b267941220c48a}{UART0\_C5\_REG}(PeripheralBase) &= \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___u_a_r_t0___register___masks_ga6cbc7334e715b4d22547ae185dc63dda}{UART0\_C5\_RESYNCDIS\_MASK})) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables a resynchronization during received data word. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of resynchronization during received data word. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a18fd201c2cef2f278ac3bd0e377e5017}{UART0\_PDD\_EnableResynchronization}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_aa0136a02ea744488bc30ecaa42b3fd94}\label{_u_a_r_t0___p_d_d_8h_aa0136a02ea744488bc30ecaa42b3fd94}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Sampling\+On\+Both\+Edges@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Sampling\+On\+Both\+Edges}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Sampling\+On\+Both\+Edges@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Sampling\+On\+Both\+Edges}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Sampling\+On\+Both\+Edges}{UART0\_PDD\_EnableSamplingOnBothEdges}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Sampling\+On\+Both\+Edges(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C5\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga6ada2400c47eb55801b267941220c48a}{UART0\_C5\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_gaa34159b3052095ce96fa50cc6183de77}{UART0\_C5\_BOTHEDGE\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t0___register___masks_ga7d1df71b9671df4f50ecb6c1e1518731}{UART0\_C5\_BOTHEDGE\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables receiver sampling on both edges. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enable or disable sampling on both edges. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_aa0136a02ea744488bc30ecaa42b3fd94}{UART0\_PDD\_EnableSamplingOnBothEdges}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a5f896ec71ecfbbe8bfcba74279a02271}\label{_u_a_r_t0___p_d_d_8h_a5f896ec71ecfbbe8bfcba74279a02271}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Data\+Inversion@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Data\+Inversion}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Data\+Inversion@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Data\+Inversion}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Data\+Inversion}{UART0\_PDD\_EnableTransmitDataInversion}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Data\+Inversion(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C3\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga35fad3cd1f0ba155d9633ee934e8558b}{UART0\_C3\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_gaead58bbfecceef15fc563180b19dea48}{UART0\_C3\_TXINV\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t0___register___masks_ga7866d64fd9c0f5acb07399d3d575902f}{UART0\_C3\_TXINV\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables transmit data inversion. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables transmit data inversion. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a5f896ec71ecfbbe8bfcba74279a02271}{UART0\_PDD\_EnableTransmitDataInversion}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ad6797bccd8421b3103714229a3b97d63}\label{_u_a_r_t0___p_d_d_8h_ad6797bccd8421b3103714229a3b97d63}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma}{UART0\_PDD\_EnableTransmitDma}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmit\+Dma(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C5\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga6ada2400c47eb55801b267941220c48a}{UART0\_C5\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_ga02899afc667f46e4beecd75e31b0fa90}{UART0\_C5\_TDMAE\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t0___register___masks_ga932dfb6ee4de4ff77a7a7d3154718286}{UART0\_C5\_TDMAE\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables a transmit D\+MA request. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of transmit D\+MA request. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_ad6797bccd8421b3103714229a3b97d63}{UART0\_PDD\_EnableTransmitDma}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a353cd4579f67e1f49216f9f34cd5001b}\label{_u_a_r_t0___p_d_d_8h_a353cd4579f67e1f49216f9f34cd5001b}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter}{UART0\_PDD\_EnableTransmitter}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transmitter(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga040e10b824110fe8f17ea29b980de16c}{UART0\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_ga78c914234e9656aaa12582b408a31e64}{UART0\_C2\_TE\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___u_a_r_t0___register___masks_gadde2643c4aa03640ab1cf95ba8e07176}{UART0\_C2\_TE\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables U\+A\+RT transmitter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables transmitter. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a353cd4579f67e1f49216f9f34cd5001b}{UART0\_PDD\_EnableTransmitter}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a03b390c8c0ff24da73cda9c7595a5a90}\label{_u_a_r_t0___p_d_d_8h_a03b390c8c0ff24da73cda9c7595a5a90}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Break@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Break}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Break@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Break}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Break}{UART0\_PDD\_GetBreak}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Break(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       \hyperlink{group___u_a_r_t0___register___accessor___macros_gacc27239085f84d5e5e4522405f885258}{UART0\_S1\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint8\_t)(\hyperlink{group___u_a_r_t0___register___masks_ga1c5be37bf4810fa33dc4a55ff08bb330}{UART0\_S1\_FE\_MASK} | \hyperlink{group___u_a_r_t0___register___masks_gabfc8c446e35e26275bc966d2a9c50115}{UART0\_S1\_RDRF\_MASK})))) == ( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___masks_ga1c5be37bf4810fa33dc4a55ff08bb330}{UART0\_S1\_FE\_MASK} | \hyperlink{group___u_a_r_t0___register___masks_gabfc8c446e35e26275bc966d2a9c50115}{UART0\_S1\_RDRF\_MASK}))) ? ( \(\backslash\)
      0x1U) : ( \(\backslash\)
      0U) \(\backslash\)
  )
\end{DoxyCode}


Returns. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_a03b390c8c0ff24da73cda9c7595a5a90}{UART0\_PDD\_GetBreak}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_aaa3fdbcd282404e3bea0b34f4df7b439}\label{_u_a_r_t0___p_d_d_8h_aaa3fdbcd282404e3bea0b34f4df7b439}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char8@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char8}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char8@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char8}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char8}{UART0\_PDD\_GetChar8}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char8(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_D\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns a 8-\/bit character from the receive buffer. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+D. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_aaa3fdbcd282404e3bea0b34f4df7b439}{UART0\_PDD\_GetChar8}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_aec94d631b7b84f1cd03b1dfd8f50e8e4}\label{_u_a_r_t0___p_d_d_8h_aec94d631b7b84f1cd03b1dfd8f50e8e4}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+Bit@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+Bit}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+Bit@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+Bit}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+Bit}{UART0\_PDD\_GetChar9Bit}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+Bit(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(( \(\backslash\)
     (uint16\_t)(( \(\backslash\)
      (uint16\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga35fad3cd1f0ba155d9633ee934e8558b}{UART0\_C3\_REG}(PeripheralBase) & \hyperlink{group___u_a_r_t0___register___masks_ga97ddd31ea21c76d2e25425f34a5ceeae}{UART0\_C3\_R8T9\_MASK})) >> ( \(\backslash\)
      \hyperlink{group___u_a_r_t0___register___masks_ga18a7c7bb418d9b5cf9149d7feb365da3}{UART0\_C3\_R8T9\_SHIFT}))) << ( \(\backslash\)
     8U)) \(\backslash\)
  )
\end{DoxyCode}


Returns the 9th bit of the character from the receive buffer shifted to its bit position (9th). Must be called prior to calling Get\+Char8 to read the whole 9-\/bit character. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 9-\/bit value. The value is cast to \char`\"{}uint16\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_aec94d631b7b84f1cd03b1dfd8f50e8e4}{UART0\_PDD\_GetChar9Bit}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ab4cb9098b396507b761f274005402ad2}\label{_u_a_r_t0___p_d_d_8h_ab4cb9098b396507b761f274005402ad2}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+To10th\+Bit@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+To10th\+Bit}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+To10th\+Bit@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+To10th\+Bit}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+To10th\+Bit}{UART0\_PDD\_GetChar9To10thBit}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Char9\+To10th\+Bit(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(( \(\backslash\)
     (uint16\_t)(( \(\backslash\)
      (uint16\_t)(( \(\backslash\)
       (uint16\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga35fad3cd1f0ba155d9633ee934e8558b}{UART0\_C3\_REG}(PeripheralBase) & \hyperlink{group___u_a_r_t0___register___masks_ga97ddd31ea21c76d2e25425f34a5ceeae}{UART0\_C3\_R8T9\_MASK})) >> ( \(\backslash\)
       \hyperlink{group___u_a_r_t0___register___masks_ga18a7c7bb418d9b5cf9149d7feb365da3}{UART0\_C3\_R8T9\_SHIFT}))) | ( \(\backslash\)
      (uint16\_t)(( \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga35fad3cd1f0ba155d9633ee934e8558b}{UART0\_C3\_REG}(PeripheralBase) & \hyperlink{group___u_a_r_t0___register___masks_gafa2d2629bdfbedfd82f87d7abe60ef25}{UART0\_C3\_R9T8\_MASK})) >> ( \(\backslash\)
        \hyperlink{group___u_a_r_t0___register___masks_gac12f14417be540ea9b0a593ff16ab0cc}{UART0\_C3\_R9T8\_SHIFT}))) << ( \(\backslash\)
       1U))))) << ( \(\backslash\)
     8U)) \(\backslash\)
  )
\end{DoxyCode}


Returns the 9th and 10th bit of the character from the receive buffer shifted to their bit positions (9th and 10th). Must be called prior to calling Get\+Char8 to read the whole 10-\/bit character. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 10-\/bit value. The value is cast to \char`\"{}uint16\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_ab4cb9098b396507b761f274005402ad2}{UART0\_PDD\_GetChar9To10thBit}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ab26e92151ed38a2ae1cb1b471f9e26c9}\label{_u_a_r_t0___p_d_d_8h_ab26e92151ed38a2ae1cb1b471f9e26c9}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address1\+Value@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address1\+Value}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address1\+Value@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address1\+Value}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address1\+Value}{UART0\_PDD\_GetMatchAddress1Value}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address1\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_MA1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns match address 1 value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_ab26e92151ed38a2ae1cb1b471f9e26c9}{UART0\_PDD\_GetMatchAddress1Value}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a292dcc018b9dbbe42d01e30a2ae20e1f}\label{_u_a_r_t0___p_d_d_8h_a292dcc018b9dbbe42d01e30a2ae20e1f}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address2\+Value@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address2\+Value}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address2\+Value@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address2\+Value}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address2\+Value}{UART0\_PDD\_GetMatchAddress2Value}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Match\+Address2\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_MA2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns match address 2 value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_a292dcc018b9dbbe42d01e30a2ae20e1f}{UART0\_PDD\_GetMatchAddress2Value}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ae30d08ca540a31aae0e18de4906a7642}\label{_u_a_r_t0___p_d_d_8h_ae30d08ca540a31aae0e18de4906a7642}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Interrupt\+Mask@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Interrupt\+Mask}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Interrupt\+Mask@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Interrupt\+Mask}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Interrupt\+Mask}{UART0\_PDD\_GetTxCompleteInterruptMask}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Interrupt\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga040e10b824110fe8f17ea29b980de16c}{UART0\_C2\_REG}(PeripheralBase) & \hyperlink{group___u_a_r_t0___register___masks_ga8d9362d72300e5dcee78580a773b60c9}{UART0\_C2\_TCIE\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Gets the status of the transmiter complete interrupt enable bit. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t0___p_d_d_8h_ae30d08ca540a31aae0e18de4906a7642}{UART0\_PDD\_GetTxCompleteInterruptMask}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a6151e9c267e2aa7cb3f7946d9be97f1d}\label{_u_a_r_t0___p_d_d_8h_a6151e9c267e2aa7cb3f7946d9be97f1d}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Status@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Status}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Status@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Status}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Status}{UART0\_PDD\_GetTxCompleteStatus}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Get\+Tx\+Complete\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_gacc27239085f84d5e5e4522405f885258}{UART0\_S1\_REG}(PeripheralBase) & \hyperlink{group___u_a_r_t0___register___masks_ga0d63e21fc62457b6a441c82d0ed21980}{UART0\_S1\_TC\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Gets the status of the transmiter complete interrupt flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_a6151e9c267e2aa7cb3f7946d9be97f1d}{UART0\_PDD\_GetTxCompleteStatus}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ac9cd9ca6af34ac159ac68b8bfba97167}\label{_u_a_r_t0___p_d_d_8h_ac9cd9ca6af34ac159ac68b8bfba97167}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+OR}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+OR}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+OR}{UART0\_PDD\_INTERRUPT\_FRAMING\_ERROR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+OR~\hyperlink{group___u_a_r_t0___register___masks_gaa01da5d1e8dc6f89dc58c0104beba4b2}{U\+A\+R\+T0\+\_\+\+C3\+\_\+\+F\+E\+I\+E\+\_\+\+M\+A\+SK}}

Framing error interrupt enable mask \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a0607368cac7399b3931cf3f2de289a00}\label{_u_a_r_t0___p_d_d_8h_a0607368cac7399b3931cf3f2de289a00}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I\+D\+LE@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I\+D\+LE}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I\+D\+LE@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I\+D\+LE}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I\+D\+LE}{UART0\_PDD\_INTERRUPT\_IDLE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I\+D\+LE~\hyperlink{group___u_a_r_t0___register___masks_ga10be4cac887b9aa3c11bbfef25808578}{U\+A\+R\+T0\+\_\+\+C2\+\_\+\+I\+L\+I\+E\+\_\+\+M\+A\+SK}}

Idle interrupt enable mask \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_aa9ecf7ac8d1310fe9eeb4a794bf31e68}\label{_u_a_r_t0___p_d_d_8h_aa9ecf7ac8d1310fe9eeb4a794bf31e68}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+O\+I\+S\+E\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+O\+I\+S\+E\+\_\+\+E\+R\+R\+OR}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+O\+I\+S\+E\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+O\+I\+S\+E\+\_\+\+E\+R\+R\+OR}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+O\+I\+S\+E\+\_\+\+E\+R\+R\+OR}{UART0\_PDD\_INTERRUPT\_NOISE\_ERROR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+O\+I\+S\+E\+\_\+\+E\+R\+R\+OR~\hyperlink{group___u_a_r_t0___register___masks_ga44fe8fd48c0fac9eda6b76bba6174f45}{U\+A\+R\+T0\+\_\+\+C3\+\_\+\+N\+E\+I\+E\+\_\+\+M\+A\+SK}}

Noise error interrupt enable mask \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a99bb0f87a195707cc2c7b73849f5287a}\label{_u_a_r_t0___p_d_d_8h_a99bb0f87a195707cc2c7b73849f5287a}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+R\+R\+OR}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+R\+R\+OR}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+R\+R\+OR}{UART0\_PDD\_INTERRUPT\_OVERRUN\_ERROR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+E\+R\+R\+OR~\hyperlink{group___u_a_r_t0___register___masks_ga728e7b520b1f4122c701a1fec02dce60}{U\+A\+R\+T0\+\_\+\+C3\+\_\+\+O\+R\+I\+E\+\_\+\+M\+A\+SK}}

Overrun error interrupt enable mask \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ae84c4a62679972d0e99ca951b0f7abe2}\label{_u_a_r_t0___p_d_d_8h_ae84c4a62679972d0e99ca951b0f7abe2}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR}{UART0\_PDD\_INTERRUPT\_PARITY\_ERROR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR~\hyperlink{group___u_a_r_t0___register___masks_ga756c38b1457b21e8bc4c364f890b7390}{U\+A\+R\+T0\+\_\+\+C3\+\_\+\+P\+E\+I\+E\+\_\+\+M\+A\+SK}}

Parity error interrupt enable mask \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a2476689a63a5e4b12583578aa7bcf92b}\label{_u_a_r_t0___p_d_d_8h_a2476689a63a5e4b12583578aa7bcf92b}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+E\+C\+E\+I\+V\+ER@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+E\+C\+E\+I\+V\+ER}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+E\+C\+E\+I\+V\+ER@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+E\+C\+E\+I\+V\+ER}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+E\+C\+E\+I\+V\+ER}{UART0\_PDD\_INTERRUPT\_RECEIVER}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+E\+C\+E\+I\+V\+ER~\hyperlink{group___u_a_r_t0___register___masks_ga9e2ddb43bcd4b9554e0c7a6fa0402efb}{U\+A\+R\+T0\+\_\+\+C2\+\_\+\+R\+I\+E\+\_\+\+M\+A\+SK}}

Receiver interrupt enable mask \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a702dace82288c5ecae24a86c8b01b654}\label{_u_a_r_t0___p_d_d_8h_a702dace82288c5ecae24a86c8b01b654}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ER@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ER}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ER@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ER}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ER}{UART0\_PDD\_INTERRUPT\_TRANSMITTER}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+ER~\hyperlink{group___u_a_r_t0___register___masks_ga57c06364890b354bb04a5f968fc95c42}{U\+A\+R\+T0\+\_\+\+C2\+\_\+\+T\+I\+E\+\_\+\+M\+A\+SK}}

Transmitter interrupt enable mask \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a0343ce18b9141f31a280c60bb98fc504}\label{_u_a_r_t0___p_d_d_8h_a0343ce18b9141f31a280c60bb98fc504}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE}{UART0\_PDD\_INTERRUPT\_TRANSMITTER\_COMPLETE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE~\hyperlink{group___u_a_r_t0___register___masks_ga8d9362d72300e5dcee78580a773b60c9}{U\+A\+R\+T0\+\_\+\+C2\+\_\+\+T\+C\+I\+E\+\_\+\+M\+A\+SK}}

Transmitter complete interrupt enable mask \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a79b840f69ae1c81e1ac9bc183bf3fa62}\label{_u_a_r_t0___p_d_d_8h_a79b840f69ae1c81e1ac9bc183bf3fa62}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+F\+L\+AG}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+F\+L\+AG}{UART0\_PDD\_LIN\_BREAK\_DETECT\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t0___register___masks_gac15518365f64c684798c3480deaf83f0}{U\+A\+R\+T0\+\_\+\+S2\+\_\+\+L\+B\+K\+D\+I\+F\+\_\+\+M\+A\+SK}}

L\+IN break character is detected on the receiver input \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a0b01a2819f77be678bfe0066a6f7db5b}\label{_u_a_r_t0___p_d_d_8h_a0b01a2819f77be678bfe0066a6f7db5b}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+L\+O\+C\+A\+L\+\_\+\+L\+O\+OP@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+L\+O\+C\+A\+L\+\_\+\+L\+O\+OP}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+L\+O\+C\+A\+L\+\_\+\+L\+O\+OP@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+L\+O\+C\+A\+L\+\_\+\+L\+O\+OP}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+L\+O\+C\+A\+L\+\_\+\+L\+O\+OP}{UART0\_PDD\_LOOP\_MODE\_LOCAL\_LOOP}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+L\+O\+C\+A\+L\+\_\+\+L\+O\+OP~0x1U}

Local loopback mode. \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_aa264c8b5bb143fa6bb9b6f6ccb61728f}\label{_u_a_r_t0___p_d_d_8h_aa264c8b5bb143fa6bb9b6f6ccb61728f}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL}{UART0\_PDD\_LOOP\_MODE\_NORMAL}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL~0U}

Normal operation mode. No loopback selected. \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a3e87ca77e3ebea79aa7f7216d4a6dde4}\label{_u_a_r_t0___p_d_d_8h_a3e87ca77e3ebea79aa7f7216d4a6dde4}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+R\+X\+\_\+\+T\+O\+\_\+\+T\+X\+\_\+\+P\+IN@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+R\+X\+\_\+\+T\+O\+\_\+\+T\+X\+\_\+\+P\+IN}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+R\+X\+\_\+\+T\+O\+\_\+\+T\+X\+\_\+\+P\+IN@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+R\+X\+\_\+\+T\+O\+\_\+\+T\+X\+\_\+\+P\+IN}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+R\+X\+\_\+\+T\+O\+\_\+\+T\+X\+\_\+\+P\+IN}{UART0\_PDD\_LOOP\_MODE\_RX\_TO\_TX\_PIN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+O\+O\+P\+\_\+\+M\+O\+D\+E\+\_\+\+R\+X\+\_\+\+T\+O\+\_\+\+T\+X\+\_\+\+P\+IN~0x2U}

Receiver input connected to T\+XD pin (single wire operation) \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ad07eb0d789a3b23e95fabf66ca2177c4}\label{_u_a_r_t0___p_d_d_8h_ad07eb0d789a3b23e95fabf66ca2177c4}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST}{UART0\_PDD\_LSB\_FIRST}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+L\+S\+B\+\_\+\+F\+I\+R\+ST~0U}

Data transfers start with least significant bit \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ac01bae6c935ee480b25f5e9289206218}\label{_u_a_r_t0___p_d_d_8h_ac01bae6c935ee480b25f5e9289206218}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST}{UART0\_PDD\_MSB\_FIRST}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+M\+S\+B\+\_\+\+F\+I\+R\+ST~0x20U}

Data transfers start with most significant bit \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a25aa962033da979657e3f1709be0b5aa}\label{_u_a_r_t0___p_d_d_8h_a25aa962033da979657e3f1709be0b5aa}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+10@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+10}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+10@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+10}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+10}{UART0\_PDD\_PARITY\_BIT\_POSITION\_10}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+10~0x20U}

Parity bit is the 10-\/th bit in the serial transmission \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_abf66d4f78bbddc77acb6ca2feb000b83}\label{_u_a_r_t0___p_d_d_8h_abf66d4f78bbddc77acb6ca2feb000b83}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+9@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+9}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+9@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+9}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+9}{UART0\_PDD\_PARITY\_BIT\_POSITION\_9}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+O\+N\+\_\+9~0U}

Parity bit is the 9-\/th bit in the serial transmission \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_af954534f74c1f8e52167eed16e183887}\label{_u_a_r_t0___p_d_d_8h_af954534f74c1f8e52167eed16e183887}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}{UART0\_PDD\_PARITY\_EVEN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN~0x2U}

Even parity \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_aca3f5d9ff0d3113d5676799831a9e620}\label{_u_a_r_t0___p_d_d_8h_aca3f5d9ff0d3113d5676799831a9e620}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE}{UART0\_PDD\_PARITY\_NONE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+N\+O\+NE~0U}

No parity \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a6366f4abf1a817209723251b6b74cec8}\label{_u_a_r_t0___p_d_d_8h_a6366f4abf1a817209723251b6b74cec8}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}{UART0\_PDD\_PARITY\_ODD}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD~0x3U}

Even parity \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a8438d4920a9ec5e45060bf7a7d3c6e08}\label{_u_a_r_t0___p_d_d_8h_a8438d4920a9ec5e45060bf7a7d3c6e08}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+N\+O\+R\+M\+AL@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+N\+O\+R\+M\+AL}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+N\+O\+R\+M\+AL@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+N\+O\+R\+M\+AL}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+N\+O\+R\+M\+AL}{UART0\_PDD\_POWER\_NORMAL}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+N\+O\+R\+M\+AL~0U}

Normal operation. \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a125bb820965ebca19c71888914271c57}\label{_u_a_r_t0___p_d_d_8h_a125bb820965ebca19c71888914271c57}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+A\+N\+D\+BY@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+A\+N\+D\+BY}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+A\+N\+D\+BY@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+A\+N\+D\+BY}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+A\+N\+D\+BY}{UART0\_PDD\_POWER\_STANDBY}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+T\+A\+N\+D\+BY~0x2U}

Standby mode (waiting for a wakeup condition). \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_af397449dc8a94524eeace871b440ab7d}\label{_u_a_r_t0___p_d_d_8h_af397449dc8a94524eeace871b440ab7d}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char10@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char10}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char10@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char10}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char10}{UART0\_PDD\_PutChar10}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char10(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Char }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___u_a_r_t0___register___accessor___macros_ga35fad3cd1f0ba155d9633ee934e8558b}{UART0\_C3\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga35fad3cd1f0ba155d9633ee934e8558b}{UART0\_C3\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)((uint8\_t)0x3U << 6U)))) | (
       \(\backslash\)
      (uint8\_t)((uint8\_t)((uint16\_t)(Char) >> 8U) << 6U)))), \(\backslash\)
    (\hyperlink{group___u_a_r_t0___register___accessor___macros_ga1ee897419a523f18221caa3abe1b3159}{UART0\_D\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Char)) \(\backslash\)
  )
\end{DoxyCode}


Puts 10-\/bits character into the transmit buffer. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Char} & 10-\/bits character to be written to the data register. This parameter is a 10-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C3, U\+A\+R\+T0\+\_\+D (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_af397449dc8a94524eeace871b440ab7d}{UART0\_PDD\_PutChar10}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a96f1487ef1d9c77c1b355306a9d3ed0f}\label{_u_a_r_t0___p_d_d_8h_a96f1487ef1d9c77c1b355306a9d3ed0f}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char8@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char8}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char8@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char8}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char8}{UART0\_PDD\_PutChar8}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char8(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Char }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_D\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Char) \(\backslash\)
  )
\end{DoxyCode}


Puts 8-\/bits character into the transmit buffer. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Char} & 8-\/bits character to be written to the data register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+D. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a96f1487ef1d9c77c1b355306a9d3ed0f}{UART0\_PDD\_PutChar8}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a1f298a883be5724990607765722450e0}\label{_u_a_r_t0___p_d_d_8h_a1f298a883be5724990607765722450e0}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char9@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char9}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char9@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char9}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char9}{UART0\_PDD\_PutChar9}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Put\+Char9(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Char }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___u_a_r_t0___register___accessor___macros_ga35fad3cd1f0ba155d9633ee934e8558b}{UART0\_C3\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga35fad3cd1f0ba155d9633ee934e8558b}{UART0\_C3\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_gafa2d2629bdfbedfd82f87d7abe60ef25}{UART0\_C3\_R9T8\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)((uint16\_t)(Char) >> 8U) << \hyperlink{group___u_a_r_t0___register___masks_gac12f14417be540ea9b0a593ff16ab0cc}{UART0\_C3\_R9T8\_SHIFT})))), \(\backslash\)
    (\hyperlink{group___u_a_r_t0___register___accessor___macros_ga1ee897419a523f18221caa3abe1b3159}{UART0\_D\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Char)) \(\backslash\)
  )
\end{DoxyCode}


Puts 9-\/bits character into the transmit buffer. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Char} & 9-\/bits character to be written to the data register. This parameter is a 9-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C3, U\+A\+R\+T0\+\_\+D (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a1f298a883be5724990607765722450e0}{UART0\_PDD\_PutChar9}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ada427ca4032413cfdaabeef1a2955738}\label{_u_a_r_t0___p_d_d_8h_ada427ca4032413cfdaabeef1a2955738}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+High\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+High\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+High\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+High\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+High\+Reg}{UART0\_PDD\_ReadBaudRateHighReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_BDH\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads baud rate high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+B\+DH. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_ada427ca4032413cfdaabeef1a2955738}{UART0\_PDD\_ReadBaudRateHighReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ae44776a75f55433620a5fe8c3dfa2d65}\label{_u_a_r_t0___p_d_d_8h_ae44776a75f55433620a5fe8c3dfa2d65}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Low\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Low\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Low\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Low\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Low\+Reg}{UART0\_PDD\_ReadBaudRateLowReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Baud\+Rate\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_BDL\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads baud rate low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+B\+DL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_ae44776a75f55433620a5fe8c3dfa2d65}{UART0\_PDD\_ReadBaudRateLowReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_af048e5560d98d5a6788eaa70a8573c52}\label{_u_a_r_t0___p_d_d_8h_af048e5560d98d5a6788eaa70a8573c52}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}{UART0\_PDD\_ReadControl2Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads control 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_af048e5560d98d5a6788eaa70a8573c52}{UART0\_PDD\_ReadControl2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a92a1bf6abfeb8ced21b74df82a78350c}\label{_u_a_r_t0___p_d_d_8h_a92a1bf6abfeb8ced21b74df82a78350c}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}{UART0\_PDD\_ReadControl3Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C3\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads control 3 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_a92a1bf6abfeb8ced21b74df82a78350c}{UART0\_PDD\_ReadControl3Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ab91fd313a4eadc133fe7abf6c22999d8}\label{_u_a_r_t0___p_d_d_8h_ab91fd313a4eadc133fe7abf6c22999d8}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg}{UART0\_PDD\_ReadControl4Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C4\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads control 4 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_ab91fd313a4eadc133fe7abf6c22999d8}{UART0\_PDD\_ReadControl4Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a979fdb7f637a898d28b2ed6788981ef9}\label{_u_a_r_t0___p_d_d_8h_a979fdb7f637a898d28b2ed6788981ef9}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg}{UART0\_PDD\_ReadControl5Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C5\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads control 5 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_a979fdb7f637a898d28b2ed6788981ef9}{UART0\_PDD\_ReadControl5Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a2e9a158885baab2bc8cd3dc580bd1cac}\label{_u_a_r_t0___p_d_d_8h_a2e9a158885baab2bc8cd3dc580bd1cac}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg}{UART0\_PDD\_ReadDataReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Data\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_D\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads data register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+D. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_a2e9a158885baab2bc8cd3dc580bd1cac}{UART0\_PDD\_ReadDataReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a05878372bbd6cfa5b8550ef93af6a9bf}\label{_u_a_r_t0___p_d_d_8h_a05878372bbd6cfa5b8550ef93af6a9bf}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Status\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Status\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Status\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Status\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Status\+Reg}{UART0\_PDD\_ReadInterruptStatusReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_S1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the interrupt status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_u_a_r_t0___p_d_d_8h_a05878372bbd6cfa5b8550ef93af6a9bf}{UART0\_PDD\_ReadInterruptStatusReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_aee737a0ab50307bdb85f904af453f2f5}\label{_u_a_r_t0___p_d_d_8h_aee737a0ab50307bdb85f904af453f2f5}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address1\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address1\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address1\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address1\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address1\+Reg}{UART0\_PDD\_ReadMatchAddress1Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_MA1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads match address 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_aee737a0ab50307bdb85f904af453f2f5}{UART0\_PDD\_ReadMatchAddress1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a948f2ce8ae6b4201bc56b76210318647}\label{_u_a_r_t0___p_d_d_8h_a948f2ce8ae6b4201bc56b76210318647}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address2\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address2\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address2\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address2\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address2\+Reg}{UART0\_PDD\_ReadMatchAddress2Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Match\+Address2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_MA2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads match address 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_a948f2ce8ae6b4201bc56b76210318647}{UART0\_PDD\_ReadMatchAddress2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a294d5e954d6b06013e7c0e4fb90adf5b}\label{_u_a_r_t0___p_d_d_8h_a294d5e954d6b06013e7c0e4fb90adf5b}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Flags@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Flags}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Flags@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Flags}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Flags}{UART0\_PDD\_ReadStatus1Flags}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_S1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the value of the status 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_a294d5e954d6b06013e7c0e4fb90adf5b}{UART0\_PDD\_ReadStatus1Flags}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a51fedebb6df6306cc193d371ddfe8c4c}\label{_u_a_r_t0___p_d_d_8h_a51fedebb6df6306cc193d371ddfe8c4c}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Reg}{UART0\_PDD\_ReadStatus1Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_S1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads status 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_a51fedebb6df6306cc193d371ddfe8c4c}{UART0\_PDD\_ReadStatus1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a9dcab93caa1f474cf44c63dc5a8cb75f}\label{_u_a_r_t0___p_d_d_8h_a9dcab93caa1f474cf44c63dc5a8cb75f}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Flags@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Flags}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Flags@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Flags}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Flags}{UART0\_PDD\_ReadStatus2Flags}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(( \(\backslash\)
     \hyperlink{group___u_a_r_t0___register___accessor___macros_ga60ac479ecfdaf9c926820c8d9fa304a3}{UART0\_S2\_REG}(PeripheralBase)) & ( \(\backslash\)
     (uint8\_t)(\hyperlink{group___u_a_r_t0___register___masks_gac15518365f64c684798c3480deaf83f0}{UART0\_S2\_LBKDIF\_MASK} | (\hyperlink{group___u_a_r_t0___register___masks_gaa8912e7668721bb52173cf2d57d9a2df}{UART0\_S2\_RXEDGIF\_MASK} | 
      \hyperlink{group___u_a_r_t0___register___masks_gad94f9eb4b442dddbafa335f05b46fb12}{UART0\_S2\_RAF\_MASK})))) \(\backslash\)
  )
\end{DoxyCode}


Returns the flags of the status 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_a9dcab93caa1f474cf44c63dc5a8cb75f}{UART0\_PDD\_ReadStatus2Flags}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a0216a7a169f271a727dd5a3429c9b654}\label{_u_a_r_t0___p_d_d_8h_a0216a7a169f271a727dd5a3429c9b654}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Reg}{UART0\_PDD\_ReadStatus2Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Read\+Status2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_S2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads status 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_u_a_r_t0___p_d_d_8h_a0216a7a169f271a727dd5a3429c9b654}{UART0\_PDD\_ReadStatus2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a350d18e0555c033961b6065dd21701bc}\label{_u_a_r_t0___p_d_d_8h_a350d18e0555c033961b6065dd21701bc}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG}{UART0\_PDD\_RECEIVER\_ACTIVE\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t0___register___masks_gad94f9eb4b442dddbafa335f05b46fb12}{U\+A\+R\+T0\+\_\+\+S2\+\_\+\+R\+A\+F\+\_\+\+M\+A\+SK}}

Receiver active, RxD input not idle \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ae441718ecb60bbc0dddbc24ef3220705}\label{_u_a_r_t0___p_d_d_8h_ae441718ecb60bbc0dddbc24ef3220705}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+A\+T\+A\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+A\+T\+A\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+A\+T\+A\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+A\+T\+A\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+A\+T\+A\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG}{UART0\_PDD\_RX\_DATA\_FULL\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+D\+A\+T\+A\+\_\+\+F\+U\+L\+L\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t0___register___masks_gabfc8c446e35e26275bc966d2a9c50115}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+R\+D\+R\+F\+\_\+\+M\+A\+SK}}

Receiver F\+I\+FO word count is above watermark \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ac65fe69d6c9b687c83fddb36b9af8d97}\label{_u_a_r_t0___p_d_d_8h_ac65fe69d6c9b687c83fddb36b9af8d97}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}{UART0\_PDD\_RX\_FRAMING\_ERROR\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+F\+R\+A\+M\+I\+N\+G\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t0___register___masks_ga1c5be37bf4810fa33dc4a55ff08bb330}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+F\+E\+\_\+\+M\+A\+SK}}

Receiver framing error detect \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_aa0ddb66d15cedd1c9234f026e35a2bc8}\label{_u_a_r_t0___p_d_d_8h_aa0ddb66d15cedd1c9234f026e35a2bc8}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}{UART0\_PDD\_RX\_IDLE\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t0___register___masks_gab6f26cdc2089161970bbd6d77daf345b}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+I\+D\+L\+E\+\_\+\+M\+A\+SK}}

Receiver input has become idle (after receiving a valid frame) \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a21bb6bdb6e3379c7d564cbf21c9bda75}\label{_u_a_r_t0___p_d_d_8h_a21bb6bdb6e3379c7d564cbf21c9bda75}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+N\+O\+I\+S\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+N\+O\+I\+S\+E\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+N\+O\+I\+S\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+N\+O\+I\+S\+E\+\_\+\+F\+L\+AG}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+N\+O\+I\+S\+E\+\_\+\+F\+L\+AG}{UART0\_PDD\_RX\_NOISE\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+N\+O\+I\+S\+E\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t0___register___masks_ga8d428cf6cbd42d46556eb94a1ba90c96}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+N\+F\+\_\+\+M\+A\+SK}}

Receiver input detect a noise. \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a2c802b10db2dd2983387b3a79c1b89b6}\label{_u_a_r_t0___p_d_d_8h_a2c802b10db2dd2983387b3a79c1b89b6}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+F\+L\+AG}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+F\+L\+AG}{UART0\_PDD\_RX\_OVERRUN\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t0___register___masks_gafe263b65f56ebb135d82f6f380d92503}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+O\+R\+\_\+\+M\+A\+SK}}

Receiver buffer overrun \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_aed589480a402b36c56202228a9aeb134}\label{_u_a_r_t0___p_d_d_8h_aed589480a402b36c56202228a9aeb134}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG}{UART0\_PDD\_RX\_PARITY\_ERROR\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t0___register___masks_gaec8a65a2e60f3455e64b085accacb3ef}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+P\+F\+\_\+\+M\+A\+SK}}

Receiver parity error detect \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a37133acb85d8116c90087de979e7eb45}\label{_u_a_r_t0___p_d_d_8h_a37133acb85d8116c90087de979e7eb45}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+D\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+E\+D\+G\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+D\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+E\+D\+G\+E\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+D\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+E\+D\+G\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+D\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+E\+D\+G\+E\+\_\+\+F\+L\+AG}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+D\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+E\+D\+G\+E\+\_\+\+F\+L\+AG}{UART0\_PDD\_RXD\_PIN\_ACTIVE\_EDGE\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+R\+X\+D\+\_\+\+P\+I\+N\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+E\+D\+G\+E\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t0___register___masks_gaa8912e7668721bb52173cf2d57d9a2df}{U\+A\+R\+T0\+\_\+\+S2\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+M\+A\+SK}}

Active edge occurs on the RxD pin \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ab418668b9852e792de9f666f82ac02ef}\label{_u_a_r_t0___p_d_d_8h_ab418668b9852e792de9f666f82ac02ef}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Select\+Idle\+Line\+Type@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Select\+Idle\+Line\+Type}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Select\+Idle\+Line\+Type@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Select\+Idle\+Line\+Type}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Select\+Idle\+Line\+Type}{UART0\_PDD\_SelectIdleLineType}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Select\+Idle\+Line\+Type(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Type }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_gae73e3f20d2d62db8a394ae91114f482d}{UART0\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_ga863c39adcb21a4547a5b9fcf85c06767}{UART0\_C1\_ILT\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Type))) \(\backslash\)
  )
\end{DoxyCode}


Sets the idle line type, it determines when the receiver starts counting logic 1s as idle character bits. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Type} & Idle line type. This parameter is of \char`\"{}\+Idle line type constants.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_ab418668b9852e792de9f666f82ac02ef}{UART0\_PDD\_SelectIdleLineType}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t0___p_d_d_8h_ab1cf3cea217f0331221814ef101881a5}{UART0\_PDD\_AFTER\_START\_BIT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_acc7190277dfb3b0faa0f6e81f3934e46}\label{_u_a_r_t0___p_d_d_8h_acc7190277dfb3b0faa0f6e81f3934e46}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Send\+Break@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Send\+Break}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Send\+Break@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Send\+Break}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Send\+Break}{UART0\_PDD\_SendBreak}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Send\+Break(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___u_a_r_t0___register___accessor___macros_ga040e10b824110fe8f17ea29b980de16c}{UART0\_C2\_REG}(PeripheralBase) |= \(\backslash\)
     UART0\_C2\_SBK\_MASK), \(\backslash\)
    (\hyperlink{group___u_a_r_t0___register___accessor___macros_ga040e10b824110fe8f17ea29b980de16c}{UART0\_C2\_REG}(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)\hyperlink{group___u_a_r_t0___register___masks_ga13e4f48ae7752289f4d05530569f86a2}{UART0\_C2\_SBK\_MASK})) \(\backslash\)
  )
\end{DoxyCode}


Send the break character. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_acc7190277dfb3b0faa0f6e81f3934e46}{UART0\_PDD\_SendBreak}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a9eacc03007380825c91335324f391839}\label{_u_a_r_t0___p_d_d_8h_a9eacc03007380825c91335324f391839}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate}{UART0\_PDD\_SetBaudRate}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Baud\+Rate(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Baud\+Rate }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___u_a_r_t0___register___accessor___macros_ga92a738cb5fe10aaf02d85fb5c5b6a936}{UART0\_BDH\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga92a738cb5fe10aaf02d85fb5c5b6a936}{UART0\_BDH\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_ga594b77e6abc9054650d85c9d7e2c4cfa}{UART0\_BDH\_SBR\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint16\_t)(BaudRate) >> 8U)))), \(\backslash\)
    (\hyperlink{group___u_a_r_t0___register___accessor___macros_gab76185bb7da61762628de2ad9b344da0}{UART0\_BDL\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)(BaudRate)) \(\backslash\)
  )
\end{DoxyCode}


Sets new baud rate value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Baud\+Rate} & New baud rate value. This parameter is a 13-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+B\+DH, U\+A\+R\+T0\+\_\+\+B\+DL (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a9eacc03007380825c91335324f391839}{UART0\_PDD\_SetBaudRate}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_aec8ae67aa61f7109925bdd3f42d3e885}\label{_u_a_r_t0___p_d_d_8h_aec8ae67aa61f7109925bdd3f42d3e885}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Break@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Break}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Break@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Break}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Break}{UART0\_PDD\_SetBreak}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Break(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C2\_REG(PeripheralBase) |= \(\backslash\)
     UART0\_C2\_SBK\_MASK \(\backslash\)
  )
\end{DoxyCode}


Set the break signal. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_aec8ae67aa61f7109925bdd3f42d3e885}{UART0\_PDD\_SetBreak}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a1ca7d60d69cc86f0da8ac63d86855ddb}\label{_u_a_r_t0___p_d_d_8h_a1ca7d60d69cc86f0da8ac63d86855ddb}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Break\+Length@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Break\+Length}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Break\+Length@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Break\+Length}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Break\+Length}{UART0\_PDD\_SetBreakLength}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Break\+Length(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Length }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_S2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga60ac479ecfdaf9c926820c8d9fa304a3}{UART0\_S2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_gaeda16004cc22274e11f447311ec15362}{UART0\_S2\_BRK13\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Length))) \(\backslash\)
  )
\end{DoxyCode}


Sets the break transmit character length. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Length} & Break transmit character length value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Break transmit
       character length constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a1ca7d60d69cc86f0da8ac63d86855ddb}{UART0\_PDD\_SetBreakLength}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t0___p_d_d_8h_a564abcba68551695acf65b701af4e221}{UART0\_PDD\_BREAK\_CHARACTER\_10\_11\_12\_BITS});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_af8f4e0d3f892fed48089c69adabac41e}\label{_u_a_r_t0___p_d_d_8h_af8f4e0d3f892fed48089c69adabac41e}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order}{UART0\_PDD\_SetDataShiftOrder}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Shift\+Order(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Order }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_S2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga60ac479ecfdaf9c926820c8d9fa304a3}{UART0\_S2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_ga3d18e7a9445af9999a425598ae57dd1a}{UART0\_S2\_MSBF\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Order))) \(\backslash\)
  )
\end{DoxyCode}


Sets the U\+A\+RT data shift order. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Order} & U\+A\+RT data shift order value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+U\+A\+R\+T data shift order constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_af8f4e0d3f892fed48089c69adabac41e}{UART0\_PDD\_SetDataShiftOrder}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_u_a_r_t0___p_d_d_8h_ad07eb0d789a3b23e95fabf66ca2177c4}{UART0\_PDD\_LSB\_FIRST});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a0b42ae7a677c547f35eca9aeb2a6137b}\label{_u_a_r_t0___p_d_d_8h_a0b42ae7a677c547f35eca9aeb2a6137b}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Width@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Width}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Width@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Width}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Width}{UART0\_PDD\_SetDataWidth}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Data\+Width(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Width }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ( \(\backslash\)
     ((Width) == \hyperlink{_u_a_r_t0___p_d_d_8h_a6807bfd6c7643a23c55f9c1e349e4dbe}{UART0\_PDD\_WIDTH\_8}) ? ( \(\backslash\)
      UART0\_C1\_REG(PeripheralBase) &= \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___u_a_r_t0___register___masks_gabdd6ccef43f8d2a143ed2cbd16b94cf1}{UART0\_C1\_M\_MASK})) : (((Width) == 
      \hyperlink{_u_a_r_t0___p_d_d_8h_a364829fcf5d2ff1daaa56fe4b82efdf7}{UART0\_PDD\_WIDTH\_9}) ? ( \(\backslash\)
      UART0\_C1\_REG(PeripheralBase) |= \(\backslash\)
       UART0\_C1\_M\_MASK) : ( \(\backslash\)
      \hyperlink{group___u_a_r_t0___register___accessor___macros_gae73e3f20d2d62db8a394ae91114f482d}{UART0\_C1\_REG}(PeripheralBase) &= \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___u_a_r_t0___register___masks_gabdd6ccef43f8d2a143ed2cbd16b94cf1}{UART0\_C1\_M\_MASK})) \(\backslash\)
    )), \(\backslash\)
    ( \(\backslash\)
     ((Width) == \hyperlink{_u_a_r_t0___p_d_d_8h_a6807bfd6c7643a23c55f9c1e349e4dbe}{UART0\_PDD\_WIDTH\_8}) ? ( \(\backslash\)
      UART0\_C4\_REG(PeripheralBase) &= \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___u_a_r_t0___register___masks_ga778c67fb72d292b38f63c9381650b13f}{UART0\_C4\_M10\_MASK})) : (((Width) == 
      \hyperlink{_u_a_r_t0___p_d_d_8h_a364829fcf5d2ff1daaa56fe4b82efdf7}{UART0\_PDD\_WIDTH\_9}) ? ( \(\backslash\)
      UART0\_C4\_REG(PeripheralBase) &= \(\backslash\)
       (uint8\_t)(~(uint8\_t)\hyperlink{group___u_a_r_t0___register___masks_ga778c67fb72d292b38f63c9381650b13f}{UART0\_C4\_M10\_MASK})) : ( \(\backslash\)
      UART0\_C4\_REG(PeripheralBase) |= \(\backslash\)
       UART0\_C4\_M10\_MASK) \(\backslash\)
    )) \(\backslash\)
  )
\end{DoxyCode}


Sets the communication width. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Width} & Data width. This parameter is of \char`\"{}\+Data width\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C1, U\+A\+R\+T0\+\_\+\+C4 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a0b42ae7a677c547f35eca9aeb2a6137b}{UART0\_PDD\_SetDataWidth}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_u_a_r_t0___p_d_d_8h_a6807bfd6c7643a23c55f9c1e349e4dbe}{UART0\_PDD\_WIDTH\_8});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a9b3d905d3f0cc3636b31dab66cbc85c1}\label{_u_a_r_t0___p_d_d_8h_a9b3d905d3f0cc3636b31dab66cbc85c1}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Loop\+Mode@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Loop\+Mode}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Loop\+Mode@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Loop\+Mode}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Loop\+Mode}{UART0\_PDD\_SetLoopMode}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Loop\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Loop\+Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((LoopMode) == \hyperlink{_u_a_r_t0___p_d_d_8h_aa264c8b5bb143fa6bb9b6f6ccb61728f}{UART0\_PDD\_LOOP\_MODE\_NORMAL}) ? ( \(\backslash\)
      UART0\_C1\_REG(PeripheralBase) &= \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(~(uint8\_t)\hyperlink{group___u_a_r_t0___register___masks_ga652e29ee005896dc658da4a9f4b45648}{UART0\_C1\_LOOPS\_MASK})) & ( \(\backslash\)
        (uint8\_t)(~(uint8\_t)\hyperlink{group___u_a_r_t0___register___masks_ga746b65fa3c8e5bb60aa81f98984ea2a3}{UART0\_C1\_RSRC\_MASK})))) : (((LoopMode) == 
      \hyperlink{_u_a_r_t0___p_d_d_8h_a0b01a2819f77be678bfe0066a6f7db5b}{UART0\_PDD\_LOOP\_MODE\_LOCAL\_LOOP}) ? ( \(\backslash\)
      UART0\_C1\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_gae73e3f20d2d62db8a394ae91114f482d}{UART0\_C1\_REG}(PeripheralBase) | UART0\_C1\_LOOPS\_MASK)) & ( \(\backslash\)
        (uint8\_t)(~(uint8\_t)\hyperlink{group___u_a_r_t0___register___masks_ga746b65fa3c8e5bb60aa81f98984ea2a3}{UART0\_C1\_RSRC\_MASK})))) : ( \(\backslash\)
      UART0\_C1\_REG(PeripheralBase) |= \(\backslash\)
       (uint8\_t)(UART0\_C1\_LOOPS\_MASK | \hyperlink{group___u_a_r_t0___register___masks_ga746b65fa3c8e5bb60aa81f98984ea2a3}{UART0\_C1\_RSRC\_MASK})) \(\backslash\)
    ) \(\backslash\)
  )
\end{DoxyCode}


Selects the loop mode operation. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Loop\+Mode} & Loop mode. This parameter is of \char`\"{}\+Loop mode\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a9b3d905d3f0cc3636b31dab66cbc85c1}{UART0\_PDD\_SetLoopMode}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t0___p_d_d_8h_aa264c8b5bb143fa6bb9b6f6ccb61728f}{UART0\_PDD\_LOOP\_MODE\_NORMAL});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ac48db6302be51424b2cf4c64479c2cda}\label{_u_a_r_t0___p_d_d_8h_ac48db6302be51424b2cf4c64479c2cda}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address1\+Value@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address1\+Value}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address1\+Value@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address1\+Value}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address1\+Value}{UART0\_PDD\_SetMatchAddress1Value}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address1\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Address }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_MA1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Address) \(\backslash\)
  )
\end{DoxyCode}


Sets a new match address 1 value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Address} & Match address 1 value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_ac48db6302be51424b2cf4c64479c2cda}{UART0\_PDD\_SetMatchAddress1Value}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ab62b4c456257eb6e85e75022c1cc9ed2}\label{_u_a_r_t0___p_d_d_8h_ab62b4c456257eb6e85e75022c1cc9ed2}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address2\+Value@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address2\+Value}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address2\+Value@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address2\+Value}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address2\+Value}{UART0\_PDD\_SetMatchAddress2Value}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Match\+Address2\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Address }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_MA2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Address) \(\backslash\)
  )
\end{DoxyCode}


Sets a new match address 2 value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Address} & Match address 2 value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_ab62b4c456257eb6e85e75022c1cc9ed2}{UART0\_PDD\_SetMatchAddress2Value}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a97331ad2e94a297baa8cbf6e5883d1fa}\label{_u_a_r_t0___p_d_d_8h_a97331ad2e94a297baa8cbf6e5883d1fa}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Oversampling\+Ratio@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Oversampling\+Ratio}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Oversampling\+Ratio@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Oversampling\+Ratio}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Oversampling\+Ratio}{UART0\_PDD\_SetOversamplingRatio}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Oversampling\+Ratio(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Ratio }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga3f4e82f4aa7ddbd86f04a6acff85b938}{UART0\_C4\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_gaf0fa80f61dd1507cc4e5383553ec1182}{UART0\_C4\_OSR\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Ratio))) \(\backslash\)
  )
\end{DoxyCode}


Set baud rate oversampling ratio. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Ratio} & Baud rate oversampling ratio. This parameter is a 5-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a97331ad2e94a297baa8cbf6e5883d1fa}{UART0\_PDD\_SetOversamplingRatio}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_adef16c78496c80492e732beb342e7d1e}\label{_u_a_r_t0___p_d_d_8h_adef16c78496c80492e732beb342e7d1e}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Parity@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Parity}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Parity@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Parity}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Parity}{UART0\_PDD\_SetParity}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Parity(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Parity }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_gae73e3f20d2d62db8a394ae91114f482d}{UART0\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)0x3U))) | ( \(\backslash\)
      (uint8\_t)(Parity))) \(\backslash\)
  )
\end{DoxyCode}


Sets a communication parity type. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Parity} & Parity type. This parameter is of \char`\"{}\+Parity types\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_adef16c78496c80492e732beb342e7d1e}{UART0\_PDD\_SetParity}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_u_a_r_t0___p_d_d_8h_aca3f5d9ff0d3113d5676799831a9e620}{UART0\_PDD\_PARITY\_NONE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a558b520b6c982adefdbc3e92505e700e}\label{_u_a_r_t0___p_d_d_8h_a558b520b6c982adefdbc3e92505e700e}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Position\+Of\+Parity\+Bit@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Position\+Of\+Parity\+Bit}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Position\+Of\+Parity\+Bit@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Position\+Of\+Parity\+Bit}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Position\+Of\+Parity\+Bit}{UART0\_PDD\_SetPositionOfParityBit}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Position\+Of\+Parity\+Bit(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Position }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga3f4e82f4aa7ddbd86f04a6acff85b938}{UART0\_C4\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_ga778c67fb72d292b38f63c9381650b13f}{UART0\_C4\_M10\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Position))) \(\backslash\)
  )
\end{DoxyCode}


Sets the position of the parity bit. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Position} & Position of a parity bit. This parameter is of \char`\"{}\+Position of a
       parity bit\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a558b520b6c982adefdbc3e92505e700e}{UART0\_PDD\_SetPositionOfParityBit}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t0___p_d_d_8h_abf66d4f78bbddc77acb6ca2feb000b83}{UART0\_PDD\_PARITY\_BIT\_POSITION\_9});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a629438468752f9e3c53ace6a7f64a633}\label{_u_a_r_t0___p_d_d_8h_a629438468752f9e3c53ace6a7f64a633}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Receiver\+Power\+State@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Receiver\+Power\+State}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Receiver\+Power\+State@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Receiver\+Power\+State}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Receiver\+Power\+State}{UART0\_PDD\_SetReceiverPowerState}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Receiver\+Power\+State(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga040e10b824110fe8f17ea29b980de16c}{UART0\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_gae7b3477741c9fb0783930456da17ac03}{UART0\_C2\_RWU\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Places the receiver in a standby state where it waits for automatic hardware detection of a selected wakeup condition. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Receiver power state to be set. This parameter is of \char`\"{}\+Receiver
       power states.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a629438468752f9e3c53ace6a7f64a633}{UART0\_PDD\_SetReceiverPowerState}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t0___p_d_d_8h_a8438d4920a9ec5e45060bf7a7d3c6e08}{UART0\_PDD\_POWER\_NORMAL});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ac2916f4210bd913a9dc514b50d85bebf}\label{_u_a_r_t0___p_d_d_8h_ac2916f4210bd913a9dc514b50d85bebf}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Stop\+Bit\+Length@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Stop\+Bit\+Length}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Stop\+Bit\+Length@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Stop\+Bit\+Length}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Stop\+Bit\+Length}{UART0\_PDD\_SetStopBitLength}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Stop\+Bit\+Length(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Length }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_BDH\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga92a738cb5fe10aaf02d85fb5c5b6a936}{UART0\_BDH\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_gaed905f161d823efa3beca3e0e93d39ff}{UART0\_BDH\_SBNS\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Length))) \(\backslash\)
  )
\end{DoxyCode}


Sets the number of stop bits. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Length} & Stop bit length. This parameter is of \char`\"{}\+Stop bit lengths\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+B\+DH. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_ac2916f4210bd913a9dc514b50d85bebf}{UART0\_PDD\_SetStopBitLength}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t0___p_d_d_8h_ae5a255a27038da2971abf1191aebdba6}{UART0\_PDD\_STOP\_BIT\_LEN\_1});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ae7727f6d58af5f38a60165d70de2e07d}\label{_u_a_r_t0___p_d_d_8h_ae7727f6d58af5f38a60165d70de2e07d}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Pin\+Data\+Direction@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Pin\+Data\+Direction}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Pin\+Data\+Direction@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Pin\+Data\+Direction}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Pin\+Data\+Direction}{UART0\_PDD\_SetTxPinDataDirection}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Tx\+Pin\+Data\+Direction(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Direction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C3\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_ga35fad3cd1f0ba155d9633ee934e8558b}{UART0\_C3\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_gae1d9928e86dff5aff4ba866ce4c26476}{UART0\_C3\_TXDIR\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Direction))) \(\backslash\)
  )
\end{DoxyCode}


Sets the transmitter pin data direction in single-\/wire mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Direction} & Transmitter pin data direction value. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Transmitter pin
       data direction (in single-\/wire mode) constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_ae7727f6d58af5f38a60165d70de2e07d}{UART0\_PDD\_SetTxPinDataDirection}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t0___p_d_d_8h_a052662b7173da95300a2ee5e7a396165}{UART0\_PDD\_TX\_PIN\_IS\_AN\_INPUT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_afdd1f56f86e9918807a2f50261da5940}\label{_u_a_r_t0___p_d_d_8h_afdd1f56f86e9918807a2f50261da5940}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Condition@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Condition}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Condition@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Condition}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Condition}{UART0\_PDD\_SetWakeupCondition}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Set\+Wakeup\+Condition(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Condition }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___u_a_r_t0___register___accessor___macros_gae73e3f20d2d62db8a394ae91114f482d}{UART0\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___u_a_r_t0___register___masks_ga1c197c081ab6caac9a511196ca179a12}{UART0\_C1\_WAKE\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Condition))) \(\backslash\)
  )
\end{DoxyCode}


Sets the wake-\/up condition. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Condition} & Wake-\/up condition. This parameter is of \char`\"{}\+Wake-\/up condition
       constants.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_afdd1f56f86e9918807a2f50261da5940}{UART0\_PDD\_SetWakeupCondition}(<peripheral>\_BASE\_PTR,
\hyperlink{_u_a_r_t0___p_d_d_8h_a18a449c660251236e472e852a424b54d}{UART0\_PDD\_BY\_IDLE\_LINE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ae5a255a27038da2971abf1191aebdba6}\label{_u_a_r_t0___p_d_d_8h_ae5a255a27038da2971abf1191aebdba6}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+1@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+1}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+1@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+1}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+1}{UART0\_PDD\_STOP\_BIT\_LEN\_1}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+1~0U}

One stop bit. \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_aed62fcd86b331ab8a84d6a5e38caa4a0}\label{_u_a_r_t0___p_d_d_8h_aed62fcd86b331ab8a84d6a5e38caa4a0}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+2@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+2}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+2@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+2}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+2}{UART0\_PDD\_STOP\_BIT\_LEN\_2}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+S\+T\+O\+P\+\_\+\+B\+I\+T\+\_\+\+L\+E\+N\+\_\+2~0x20U}

Two stop bits. \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_abe5bc326529ece3cdc0578a97d4e6d19}\label{_u_a_r_t0___p_d_d_8h_abe5bc326529ece3cdc0578a97d4e6d19}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+A\+T\+A\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+A\+T\+A\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+A\+T\+A\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+A\+T\+A\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+A\+T\+A\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG}{UART0\_PDD\_TX\_DATA\_EMPTY\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+D\+A\+T\+A\+\_\+\+E\+M\+P\+T\+Y\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t0___register___masks_ga54aac82fa657a6a49064908004abc80d}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+T\+D\+R\+E\+\_\+\+M\+A\+SK}}

Transmitter F\+I\+FO word count is at or below watermark \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a98f29e2ff42e62e272a6e064c4404e34}\label{_u_a_r_t0___p_d_d_8h_a98f29e2ff42e62e272a6e064c4404e34}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG}{UART0\_PDD\_TX\_IDLE\_FLAG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+I\+D\+L\+E\+\_\+\+F\+L\+AG~\hyperlink{group___u_a_r_t0___register___masks_ga0d63e21fc62457b6a441c82d0ed21980}{U\+A\+R\+T0\+\_\+\+S1\+\_\+\+T\+C\+\_\+\+M\+A\+SK}}

No transmission in progress (transmission activity complete) \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a052662b7173da95300a2ee5e7a396165}\label{_u_a_r_t0___p_d_d_8h_a052662b7173da95300a2ee5e7a396165}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+I\+N\+P\+UT@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+I\+N\+P\+UT}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+I\+N\+P\+UT@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+I\+N\+P\+UT}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+I\+N\+P\+UT}{UART0\_PDD\_TX\_PIN\_IS\_AN\_INPUT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+I\+N\+P\+UT~0U}

TxD pin is an input in single wire mode \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a0df4dd93819305b3c70e823aa0eb131e}\label{_u_a_r_t0___p_d_d_8h_a0df4dd93819305b3c70e823aa0eb131e}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+O\+U\+T\+P\+UT@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+O\+U\+T\+P\+UT}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+O\+U\+T\+P\+UT@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+O\+U\+T\+P\+UT}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+O\+U\+T\+P\+UT}{UART0\_PDD\_TX\_PIN\_IS\_AN\_OUTPUT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+I\+S\+\_\+\+A\+N\+\_\+\+O\+U\+T\+P\+UT~0x20U}

TxD pin is an output in single wire mode \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_aacb41852dcb7b0626eb69b67107ad988}\label{_u_a_r_t0___p_d_d_8h_aacb41852dcb7b0626eb69b67107ad988}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+10@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+10}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+10@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+10}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+10}{UART0\_PDD\_WIDTH\_10}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+10~0x2U}

10-\/bit communication \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a6807bfd6c7643a23c55f9c1e349e4dbe}\label{_u_a_r_t0___p_d_d_8h_a6807bfd6c7643a23c55f9c1e349e4dbe}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+8@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+8}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+8@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+8}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+8}{UART0\_PDD\_WIDTH\_8}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+8~0U}

8-\/bit communication \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a364829fcf5d2ff1daaa56fe4b82efdf7}\label{_u_a_r_t0___p_d_d_8h_a364829fcf5d2ff1daaa56fe4b82efdf7}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+9@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+9}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+9@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+9}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+9}{UART0\_PDD\_WIDTH\_9}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+W\+I\+D\+T\+H\+\_\+9~0x1U}

9-\/bit communication \mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a9c7b4473d6b258219330a2d163129f59}\label{_u_a_r_t0___p_d_d_8h_a9c7b4473d6b258219330a2d163129f59}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+High\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+High\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+High\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+High\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+High\+Reg}{UART0\_PDD\_WriteBaudRateHighReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_BDH\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into baud rate high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the baud rate high register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+B\+DH. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a9c7b4473d6b258219330a2d163129f59}{UART0\_PDD\_WriteBaudRateHighReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_aa29d7979bf9d0f179894fad213ac6c2c}\label{_u_a_r_t0___p_d_d_8h_aa29d7979bf9d0f179894fad213ac6c2c}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Low\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Low\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Low\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Low\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Low\+Reg}{UART0\_PDD\_WriteBaudRateLowReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Baud\+Rate\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_BDL\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into baud rate low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the baud rate low register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+B\+DL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_aa29d7979bf9d0f179894fad213ac6c2c}{UART0\_PDD\_WriteBaudRateLowReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a244064741792bc34658674184774310b}\label{_u_a_r_t0___p_d_d_8h_a244064741792bc34658674184774310b}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}{UART0\_PDD\_WriteControl2Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into control 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the control 2 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a244064741792bc34658674184774310b}{UART0\_PDD\_WriteControl2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a47fce17f299a5cb14c13bea4d384cd9a}\label{_u_a_r_t0___p_d_d_8h_a47fce17f299a5cb14c13bea4d384cd9a}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}{UART0\_PDD\_WriteControl3Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C3\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into control 3 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the control 3 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a47fce17f299a5cb14c13bea4d384cd9a}{UART0\_PDD\_WriteControl3Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ad486e38b5fb2c4513131fbe5f3fd80d4}\label{_u_a_r_t0___p_d_d_8h_ad486e38b5fb2c4513131fbe5f3fd80d4}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg}{UART0\_PDD\_WriteControl4Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into control 4 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the control 4 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_ad486e38b5fb2c4513131fbe5f3fd80d4}{UART0\_PDD\_WriteControl4Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ad1b8025f71215e74e6611977bf65f35a}\label{_u_a_r_t0___p_d_d_8h_ad1b8025f71215e74e6611977bf65f35a}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg}{UART0\_PDD\_WriteControl5Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_C5\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into control 5 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the control 5 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_ad1b8025f71215e74e6611977bf65f35a}{UART0\_PDD\_WriteControl5Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ae1ccb9c1e08ba2f4b7f795a098170d52}\label{_u_a_r_t0___p_d_d_8h_ae1ccb9c1e08ba2f4b7f795a098170d52}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg}{UART0\_PDD\_WriteDataReg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Data\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_D\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into data register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the data register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+D. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_ae1ccb9c1e08ba2f4b7f795a098170d52}{UART0\_PDD\_WriteDataReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a115cd1c23b631ecc6d5e1aad85e98b3d}\label{_u_a_r_t0___p_d_d_8h_a115cd1c23b631ecc6d5e1aad85e98b3d}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address1\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address1\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address1\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address1\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address1\+Reg}{UART0\_PDD\_WriteMatchAddress1Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_MA1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into match address 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the match address 1 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a115cd1c23b631ecc6d5e1aad85e98b3d}{UART0\_PDD\_WriteMatchAddress1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a475a9dc9e243d9c9227571b6b80f9b3a}\label{_u_a_r_t0___p_d_d_8h_a475a9dc9e243d9c9227571b6b80f9b3a}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address2\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address2\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address2\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address2\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address2\+Reg}{UART0\_PDD\_WriteMatchAddress2Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Match\+Address2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_MA2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into match address 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the match address 2 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+M\+A2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a475a9dc9e243d9c9227571b6b80f9b3a}{UART0\_PDD\_WriteMatchAddress2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_ad0d2989f7a6aac8b6485bf72167f2a3f}\label{_u_a_r_t0___p_d_d_8h_ad0d2989f7a6aac8b6485bf72167f2a3f}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Status1\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Status1\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Status1\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Status1\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Status1\+Reg}{UART0\_PDD\_WriteStatus1Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Status1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_S1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into status 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the status 1 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_ad0d2989f7a6aac8b6485bf72167f2a3f}{UART0\_PDD\_WriteStatus1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_u_a_r_t0___p_d_d_8h_a6c1fa936e97c591614e7b4950d3c64cd}\label{_u_a_r_t0___p_d_d_8h_a6c1fa936e97c591614e7b4950d3c64cd}} 
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}!U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Status2\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Status2\+Reg}}
\index{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Status2\+Reg@{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Status2\+Reg}!U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h@{U\+A\+R\+T0\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Status2\+Reg}{UART0\_PDD\_WriteStatus2Reg}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+P\+D\+D\+\_\+\+Write\+Status2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    UART0\_S2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into status 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the status 2 register. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: U\+A\+R\+T0\+\_\+\+S2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_u_a_r_t0___p_d_d_8h_a6c1fa936e97c591614e7b4950d3c64cd}{UART0\_PDD\_WriteStatus2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
