and2_output_verilog.v
/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/auto_3x3_osu/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/and2_output_verilog.v
./SRC/and2_autocheck_top_tb.v
/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/auto_3x3_osu/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH/SRC/and2_autocheck_top_tb.v
