testbench_bd_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/testbench_bd/ip/testbench_bd_processing_system7_0_0/sim/testbench_bd_processing_system7_0_0.v,incdir="$ref_dir/../../../../zybo.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl"incdir="$ref_dir/../../../../zybo.srcs/sources_1/bd/testbench_bd/ipshared/6b56/hdl"incdir="../../../../zybo.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl"incdir="../../../../zybo.srcs/sources_1/bd/testbench_bd/ipshared/6b56/hdl"
testbench_bd.v,verilog,xil_defaultlib,../../../bd/testbench_bd/sim/testbench_bd.v,incdir="$ref_dir/../../../../zybo.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl"incdir="$ref_dir/../../../../zybo.srcs/sources_1/bd/testbench_bd/ipshared/6b56/hdl"incdir="../../../../zybo.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl"incdir="../../../../zybo.srcs/sources_1/bd/testbench_bd/ipshared/6b56/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
