$date
	Wed Apr 30 10:16:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top_tb $end
$var wire 1 ! sclk $end
$var wire 1 " mosi $end
$var wire 1 # cs_n $end
$var reg 1 $ button $end
$var reg 1 % clk $end
$scope module dut $end
$var wire 1 $ button $end
$var wire 1 % clk $end
$var wire 1 ! sclk $end
$var wire 1 " mosi $end
$var wire 1 # cs_n $end
$var wire 1 & busy $end
$var reg 18 ' packet [17:0] $end
$var reg 1 ( send $end
$scope module u_spi_master $end
$var wire 1 % clk $end
$var wire 18 ) data_in [17:0] $end
$var wire 1 ( send $end
$var wire 1 ! sclk $end
$var wire 1 & busy $end
$var reg 5 * bit_cnt [4:0] $end
$var reg 8 + clk_div [7:0] $end
$var reg 1 # cs_n $end
$var reg 1 " mosi $end
$var reg 18 , shift_reg [17:0] $end
$var reg 2 - state [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 -
b0 ,
b0 +
b0 *
bx )
0(
bx '
0&
0%
1$
x#
x"
0!
$end
#42
0"
1#
b1 +
1%
#84
0%
#126
b10 +
1%
#168
0%
#210
b11 +
1%
#252
0%
#294
b100 +
1%
#336
0%
#378
b101 +
1%
#420
0%
#462
b110 +
1%
#504
0%
#546
b111 +
1%
#588
0%
#630
b1000 +
1%
#672
0%
#714
b1001 +
1%
#756
0%
#798
b1010 +
1%
#840
0%
#882
b1011 +
1%
#924
0%
#966
b1100 +
1%
#1000
0$
#1008
0%
#1050
b1101 +
1(
b1111101001 '
b1111101001 )
1%
#1092
0%
#1134
1&
b1 -
b10010 *
b1111101001 ,
b1110 +
1%
#1176
0%
#1218
0#
b1111 +
0(
1%
#1260
0%
#1302
b10000 +
1%
#1344
0%
#1386
b10001 +
1%
#1428
0%
#1470
b10010 +
1%
#1500
1$
#1512
0%
#1554
b10011 +
1%
#1596
0%
#1638
b10100 +
1%
#1680
0%
#1722
b10101 +
1%
#1764
0%
#1806
b10110 +
1%
#1848
0%
#1890
b10111 +
1%
#1932
0%
#1974
b11000 +
1%
#2016
0%
#2058
b11001 +
1%
#2100
0%
#2142
b11010 +
1%
#2184
0%
#2226
b11011 +
1%
#2268
0%
#2310
b11100 +
1%
#2352
0%
#2394
b11101 +
1%
#2436
0%
#2478
b11110 +
1%
#2520
0%
#2562
b11111 +
1%
#2604
0%
#2646
1!
b100000 +
1%
#2688
0%
#2730
b100001 +
1%
#2772
0%
#2814
b100010 +
1%
#2856
0%
#2898
b100011 +
1%
#2940
0%
#2982
b100100 +
1%
#3024
0%
#3066
b100101 +
1%
#3108
0%
#3150
b100110 +
1%
#3192
0%
#3234
b100111 +
1%
#3276
0%
#3318
b101000 +
1%
#3360
0%
#3402
b101001 +
1%
#3444
0%
#3486
b101010 +
1%
#3528
0%
#3570
b101011 +
1%
#3612
0%
#3654
b101100 +
1%
#3696
0%
#3738
b101101 +
1%
#3780
0%
#3822
b101110 +
1%
#3864
0%
#3906
b101111 +
1%
#3948
0%
#3990
b110000 +
1%
#4032
0%
#4074
b110001 +
1%
#4116
0%
#4158
b110010 +
1%
#4200
0%
#4242
b110011 +
1%
#4284
0%
#4326
b110100 +
1%
#4368
0%
#4410
b110101 +
1%
#4452
0%
#4494
b110110 +
1%
#4536
0%
#4578
b110111 +
1%
#4620
0%
#4662
b111000 +
1%
#4704
0%
#4746
b111001 +
1%
#4788
0%
#4830
b111010 +
1%
#4872
0%
#4914
b111011 +
1%
#4956
0%
#4998
b111100 +
1%
#5040
0%
#5082
b111101 +
1%
#5124
0%
#5166
b111110 +
1%
#5208
0%
#5250
b111111 +
1%
#5292
0%
#5334
0!
b1000000 +
1%
#5376
0%
#5418
b1000001 +
1%
#5460
0%
#5502
b1000010 +
1%
#5544
0%
#5586
b1000011 +
1%
#5628
0%
#5670
b1000100 +
1%
#5712
0%
#5754
b1000101 +
1%
#5796
0%
#5838
b1000110 +
1%
#5880
0%
#5922
b1000111 +
1%
#5964
0%
#6006
b1001000 +
1%
#6048
0%
#6090
b1001001 +
1%
#6132
0%
#6174
b1001010 +
1%
#6216
0%
#6258
b1001011 +
1%
#6300
0%
#6342
b1001100 +
1%
#6384
0%
#6426
b1001101 +
1%
#6468
0%
#6500
