-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "05/07/2024 12:34:40"

-- 
-- Device: Altera EP2C20F484C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	sisa IS
    PORT (
	CLOCK_50 : IN std_logic;
	SRAM_ADDR : OUT std_logic_vector(17 DOWNTO 0);
	SRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	SRAM_UB_N : OUT std_logic;
	SRAM_LB_N : OUT std_logic;
	SRAM_CE_N : OUT std_logic;
	SRAM_OE_N : OUT std_logic;
	SRAM_WE_N : OUT std_logic;
	LEDG : OUT std_logic_vector(7 DOWNTO 0);
	LEDR : OUT std_logic_vector(7 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0)
	);
END sisa;

-- Design Ports Information
-- SRAM_DQ[0]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[2]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[3]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[4]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[5]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[6]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[7]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[8]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[9]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[10]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[11]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[12]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[14]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[15]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[0]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[1]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[2]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[3]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[4]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[7]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[8]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[9]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[10]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[11]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[12]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[13]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[14]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[15]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[16]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[17]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_UB_N	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_LB_N	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_CE_N	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_OE_N	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_WE_N	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SW[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF sisa IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SRAM_ADDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_SRAM_UB_N : std_logic;
SIGNAL ww_SRAM_LB_N : std_logic;
SIGNAL ww_SRAM_CE_N : std_logic;
SIGNAL ww_SRAM_OE_N : std_logic;
SIGNAL ww_SRAM_WE_N : std_logic;
SIGNAL ww_LEDG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \io|regs_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io|regs_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io|regs_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \clock8_counter[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Add0~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~71_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~74_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~77_combout\ : std_logic;
SIGNAL \io|regs[8][0]~regout\ : std_logic;
SIGNAL \io|regs[7][2]~regout\ : std_logic;
SIGNAL \io|regs[8][3]~regout\ : std_logic;
SIGNAL \io|regs[8][4]~regout\ : std_logic;
SIGNAL \io|regs_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \io|regs_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \pro0|co|Add1~10_combout\ : std_logic;
SIGNAL \pro0|co|Add1~18_combout\ : std_logic;
SIGNAL \pro0|co|Add1~26_combout\ : std_logic;
SIGNAL \pro0|co|Add1~30_combout\ : std_logic;
SIGNAL \pro0|co|Add1~34_combout\ : std_logic;
SIGNAL \pro0|co|Add1~38_combout\ : std_logic;
SIGNAL \pro0|co|Add1~42_combout\ : std_logic;
SIGNAL \pro0|co|Add1~50_combout\ : std_logic;
SIGNAL \pro0|co|Add1~55\ : std_logic;
SIGNAL \pro0|co|Add1~58_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][1]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[1]~0_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[6][1]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[1]~1_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[1][1]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][1]~regout\ : std_logic;
SIGNAL \pro0|co|c0|op[0]~4_combout\ : std_logic;
SIGNAL \pro0|co|c0|op[2]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][0]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[0][0]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][0]~regout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][15]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][15]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][2]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][2]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux29~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux29~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][2]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][3]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][4]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux27~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux27~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux26~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][5]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][6]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][6]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][8]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][8]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][9]~regout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][10]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][10]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][12]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][13]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[5][10]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[6][10]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[5]~48_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[5]~49_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[6]~56_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[6]~57_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[1][7]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[9]~76_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[9]~77_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[13]~102_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[14]~106_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[14]~108_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[14]~109_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[14]~110_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|output~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|output~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|output~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|output~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|output~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~40_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~42_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~43_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~44_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~45_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~46_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~47_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~48_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~49_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~50_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~51_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~55_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~56_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~57_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~58_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~59_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~60_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|output~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~64_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|output~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|output~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|output~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~70_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|output~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~80_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~81_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~82_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~83_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~84_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~89_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~90_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~91_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal0~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~97_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~99_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~100_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~101_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~102_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~103_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~104_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~105_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~9_combout\ : std_logic;
SIGNAL \io|regs[7][1]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~3_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~5_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][1]~8_combout\ : std_logic;
SIGNAL \io|regs[7][0]~regout\ : std_logic;
SIGNAL \pro0|e0|Selector15~1_combout\ : std_logic;
SIGNAL \pro0|e0|Selector15~2_combout\ : std_logic;
SIGNAL \pro0|e0|Selector15~3_combout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux31~2_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~20_combout\ : std_logic;
SIGNAL \pro0|e0|Selector7~0_combout\ : std_logic;
SIGNAL \pro0|e0|Selector7~1_combout\ : std_logic;
SIGNAL \pro0|e0|Selector7~2_combout\ : std_logic;
SIGNAL \pro0|e0|Selector7~3_combout\ : std_logic;
SIGNAL \pro0|e0|Selector7~4_combout\ : std_logic;
SIGNAL \io|regs[8][2]~regout\ : std_logic;
SIGNAL \pro0|e0|Selector13~1_combout\ : std_logic;
SIGNAL \pro0|e0|Selector13~2_combout\ : std_logic;
SIGNAL \pro0|e0|Selector13~3_combout\ : std_logic;
SIGNAL \io|regs[7][3]~regout\ : std_logic;
SIGNAL \pro0|e0|Selector12~1_combout\ : std_logic;
SIGNAL \pro0|e0|Selector12~2_combout\ : std_logic;
SIGNAL \pro0|e0|Selector12~3_combout\ : std_logic;
SIGNAL \io|regs[7][4]~regout\ : std_logic;
SIGNAL \pro0|e0|Selector11~1_combout\ : std_logic;
SIGNAL \pro0|e0|Selector11~2_combout\ : std_logic;
SIGNAL \pro0|e0|Selector11~3_combout\ : std_logic;
SIGNAL \io|regs[7][7]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux21~0_combout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux21~1_combout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux24~0_combout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux24~1_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~26_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal15~0_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal15~1_combout\ : std_logic;
SIGNAL \pro0|co|c0|take_branch~0_combout\ : std_logic;
SIGNAL \pro0|co|c0|Mux0~0_combout\ : std_logic;
SIGNAL \pro0|co|Add1~28_combout\ : std_logic;
SIGNAL \pro0|co|Add1~32_combout\ : std_logic;
SIGNAL \pro0|co|Add1~36_combout\ : std_logic;
SIGNAL \pro0|co|Add1~40_combout\ : std_logic;
SIGNAL \pro0|co|Add1~60_combout\ : std_logic;
SIGNAL \io|regs~10_combout\ : std_logic;
SIGNAL \io|regs~11_combout\ : std_logic;
SIGNAL \io|regs~12_combout\ : std_logic;
SIGNAL \io|regs~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~35_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~36_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~32_combout\ : std_logic;
SIGNAL \CLOCK_50~combout\ : std_logic;
SIGNAL \CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \io|regs[7][2]~feeder_combout\ : std_logic;
SIGNAL \io|regs[8][3]~feeder_combout\ : std_logic;
SIGNAL \io|regs[7][7]~feeder_combout\ : std_logic;
SIGNAL \io|regs_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \io|regs_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][1]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][0]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][15]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][15]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][6]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][8]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][10]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][12]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[6][10]~feeder_combout\ : std_logic;
SIGNAL \SRAM_DQ[0]~0\ : std_logic;
SIGNAL \SRAM_DQ[1]~1\ : std_logic;
SIGNAL \SRAM_DQ[2]~2\ : std_logic;
SIGNAL \SRAM_DQ[3]~3\ : std_logic;
SIGNAL \SRAM_DQ[4]~4\ : std_logic;
SIGNAL \SRAM_DQ[5]~5\ : std_logic;
SIGNAL \SRAM_DQ[6]~6\ : std_logic;
SIGNAL \SRAM_DQ[7]~7\ : std_logic;
SIGNAL \SRAM_DQ[8]~8\ : std_logic;
SIGNAL \SRAM_DQ[9]~9\ : std_logic;
SIGNAL \SRAM_DQ[10]~10\ : std_logic;
SIGNAL \SRAM_DQ[11]~11\ : std_logic;
SIGNAL \SRAM_DQ[12]~12\ : std_logic;
SIGNAL \SRAM_DQ[13]~13\ : std_logic;
SIGNAL \SRAM_DQ[14]~14\ : std_logic;
SIGNAL \SRAM_DQ[15]~15\ : std_logic;
SIGNAL \pro0|co|m0|state.DEMW~0_combout\ : std_logic;
SIGNAL \pro0|co|m0|state.DEMW~regout\ : std_logic;
SIGNAL \pro0|co|ir~3_combout\ : std_logic;
SIGNAL \pro0|co|ir~1_combout\ : std_logic;
SIGNAL \pro0|co|ir~4_combout\ : std_logic;
SIGNAL \pro0|co|ir~5_combout\ : std_logic;
SIGNAL \pro0|co|c0|regfile_input.MEM~0_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal3~5_combout\ : std_logic;
SIGNAL \pro0|e0|Selector9~1_combout\ : std_logic;
SIGNAL \pro0|co|ir~6_combout\ : std_logic;
SIGNAL \pro0|co|c0|word_byte~0_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_UB_N~2_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal3~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~5_combout\ : std_logic;
SIGNAL \pro0|co|ir~15_combout\ : std_logic;
SIGNAL \pro0|co|ir~9_combout\ : std_logic;
SIGNAL \pro0|co|ir~8_combout\ : std_logic;
SIGNAL \pro0|co|ir~7_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal11~0_combout\ : std_logic;
SIGNAL \pro0|co|ir~11_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal3~1_combout\ : std_logic;
SIGNAL \pro0|co|c0|reti~combout\ : std_logic;
SIGNAL \pro0|co|ir~13_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[3][1]~12_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~22_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[3][0]~regout\ : std_logic;
SIGNAL \pro0|co|c0|addr_b~0_combout\ : std_logic;
SIGNAL \pro0|co|c0|addr_b[1]~1_combout\ : std_logic;
SIGNAL \pro0|co|ir~0_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[2][13]~0_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~18_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[2][0]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux31~3_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[5][11]~6_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~17_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[5][0]~regout\ : std_logic;
SIGNAL \pro0|co|ir~12_combout\ : std_logic;
SIGNAL \pro0|co|c0|reti~0_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[7][10]~14_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~23_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[7][0]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[6][0]~2_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~19_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[6][0]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~21_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[4][1]~10_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[4][0]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux31~0_combout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux31~1_combout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux31~4_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~16_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[1][5]~4_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[1][0]~regout\ : std_logic;
SIGNAL \pro0|co|ir~2_combout\ : std_logic;
SIGNAL \pro0|co|m0|Selector1~1_combout\ : std_logic;
SIGNAL \pro0|co|m0|Selector1~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][1]~4_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][0]~regout\ : std_logic;
SIGNAL \pro0|co|c0|addr_a[2]~0_combout\ : std_logic;
SIGNAL \pro0|co|c0|sel_reg_out~combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[0]~10_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[0]~11_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal3~0_combout\ : std_logic;
SIGNAL \pro0|co|ir~14_combout\ : std_logic;
SIGNAL \pro0|co|c0|addr_a[1]~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][0]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[0]~12_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[0]~13_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][1]~7_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][0]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[0]~14_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[0]~15_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[0]~16_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][1]~9_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][0]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[0]~17_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[0]~18_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[0]~19_combout\ : std_logic;
SIGNAL \pro0|co|c0|op_group~0_combout\ : std_logic;
SIGNAL \pro0|co|c0|op~0_combout\ : std_logic;
SIGNAL \pro0|co|c0|op[0]~3_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal3~2_combout\ : std_logic;
SIGNAL \pro0|co|ir~10_combout\ : std_logic;
SIGNAL \pro0|co|c0|op[1]~8_combout\ : std_logic;
SIGNAL \pro0|co|c0|op[1]~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~3_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~4_combout\ : std_logic;
SIGNAL \pro0|co|c0|immed_x2~0_combout\ : std_logic;
SIGNAL \pro0|e0|y[0]~2_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal3~3_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal11~1_combout\ : std_logic;
SIGNAL \pro0|co|c0|op_group~1_combout\ : std_logic;
SIGNAL \pro0|co|c0|op_group~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~0_combout\ : std_logic;
SIGNAL \pro0|co|c0|op~2_combout\ : std_logic;
SIGNAL \pro0|co|c0|op[2]~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~1_combout\ : std_logic;
SIGNAL \pro0|co|c0|immed[7]~2_combout\ : std_logic;
SIGNAL \clock8_counter[0]~2_combout\ : std_logic;
SIGNAL \clock8_counter[1]~1_combout\ : std_logic;
SIGNAL \clock8_counter[2]~0_combout\ : std_logic;
SIGNAL \clock8_counter[2]~clkctrl_outclk\ : std_logic;
SIGNAL \pro0|co|m0|Selector1~0_combout\ : std_logic;
SIGNAL \pro0|co|c0|addr_b[2]~3_combout\ : std_logic;
SIGNAL \io|process_0~3_combout\ : std_logic;
SIGNAL \io|process_0~4_combout\ : std_logic;
SIGNAL \pro0|e0|Selector7~5_combout\ : std_logic;
SIGNAL \pro0|e0|Selector9~0_combout\ : std_logic;
SIGNAL \pro0|co|ir~16_combout\ : std_logic;
SIGNAL \pro0|co|c0|sequencing_mode~0_combout\ : std_logic;
SIGNAL \pro0|e0|y[4]~8_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal10~0_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal10~1_combout\ : std_logic;
SIGNAL \pro0|co|c0|immed[0]~4_combout\ : std_logic;
SIGNAL \pro0|co|c0|immed[1]~0_combout\ : std_logic;
SIGNAL \pro0|co|Add1~1\ : std_logic;
SIGNAL \pro0|co|Add1~2_combout\ : std_logic;
SIGNAL \pro0|e0|Add0~0_combout\ : std_logic;
SIGNAL \pro0|co|Add1~4_combout\ : std_logic;
SIGNAL \pro0|e0|y[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~9_combout\ : std_logic;
SIGNAL \pro0|co|c0|op[0]~1_combout\ : std_logic;
SIGNAL \pro0|co|c0|op[0]~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~6_combout\ : std_logic;
SIGNAL \pro0|co|c0|op_group[0]~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~10_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \pro0|co|c0|addr_a[0]~2_combout\ : std_logic;
SIGNAL \pro0|co|c0|addr_b[0]~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][1]~10_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][1]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][1]~6_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][1]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux30~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux30~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][1]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][1]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][1]~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][1]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][1]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux30~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux30~1_combout\ : std_logic;
SIGNAL \io|regs[8][1]~0_combout\ : std_logic;
SIGNAL \io|regs[8][1]~feeder_combout\ : std_logic;
SIGNAL \io|process_0~2_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal11~2_combout\ : std_logic;
SIGNAL \io|regs[8][7]~8_combout\ : std_logic;
SIGNAL \io|regs[8][1]~regout\ : std_logic;
SIGNAL \io|process_0~0_combout\ : std_logic;
SIGNAL \pro0|e0|Selector14~1_combout\ : std_logic;
SIGNAL \pro0|e0|Selector14~2_combout\ : std_logic;
SIGNAL \io|process_0~1_combout\ : std_logic;
SIGNAL \pro0|e0|Selector14~3_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[1]~0_combout\ : std_logic;
SIGNAL \pro0|e0|Selector14~0_combout\ : std_logic;
SIGNAL \pro0|e0|Selector14~4_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~11_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[4][1]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[0][12]~8_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~9_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[0][1]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[1]~4_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[1]~5_combout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux30~0_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~15_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[7][1]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux30~1_combout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux30~2_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~13_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[3][1]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~1_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[2][1]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux30~3_combout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux30~4_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~7_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[5][1]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][1]~5_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][1]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[1]~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[1]~6_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[1]~7_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[1]~8_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[1]~9_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[2]~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][2]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][2]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux29~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux29~3_combout\ : std_logic;
SIGNAL \io|regs[7][2]~6_combout\ : std_logic;
SIGNAL \pro0|co|c0|immed[2]~3_combout\ : std_logic;
SIGNAL \pro0|e0|y[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|output~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~11_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[0][10]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux21~2_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[3][10]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[3][10]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux21~3_combout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux21~4_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[1][10]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[15]~20_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[2][10]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[2][10]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[15]~21_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][3]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[3]~38_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[3]~39_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[3]~40_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][3]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[3]~36_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][3]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][3]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[3]~37_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[7][10]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[4][10]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[15]~27_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[15]~28_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[3]~41_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][4]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][4]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][4]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][4]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][4]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][4]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[4]~42_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[4]~43_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][4]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][4]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][4]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[4]~44_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[4]~45_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[4]~46_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[4]~47_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][5]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux26~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][5]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][5]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][5]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][5]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][5]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux26~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux26~3_combout\ : std_logic;
SIGNAL \io|regs[8][5]~3_combout\ : std_logic;
SIGNAL \io|regs[8][5]~feeder_combout\ : std_logic;
SIGNAL \io|regs[8][5]~regout\ : std_logic;
SIGNAL \pro0|e0|Selector10~1_combout\ : std_logic;
SIGNAL \io|regs[7][1]~9_combout\ : std_logic;
SIGNAL \io|regs[7][5]~regout\ : std_logic;
SIGNAL \pro0|e0|Selector10~2_combout\ : std_logic;
SIGNAL \pro0|e0|Selector10~3_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal15~2_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal15~3_combout\ : std_logic;
SIGNAL \pro0|co|booted~0_combout\ : std_logic;
SIGNAL \pro0|co|booted~regout\ : std_logic;
SIGNAL \pro0|co|process_0~0_combout\ : std_logic;
SIGNAL \pro0|co|process_0~1_combout\ : std_logic;
SIGNAL \pro0|co|c0|sequencing_mode.RELATIVE~0_combout\ : std_logic;
SIGNAL \pro0|co|c0|sequencing_mode~2_combout\ : std_logic;
SIGNAL \pro0|co|Add1~20_combout\ : std_logic;
SIGNAL \pro0|co|c0|immed[4]~5_combout\ : std_logic;
SIGNAL \pro0|co|c0|Rb_N~combout\ : std_logic;
SIGNAL \pro0|e0|y[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|y[5]~11_combout\ : std_logic;
SIGNAL \pro0|e0|y[1]~0_combout\ : std_logic;
SIGNAL \pro0|e0|y[1]~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][9]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][9]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][9]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux22~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux22~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][9]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][9]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][9]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux22~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux22~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux22~4_combout\ : std_logic;
SIGNAL \io|regs_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[11]~15_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_UB_N~3_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[11]~16_combout\ : std_logic;
SIGNAL \pro0|co|Add1~44_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~33_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~26_combout\ : std_logic;
SIGNAL \pro0|e0|y[2]~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][15]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][15]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][15]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[15]~24_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[15]~25_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][15]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][15]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][15]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[15]~22_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[15]~23_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[15]~26_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[15]~29_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~21_combout\ : std_logic;
SIGNAL \pro0|e0|y[11]~21_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][11]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][11]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[11]~88_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][11]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][11]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[11]~89_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][11]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][11]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][11]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[11]~90_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[11]~91_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[11]~92_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[11]~93_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~67_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][10]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][10]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][10]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][10]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux21~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux21~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][10]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][10]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][10]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux21~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux21~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux21~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~35_combout\ : std_logic;
SIGNAL \pro0|co|c0|immed[1]~1_combout\ : std_logic;
SIGNAL \pro0|co|c0|immed[7]~7_combout\ : std_logic;
SIGNAL \pro0|e0|y[6]~12_combout\ : std_logic;
SIGNAL \io|regs[7][6]~regout\ : std_logic;
SIGNAL \io|regs[8][6]~feeder_combout\ : std_logic;
SIGNAL \io|regs[8][6]~regout\ : std_logic;
SIGNAL \pro0|e0|Selector9~3_combout\ : std_logic;
SIGNAL \pro0|e0|Selector9~4_combout\ : std_logic;
SIGNAL \pro0|e0|Selector9~5_combout\ : std_logic;
SIGNAL \pro0|e0|Add0~7\ : std_logic;
SIGNAL \pro0|e0|Add0~9\ : std_logic;
SIGNAL \pro0|e0|Add0~10_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[6]~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~19_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][6]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][6]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][6]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[6]~54_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[6]~55_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[6]~58_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[6]~59_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|output~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~34_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~10_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][8]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][8]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[8]~70_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[8]~71_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][8]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][8]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[8]~72_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[8]~73_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[8]~74_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[8]~75_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~29_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~22\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~28\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~31\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~33_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~8_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][7]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][7]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][7]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux24~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux24~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][7]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][7]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][7]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][7]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux24~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux24~1_combout\ : std_logic;
SIGNAL \io|regs[8][7]~1_combout\ : std_logic;
SIGNAL \io|regs[8][7]~feeder_combout\ : std_logic;
SIGNAL \io|regs[8][7]~regout\ : std_logic;
SIGNAL \pro0|e0|Selector8~1_combout\ : std_logic;
SIGNAL \pro0|e0|Selector8~2_combout\ : std_logic;
SIGNAL \pro0|e0|Selector8~3_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[7]~8_combout\ : std_logic;
SIGNAL \pro0|e0|Add0~11\ : std_logic;
SIGNAL \pro0|e0|Add0~12_combout\ : std_logic;
SIGNAL \pro0|e0|Selector8~0_combout\ : std_logic;
SIGNAL \pro0|e0|Selector8~4_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~30_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[3][7]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~28_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[0][7]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux24~2_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~24_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[2][7]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux24~3_combout\ : std_logic;
SIGNAL \pro0|e0|regS|Mux24~4_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~31_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[7][7]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[7]~67_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[7]~68_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~27_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[5][7]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][7]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][7]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[7]~62_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[7]~63_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][7]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][7]~regout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~29_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[4][7]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][7]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[7]~64_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[7]~65_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[7]~66_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs~25_combout\ : std_logic;
SIGNAL \pro0|e0|regS|regs[6][7]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[7]~60_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[7]~61_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[7]~69_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][12]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][12]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][12]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][12]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[12]~94_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[12]~95_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][12]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][12]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[12]~96_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[12]~97_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[12]~98_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[12]~99_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][13]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[13]~103_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][13]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][13]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][13]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[13]~100_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[13]~101_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[13]~104_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[13]~105_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][14]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][14]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[14]~107_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[14]~111_combout\ : std_logic;
SIGNAL \pro0|e0|y[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|y[7]~15_combout\ : std_logic;
SIGNAL \pro0|e0|y[8]~22_combout\ : std_logic;
SIGNAL \pro0|e0|y[9]~19_combout\ : std_logic;
SIGNAL \pro0|e0|y[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|y[12]~18_combout\ : std_logic;
SIGNAL \pro0|e0|y[13]~16_combout\ : std_logic;
SIGNAL \pro0|e0|y[14]~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal1~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal1~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal1~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|quotient[6]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~11_combout\ : std_logic;
SIGNAL \pro0|e0|Selector9~2_combout\ : std_logic;
SIGNAL \pro0|e0|Selector9~6_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][6]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux25~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux25~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][6]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][6]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][6]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux25~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux25~1_combout\ : std_logic;
SIGNAL \io|regs[8][6]~2_combout\ : std_logic;
SIGNAL \pro0|e0|y[6]~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~34\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~36_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~41_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~38_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~39_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux8~9_combout\ : std_logic;
SIGNAL \pro0|co|Add1~29_combout\ : std_logic;
SIGNAL \pro0|co|c0|Equal15~4_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[14]~1_combout\ : std_logic;
SIGNAL \pro0|e0|Add0~13\ : std_logic;
SIGNAL \pro0|e0|Add0~15\ : std_logic;
SIGNAL \pro0|e0|Add0~17\ : std_logic;
SIGNAL \pro0|e0|Add0~18_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[10]~13_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[10]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~61_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~37\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~53\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~63\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~65_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|quotient[10]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux5~13_combout\ : std_logic;
SIGNAL \pro0|e0|Selector5~0_combout\ : std_logic;
SIGNAL \pro0|e0|Selector5~1_combout\ : std_logic;
SIGNAL \pro0|e0|Selector5~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[5][10]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[10]~82_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[10]~83_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[10]~84_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[10]~85_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[10]~86_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[10]~87_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~66\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~68_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~29_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~30_combout\ : std_logic;
SIGNAL \pro0|co|Add1~45_combout\ : std_logic;
SIGNAL \pro0|e0|Add0~19\ : std_logic;
SIGNAL \pro0|e0|Add0~20_combout\ : std_logic;
SIGNAL \pro0|e0|Selector4~0_combout\ : std_logic;
SIGNAL \pro0|e0|Selector4~1_combout\ : std_logic;
SIGNAL \pro0|e0|Selector4~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][11]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][11]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux20~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux20~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux20~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux20~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux20~4_combout\ : std_logic;
SIGNAL \io|regs_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[12]~17_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[12]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~23_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~24_combout\ : std_logic;
SIGNAL \pro0|e0|Selector3~0_combout\ : std_logic;
SIGNAL \pro0|e0|Selector3~1_combout\ : std_logic;
SIGNAL \pro0|e0|Selector3~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][12]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][12]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux19~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux19~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux19~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux19~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux19~4_combout\ : std_logic;
SIGNAL \io|regs_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[13]~19_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[13]~20_combout\ : std_logic;
SIGNAL \pro0|co|Add1~52_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux4~31_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux3~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux2~14_combout\ : std_logic;
SIGNAL \pro0|co|Add1~53_combout\ : std_logic;
SIGNAL \pro0|e0|Add0~21\ : std_logic;
SIGNAL \pro0|e0|Add0~22_combout\ : std_logic;
SIGNAL \pro0|e0|Add0~16_combout\ : std_logic;
SIGNAL \pro0|e0|Add0~14_combout\ : std_logic;
SIGNAL \pro0|co|c0|immed[6]~9_combout\ : std_logic;
SIGNAL \pro0|co|c0|immed[5]~6_combout\ : std_logic;
SIGNAL \pro0|co|c0|immed[3]~8_combout\ : std_logic;
SIGNAL \pro0|co|Add1~3\ : std_logic;
SIGNAL \pro0|co|Add1~7\ : std_logic;
SIGNAL \pro0|co|Add1~11\ : std_logic;
SIGNAL \pro0|co|Add1~15\ : std_logic;
SIGNAL \pro0|co|Add1~19\ : std_logic;
SIGNAL \pro0|co|Add1~23\ : std_logic;
SIGNAL \pro0|co|Add1~27\ : std_logic;
SIGNAL \pro0|co|Add1~31\ : std_logic;
SIGNAL \pro0|co|Add1~35\ : std_logic;
SIGNAL \pro0|co|Add1~39\ : std_logic;
SIGNAL \pro0|co|Add1~43\ : std_logic;
SIGNAL \pro0|co|Add1~46_combout\ : std_logic;
SIGNAL \pro0|co|Add1~48_combout\ : std_logic;
SIGNAL \pro0|co|Add1~49_combout\ : std_logic;
SIGNAL \pro0|e0|Add0~23\ : std_logic;
SIGNAL \pro0|e0|Add0~24_combout\ : std_logic;
SIGNAL \pro0|e0|Selector2~0_combout\ : std_logic;
SIGNAL \pro0|e0|Selector2~1_combout\ : std_logic;
SIGNAL \pro0|e0|Selector2~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][13]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][13]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][13]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux18~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux18~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux18~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux18~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux18~4_combout\ : std_logic;
SIGNAL \io|regs_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[9]~11_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[9]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~62_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|quotient[9]~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux6~12_combout\ : std_logic;
SIGNAL \pro0|e0|Selector6~0_combout\ : std_logic;
SIGNAL \pro0|e0|Selector6~1_combout\ : std_logic;
SIGNAL \pro0|e0|Selector6~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][9]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[9]~78_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[9]~79_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[9]~80_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[9]~81_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|quotient[5]~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~14_combout\ : std_logic;
SIGNAL \pro0|co|Add1~21_combout\ : std_logic;
SIGNAL \pro0|e0|Add0~8_combout\ : std_logic;
SIGNAL \pro0|e0|Selector10~0_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[5]~6_combout\ : std_logic;
SIGNAL \pro0|e0|Selector10~4_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][5]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][5]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][5]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[5]~50_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[5]~51_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[5]~52_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[5]~53_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|quotient[2]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux13~11_combout\ : std_logic;
SIGNAL \pro0|e0|Selector13~0_combout\ : std_logic;
SIGNAL \pro0|e0|Selector13~4_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][2]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[2]~30_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[2]~31_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][2]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][2]~regout\ : std_logic;
SIGNAL \pro0|e0|reg_out[2]~32_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[2]~33_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[2]~34_combout\ : std_logic;
SIGNAL \pro0|e0|reg_out[2]~35_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|quotient[3]~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~29_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux12~31_combout\ : std_logic;
SIGNAL \pro0|e0|Selector12~0_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[3]~4_combout\ : std_logic;
SIGNAL \pro0|e0|Selector12~4_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][3]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][3]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][3]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux28~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux28~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux28~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux28~3_combout\ : std_logic;
SIGNAL \io|regs[8][3]~5_combout\ : std_logic;
SIGNAL \pro0|e0|y[3]~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add2~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~19_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux14~9_combout\ : std_logic;
SIGNAL \pro0|co|Add1~5_combout\ : std_logic;
SIGNAL \pro0|e0|Add0~1\ : std_logic;
SIGNAL \pro0|e0|Add0~2_combout\ : std_logic;
SIGNAL \pro0|co|Add1~6_combout\ : std_logic;
SIGNAL \pro0|co|Add1~8_combout\ : std_logic;
SIGNAL \pro0|co|Add1~9_combout\ : std_logic;
SIGNAL \pro0|e0|Add0~3\ : std_logic;
SIGNAL \pro0|e0|Add0~4_combout\ : std_logic;
SIGNAL \pro0|co|Add1~12_combout\ : std_logic;
SIGNAL \pro0|co|Add1~13_combout\ : std_logic;
SIGNAL \pro0|e0|Add0~5\ : std_logic;
SIGNAL \pro0|e0|Add0~6_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[4]~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~27_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight1~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftRight0~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~11_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|quotient[4]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~15_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~18_combout\ : std_logic;
SIGNAL \pro0|e0|Selector11~0_combout\ : std_logic;
SIGNAL \pro0|e0|Selector11~4_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][4]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][4]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux27~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux27~1_combout\ : std_logic;
SIGNAL \io|regs[8][4]~4_combout\ : std_logic;
SIGNAL \pro0|e0|y[4]~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Equal1~7_combout\ : std_logic;
SIGNAL \pro0|co|c0|take_branch~1_combout\ : std_logic;
SIGNAL \pro0|co|c0|sequencing_mode~1_combout\ : std_logic;
SIGNAL \pro0|co|Add1~47\ : std_logic;
SIGNAL \pro0|co|Add1~51\ : std_logic;
SIGNAL \pro0|co|Add1~54_combout\ : std_logic;
SIGNAL \pro0|co|Add1~56_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~27\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~79_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux1~11_combout\ : std_logic;
SIGNAL \pro0|co|Add1~57_combout\ : std_logic;
SIGNAL \pro0|e0|Add0~25\ : std_logic;
SIGNAL \pro0|e0|Add0~26_combout\ : std_logic;
SIGNAL \io|regs_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[14]~21_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[14]~22_combout\ : std_logic;
SIGNAL \pro0|e0|Selector1~0_combout\ : std_logic;
SIGNAL \pro0|e0|Selector1~1_combout\ : std_logic;
SIGNAL \pro0|e0|Selector1~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][14]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][14]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][14]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[1][14]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[0][14]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux17~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux17~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[6][14]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][14]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux17~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux17~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux17~4_combout\ : std_logic;
SIGNAL \io|regs_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~52_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~54_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux7~11_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[8]~9_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[8]~10_combout\ : std_logic;
SIGNAL \pro0|e0|Selector7~6_combout\ : std_logic;
SIGNAL \pro0|e0|Selector7~7_combout\ : std_logic;
SIGNAL \pro0|e0|Selector7~8_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][8]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[3][8]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux23~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux23~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[7][8]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux23~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux23~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux23~4_combout\ : std_logic;
SIGNAL \io|regs_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[15]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~92_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~93_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~9_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~85_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~76_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~73_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~69\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~72\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~75\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~78\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~86_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~29\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~88_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~5_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux0~11_combout\ : std_logic;
SIGNAL \pro0|co|Add1~61_combout\ : std_logic;
SIGNAL \pro0|e0|Add0~27\ : std_logic;
SIGNAL \pro0|e0|Add0~28_combout\ : std_logic;
SIGNAL \pro0|e0|Selector0~0_combout\ : std_logic;
SIGNAL \pro0|e0|Selector0~1_combout\ : std_logic;
SIGNAL \pro0|e0|Selector0~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][15]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][15]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux16~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux16~3_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux16~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux16~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux16~4_combout\ : std_logic;
SIGNAL \pro0|e0|y[15]~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~1_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~3_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~5_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~7_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~9_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~11_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~13_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~15_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~17_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~19_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~21_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~23_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~25_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~27_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~29_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan1~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~1_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~3_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~5_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~7_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~9_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~11_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~13_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~15_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~17_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~19_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~21_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~23_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~25_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~27_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~29_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|LessThan0~30_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~94_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~98_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~95_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Add0~96_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~6_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~7_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux15~10_combout\ : std_logic;
SIGNAL \mem0|sramContr|dataReaded[0]~1_combout\ : std_logic;
SIGNAL \pro0|co|Add1~0_combout\ : std_logic;
SIGNAL \pro0|co|Add1~62_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg[0]~0_combout\ : std_logic;
SIGNAL \pro0|co|pc_reg~2_combout\ : std_logic;
SIGNAL \pro0|e0|Selector15~0_combout\ : std_logic;
SIGNAL \pro0|e0|Selector15~4_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[2][0]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux31~0_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux31~1_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][0]~feeder_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|regs[4][0]~regout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux31~2_combout\ : std_logic;
SIGNAL \pro0|e0|reg0|Mux31~3_combout\ : std_logic;
SIGNAL \io|regs[8][0]~7_combout\ : std_logic;
SIGNAL \pro0|co|c0|wr_m~0_combout\ : std_logic;
SIGNAL \mem0|sramContr|state~6_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~29_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_LB_N~2_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ~20_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[8]~21_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[15]~30_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[9]~22_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[10]~23_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[11]~24_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[12]~25_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[13]~26_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[14]~27_combout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_DQ[15]~28_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[1]~0_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[2]~1_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[3]~2_combout\ : std_logic;
SIGNAL \pro0|co|Add1~14_combout\ : std_logic;
SIGNAL \pro0|co|Add1~16_combout\ : std_logic;
SIGNAL \pro0|co|Add1~17_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux11~2_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[4]~3_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux10~2_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[5]~4_combout\ : std_logic;
SIGNAL \pro0|co|Add1~22_combout\ : std_logic;
SIGNAL \pro0|co|Add1~24_combout\ : std_logic;
SIGNAL \pro0|co|Add1~25_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Mux9~0_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[6]~5_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[7]~6_combout\ : std_logic;
SIGNAL \pro0|co|Add1~33_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[8]~7_combout\ : std_logic;
SIGNAL \pro0|co|Add1~37_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[9]~8_combout\ : std_logic;
SIGNAL \pro0|co|Add1~41_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[10]~9_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[11]~10_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[12]~11_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[13]~12_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[14]~13_combout\ : std_logic;
SIGNAL \pro0|e0|addr_m[15]~14_combout\ : std_logic;
SIGNAL \mem0|sramContr|Selector0~0_combout\ : std_logic;
SIGNAL \mem0|sramContr|state.IDLE~regout\ : std_logic;
SIGNAL \mem0|sramContr|state~7_combout\ : std_logic;
SIGNAL \mem0|sramContr|state.WRITE~regout\ : std_logic;
SIGNAL \mem0|sramContr|SRAM_WE_N~1_combout\ : std_logic;
SIGNAL \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\ : std_logic_vector(271 DOWNTO 0);
SIGNAL \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\ : std_logic_vector(271 DOWNTO 0);
SIGNAL \io|regs_rtl_0_bypass\ : std_logic_vector(0 TO 24);
SIGNAL clock8_counter : std_logic_vector(2 DOWNTO 0);
SIGNAL \pro0|co|pc_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \pro0|co|ir\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \KEY~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW~combout\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mem0|sramContr|ALT_INV_SRAM_UB_N~3_combout\ : std_logic;
SIGNAL \io|ALT_INV_regs[7][1]~9_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
SRAM_ADDR <= ww_SRAM_ADDR;
SRAM_UB_N <= ww_SRAM_UB_N;
SRAM_LB_N <= ww_SRAM_LB_N;
SRAM_CE_N <= ww_SRAM_CE_N;
SRAM_OE_N <= ww_SRAM_OE_N;
SRAM_WE_N <= ww_SRAM_WE_N;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
ww_KEY <= KEY;
ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT30\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT29\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT28\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT27\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT26\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT25\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT23\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT22\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT21\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT18\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT17\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT13\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT9\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT5\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT1\ & 
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~dataout\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~3\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~2\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~1\ & \pro0|e0|alu0|Mult1|auto_generated|mac_mult1~0\);

\pro0|e0|alu0|Mult1|auto_generated|mac_out2~0\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~1\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~2\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~3\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~dataout\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT1\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT2\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT3\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT4\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT5\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT6\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT7\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT8\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT9\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT10\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT11\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT12\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT13\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT14\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT15\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT16\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT17\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~dataout\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~3\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~2\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~1\ & \pro0|e0|alu0|Mult0|auto_generated|mac_mult1~0\);

\pro0|e0|alu0|Mult0|auto_generated|mac_out2~0\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~1\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~2\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~3\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~dataout\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\pro0|e0|reg_out[15]~29_combout\ & \pro0|e0|reg_out[14]~111_combout\ & \pro0|e0|reg_out[13]~105_combout\ & \pro0|e0|reg_out[12]~99_combout\ & \pro0|e0|reg_out[11]~93_combout\ & 
\pro0|e0|reg_out[10]~87_combout\ & \pro0|e0|reg_out[9]~81_combout\ & \pro0|e0|reg_out[8]~75_combout\ & \pro0|e0|reg_out[7]~69_combout\ & \pro0|e0|reg_out[6]~59_combout\ & \pro0|e0|reg_out[5]~53_combout\ & \pro0|e0|reg_out[4]~47_combout\ & 
\pro0|e0|reg_out[3]~41_combout\ & \pro0|e0|reg_out[2]~35_combout\ & \pro0|e0|reg_out[1]~9_combout\ & \pro0|e0|reg_out[0]~19_combout\ & gnd & gnd);

\pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\pro0|e0|y[15]~3_combout\ & \pro0|e0|y[14]~17_combout\ & \pro0|e0|y[13]~16_combout\ & \pro0|e0|y[12]~18_combout\ & \pro0|e0|y[11]~21_combout\ & \pro0|e0|y[10]~20_combout\ & 
\pro0|e0|y[9]~19_combout\ & \pro0|e0|y[8]~22_combout\ & \pro0|e0|y[7]~15_combout\ & \pro0|e0|y[6]~13_combout\ & \pro0|e0|y[5]~11_combout\ & \pro0|e0|y[4]~9_combout\ & \pro0|e0|y[3]~7_combout\ & \pro0|e0|y[2]~5_combout\ & \pro0|e0|y[1]~1_combout\ & 
\pro0|e0|y[0]~2_combout\ & gnd & gnd);

\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~0\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~1\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~2\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~3\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~dataout\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\io|regs_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\pro0|e0|reg0|Mux22~4_combout\ & \pro0|e0|reg0|Mux21~4_combout\ & \pro0|e0|reg0|Mux20~4_combout\ & \pro0|e0|reg0|Mux19~4_combout\ & \pro0|e0|reg0|Mux18~4_combout\ & 
\pro0|e0|reg0|Mux17~4_combout\ & \pro0|e0|reg0|Mux16~4_combout\ & \pro0|e0|reg0|Mux23~4_combout\);

\io|regs_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\pro0|co|ir\(7) & \pro0|co|ir\(6) & \pro0|co|ir\(5) & \pro0|co|ir\(4) & \pro0|co|ir\(3) & \pro0|co|ir\(2) & \pro0|co|ir\(1) & \pro0|co|ir\(0));

\io|regs_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\pro0|co|ir~14_combout\ & \pro0|co|ir~16_combout\ & \pro0|co|ir~7_combout\ & \pro0|co|ir~10_combout\ & \pro0|co|ir~12_combout\ & \pro0|co|ir~11_combout\ & \pro0|co|ir~9_combout\ & 
\pro0|co|ir~8_combout\);

\io|regs_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \io|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\io|regs_rtl_0|auto_generated|ram_block1a1\ <= \io|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\io|regs_rtl_0|auto_generated|ram_block1a2\ <= \io|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\io|regs_rtl_0|auto_generated|ram_block1a3\ <= \io|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\io|regs_rtl_0|auto_generated|ram_block1a4\ <= \io|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\io|regs_rtl_0|auto_generated|ram_block1a5\ <= \io|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\io|regs_rtl_0|auto_generated|ram_block1a6\ <= \io|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\io|regs_rtl_0|auto_generated|ram_block1a7\ <= \io|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\pro0|e0|reg_out[15]~29_combout\ & \pro0|e0|reg_out[14]~111_combout\ & \pro0|e0|reg_out[13]~105_combout\ & \pro0|e0|reg_out[12]~99_combout\ & \pro0|e0|reg_out[11]~93_combout\ & 
\pro0|e0|reg_out[10]~87_combout\ & \pro0|e0|reg_out[9]~81_combout\ & \pro0|e0|reg_out[8]~75_combout\ & \pro0|e0|reg_out[7]~69_combout\ & \pro0|e0|reg_out[6]~59_combout\ & \pro0|e0|reg_out[5]~53_combout\ & \pro0|e0|reg_out[4]~47_combout\ & 
\pro0|e0|reg_out[3]~41_combout\ & \pro0|e0|reg_out[2]~35_combout\ & \pro0|e0|reg_out[1]~9_combout\ & \pro0|e0|reg_out[0]~19_combout\ & gnd & gnd);

\pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\pro0|e0|y[15]~3_combout\ & \pro0|e0|y[14]~17_combout\ & \pro0|e0|y[13]~16_combout\ & \pro0|e0|y[12]~18_combout\ & \pro0|e0|y[11]~21_combout\ & \pro0|e0|y[10]~20_combout\ & 
\pro0|e0|y[9]~19_combout\ & \pro0|e0|y[8]~22_combout\ & \pro0|e0|y[7]~15_combout\ & \pro0|e0|y[6]~13_combout\ & \pro0|e0|y[5]~11_combout\ & \pro0|e0|y[4]~9_combout\ & \pro0|e0|y[3]~7_combout\ & \pro0|e0|y[2]~5_combout\ & \pro0|e0|y[1]~1_combout\ & 
\pro0|e0|y[0]~2_combout\ & gnd & gnd);

\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~0\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~1\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~2\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~3\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~dataout\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\clock8_counter[2]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & clock8_counter(2));

\CLOCK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50~combout\);
\mem0|sramContr|ALT_INV_SRAM_UB_N~3_combout\ <= NOT \mem0|sramContr|SRAM_UB_N~3_combout\;
\io|ALT_INV_regs[7][1]~9_combout\ <= NOT \io|regs[7][1]~9_combout\;

-- Location: LCCOMB_X29_Y14_N20
\pro0|e0|alu0|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~6_combout\ = ((\pro0|e0|alu0|Add0~0_combout\ $ (\pro0|e0|reg_out[1]~9_combout\ $ (!\pro0|e0|alu0|Add0~5\)))) # (GND)
-- \pro0|e0|alu0|Add0~7\ = CARRY((\pro0|e0|alu0|Add0~0_combout\ & ((\pro0|e0|reg_out[1]~9_combout\) # (!\pro0|e0|alu0|Add0~5\))) # (!\pro0|e0|alu0|Add0~0_combout\ & (\pro0|e0|reg_out[1]~9_combout\ & !\pro0|e0|alu0|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~0_combout\,
	datab => \pro0|e0|reg_out[1]~9_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~5\,
	combout => \pro0|e0|alu0|Add0~6_combout\,
	cout => \pro0|e0|alu0|Add0~7\);

-- Location: DSPOUT_X28_Y17_N2
\pro0|e0|alu0|Mult1|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \pro0|e0|alu0|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X23_Y20_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X23_Y20_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X22_Y20_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X22_Y21_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X21_Y21_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X21_Y21_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X21_Y21_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\);

-- Location: LCCOMB_X20_Y21_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X20_Y21_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X20_Y21_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X20_Y21_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X20_Y21_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\);

-- Location: LCCOMB_X21_Y19_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X21_Y19_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))))) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X20_Y19_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\);

-- Location: LCCOMB_X20_Y16_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X20_Y16_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X20_Y16_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\);

-- Location: LCCOMB_X20_Y16_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\);

-- Location: LCCOMB_X19_Y16_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X19_Y16_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\);

-- Location: LCCOMB_X18_Y17_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X18_Y17_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\);

-- Location: LCCOMB_X18_Y17_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\);

-- Location: LCCOMB_X18_Y15_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X18_Y15_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\);

-- Location: LCCOMB_X20_Y15_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\ & ((GND) # (!\pro0|e0|y[0]~2_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\ & (\pro0|e0|y[0]~2_combout\ $ (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\);

-- Location: LCCOMB_X20_Y15_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\);

-- Location: LCCOMB_X20_Y15_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\);

-- Location: LCCOMB_X20_Y15_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\);

-- Location: LCCOMB_X20_Y15_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\);

-- Location: DSPOUT_X28_Y18_N2
\pro0|e0|alu0|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \pro0|e0|alu0|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X26_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[13]~105_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[13]~105_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\pro0|e0|reg_out[13]~105_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[13]~105_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X27_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\ & ((\pro0|e0|y[3]~7_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\pro0|e0|y[3]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\ & ((\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))) # (!\pro0|e0|y[3]~7_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\ & (\pro0|e0|y[3]~7_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\ & ((\pro0|e0|y[3]~7_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\,
	datab => \pro0|e0|y[3]~7_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X27_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[11]~93_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[11]~93_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\pro0|e0|reg_out[11]~93_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[11]~93_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X29_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[10]~87_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[10]~87_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\pro0|e0|reg_out[10]~87_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[10]~87_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X25_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\pro0|e0|reg_out[9]~81_combout\ & ((GND) # (!\pro0|e0|y[0]~2_combout\))) # (!\pro0|e0|reg_out[9]~81_combout\ & (\pro0|e0|y[0]~2_combout\ $ (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\pro0|e0|reg_out[9]~81_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[9]~81_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X25_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\ & ((\pro0|e0|y[1]~1_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # (!\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\ & ((\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))) # (!\pro0|e0|y[1]~1_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\ & (\pro0|e0|y[1]~1_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\ & ((\pro0|e0|y[1]~1_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\,
	datab => \pro0|e0|y[1]~1_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X25_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\pro0|e0|y[2]~5_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)) # (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X25_Y10_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ = (\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # (GND))))) # 
-- (!\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ = CARRY((\pro0|e0|y[5]~11_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\))) # (!\pro0|e0|y[5]~11_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~11_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11\);

-- Location: LCCOMB_X24_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\ & ((\pro0|e0|y[1]~1_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # (!\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\ & ((\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))) # (!\pro0|e0|y[1]~1_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\ & (\pro0|e0|y[1]~1_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\ & ((\pro0|e0|y[1]~1_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\,
	datab => \pro0|e0|y[1]~1_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X24_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\ $ (\pro0|e0|y[2]~5_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\) # 
-- (!\pro0|e0|y[2]~5_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\ & (!\pro0|e0|y[2]~5_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\,
	datab => \pro0|e0|y[2]~5_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X24_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\ & ((\pro0|e0|y[3]~7_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\pro0|e0|y[3]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\ & ((\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))) # (!\pro0|e0|y[3]~7_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\ & (\pro0|e0|y[3]~7_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\ & ((\pro0|e0|y[3]~7_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\,
	datab => \pro0|e0|y[3]~7_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X24_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\pro0|e0|y[4]~9_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\pro0|e0|y[4]~9_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)) # (!\pro0|e0|y[4]~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X23_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[7]~69_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[7]~69_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\pro0|e0|reg_out[7]~69_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[7]~69_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X23_Y10_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ = (\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ = CARRY((\pro0|e0|y[7]~15_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\))) # (!\pro0|e0|y[7]~15_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[7]~15_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15\);

-- Location: LCCOMB_X23_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ = ((\pro0|e0|y[8]~22_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ = CARRY((\pro0|e0|y[8]~22_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)) # (!\pro0|e0|y[8]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[8]~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17\);

-- Location: LCCOMB_X21_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[5]~53_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[5]~53_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((\pro0|e0|reg_out[5]~53_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[5]~53_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X21_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ = (\pro0|e0|y[9]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # 
-- (GND))))) # (!\pro0|e0|y[9]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ = CARRY((\pro0|e0|y[9]~19_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\))) # (!\pro0|e0|y[9]~19_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[9]~19_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~19\);

-- Location: LCCOMB_X22_Y9_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ = ((\pro0|e0|y[8]~22_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ = CARRY((\pro0|e0|y[8]~22_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)) # (!\pro0|e0|y[8]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[8]~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\);

-- Location: LCCOMB_X20_Y9_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ = ((\pro0|e0|y[8]~22_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ = CARRY((\pro0|e0|y[8]~22_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)) # (!\pro0|e0|y[8]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[8]~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\);

-- Location: LCCOMB_X20_Y9_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ = (\pro0|e0|y[11]~21_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # 
-- (GND))))) # (!\pro0|e0|y[11]~21_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ = CARRY((\pro0|e0|y[11]~21_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\))) # (!\pro0|e0|y[11]~21_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[11]~21_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~23\);

-- Location: LCCOMB_X20_Y12_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\pro0|e0|reg_out[2]~35_combout\ & ((GND) # (!\pro0|e0|y[0]~2_combout\))) # (!\pro0|e0|reg_out[2]~35_combout\ & (\pro0|e0|y[0]~2_combout\ $ (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((\pro0|e0|reg_out[2]~35_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[2]~35_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X20_Y12_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\ & ((\pro0|e0|y[9]~19_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # (!\pro0|e0|y[9]~19_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\ & ((\pro0|e0|y[9]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # (GND))) # (!\pro0|e0|y[9]~19_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\ & (\pro0|e0|y[9]~19_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\ & ((\pro0|e0|y[9]~19_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\,
	datab => \pro0|e0|y[9]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\);

-- Location: LCCOMB_X20_Y11_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ = ((\pro0|e0|y[2]~5_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ = CARRY((\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)) # (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\);

-- Location: LCCOMB_X20_Y11_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ = ((\pro0|e0|y[4]~9_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ = CARRY((\pro0|e0|y[4]~9_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)) # (!\pro0|e0|y[4]~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\);

-- Location: LCCOMB_X20_Y11_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ = (\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ = CARRY((\pro0|e0|y[5]~11_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\))) # (!\pro0|e0|y[5]~11_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~11_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11\);

-- Location: LCCOMB_X20_Y11_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ = ((\pro0|e0|y[8]~22_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ = CARRY((\pro0|e0|y[8]~22_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)) # (!\pro0|e0|y[8]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[8]~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\);

-- Location: LCCOMB_X29_Y14_N22
\pro0|e0|alu0|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~21_combout\ = (\pro0|e0|reg_out[2]~35_combout\ & ((\pro0|e0|alu0|Add0~20_combout\ & (\pro0|e0|alu0|Add0~7\ & VCC)) # (!\pro0|e0|alu0|Add0~20_combout\ & (!\pro0|e0|alu0|Add0~7\)))) # (!\pro0|e0|reg_out[2]~35_combout\ & 
-- ((\pro0|e0|alu0|Add0~20_combout\ & (!\pro0|e0|alu0|Add0~7\)) # (!\pro0|e0|alu0|Add0~20_combout\ & ((\pro0|e0|alu0|Add0~7\) # (GND)))))
-- \pro0|e0|alu0|Add0~22\ = CARRY((\pro0|e0|reg_out[2]~35_combout\ & (!\pro0|e0|alu0|Add0~20_combout\ & !\pro0|e0|alu0|Add0~7\)) # (!\pro0|e0|reg_out[2]~35_combout\ & ((!\pro0|e0|alu0|Add0~7\) # (!\pro0|e0|alu0|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[2]~35_combout\,
	datab => \pro0|e0|alu0|Add0~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~7\,
	combout => \pro0|e0|alu0|Add0~21_combout\,
	cout => \pro0|e0|alu0|Add0~22\);

-- Location: LCCOMB_X29_Y14_N24
\pro0|e0|alu0|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~24_combout\ = ((\pro0|e0|alu0|Add0~23_combout\ $ (\pro0|e0|reg_out[3]~41_combout\ $ (!\pro0|e0|alu0|Add0~22\)))) # (GND)
-- \pro0|e0|alu0|Add0~25\ = CARRY((\pro0|e0|alu0|Add0~23_combout\ & ((\pro0|e0|reg_out[3]~41_combout\) # (!\pro0|e0|alu0|Add0~22\))) # (!\pro0|e0|alu0|Add0~23_combout\ & (\pro0|e0|reg_out[3]~41_combout\ & !\pro0|e0|alu0|Add0~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~23_combout\,
	datab => \pro0|e0|reg_out[3]~41_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~22\,
	combout => \pro0|e0|alu0|Add0~24_combout\,
	cout => \pro0|e0|alu0|Add0~25\);

-- Location: LCCOMB_X29_Y14_N28
\pro0|e0|alu0|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~30_combout\ = ((\pro0|e0|reg_out[5]~53_combout\ $ (\pro0|e0|alu0|Add0~29_combout\ $ (!\pro0|e0|alu0|Add0~28\)))) # (GND)
-- \pro0|e0|alu0|Add0~31\ = CARRY((\pro0|e0|reg_out[5]~53_combout\ & ((\pro0|e0|alu0|Add0~29_combout\) # (!\pro0|e0|alu0|Add0~28\))) # (!\pro0|e0|reg_out[5]~53_combout\ & (\pro0|e0|alu0|Add0~29_combout\ & !\pro0|e0|alu0|Add0~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[5]~53_combout\,
	datab => \pro0|e0|alu0|Add0~29_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~28\,
	combout => \pro0|e0|alu0|Add0~30_combout\,
	cout => \pro0|e0|alu0|Add0~31\);

-- Location: LCCOMB_X29_Y13_N10
\pro0|e0|alu0|Add0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~71_combout\ = (\pro0|e0|alu0|Add0~70_combout\ & ((\pro0|e0|reg_out[12]~99_combout\ & (\pro0|e0|alu0|Add0~69\ & VCC)) # (!\pro0|e0|reg_out[12]~99_combout\ & (!\pro0|e0|alu0|Add0~69\)))) # (!\pro0|e0|alu0|Add0~70_combout\ & 
-- ((\pro0|e0|reg_out[12]~99_combout\ & (!\pro0|e0|alu0|Add0~69\)) # (!\pro0|e0|reg_out[12]~99_combout\ & ((\pro0|e0|alu0|Add0~69\) # (GND)))))
-- \pro0|e0|alu0|Add0~72\ = CARRY((\pro0|e0|alu0|Add0~70_combout\ & (!\pro0|e0|reg_out[12]~99_combout\ & !\pro0|e0|alu0|Add0~69\)) # (!\pro0|e0|alu0|Add0~70_combout\ & ((!\pro0|e0|alu0|Add0~69\) # (!\pro0|e0|reg_out[12]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~70_combout\,
	datab => \pro0|e0|reg_out[12]~99_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~69\,
	combout => \pro0|e0|alu0|Add0~71_combout\,
	cout => \pro0|e0|alu0|Add0~72\);

-- Location: LCCOMB_X29_Y13_N12
\pro0|e0|alu0|Add0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~74_combout\ = ((\pro0|e0|reg_out[13]~105_combout\ $ (\pro0|e0|alu0|Add0~73_combout\ $ (!\pro0|e0|alu0|Add0~72\)))) # (GND)
-- \pro0|e0|alu0|Add0~75\ = CARRY((\pro0|e0|reg_out[13]~105_combout\ & ((\pro0|e0|alu0|Add0~73_combout\) # (!\pro0|e0|alu0|Add0~72\))) # (!\pro0|e0|reg_out[13]~105_combout\ & (\pro0|e0|alu0|Add0~73_combout\ & !\pro0|e0|alu0|Add0~72\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[13]~105_combout\,
	datab => \pro0|e0|alu0|Add0~73_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~72\,
	combout => \pro0|e0|alu0|Add0~74_combout\,
	cout => \pro0|e0|alu0|Add0~75\);

-- Location: LCCOMB_X29_Y13_N14
\pro0|e0|alu0|Add0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~77_combout\ = (\pro0|e0|reg_out[14]~111_combout\ & ((\pro0|e0|alu0|Add0~76_combout\ & (\pro0|e0|alu0|Add0~75\ & VCC)) # (!\pro0|e0|alu0|Add0~76_combout\ & (!\pro0|e0|alu0|Add0~75\)))) # (!\pro0|e0|reg_out[14]~111_combout\ & 
-- ((\pro0|e0|alu0|Add0~76_combout\ & (!\pro0|e0|alu0|Add0~75\)) # (!\pro0|e0|alu0|Add0~76_combout\ & ((\pro0|e0|alu0|Add0~75\) # (GND)))))
-- \pro0|e0|alu0|Add0~78\ = CARRY((\pro0|e0|reg_out[14]~111_combout\ & (!\pro0|e0|alu0|Add0~76_combout\ & !\pro0|e0|alu0|Add0~75\)) # (!\pro0|e0|reg_out[14]~111_combout\ & ((!\pro0|e0|alu0|Add0~75\) # (!\pro0|e0|alu0|Add0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[14]~111_combout\,
	datab => \pro0|e0|alu0|Add0~76_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~75\,
	combout => \pro0|e0|alu0|Add0~77_combout\,
	cout => \pro0|e0|alu0|Add0~78\);

-- Location: LCFF_X25_Y17_N7
\io|regs[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs[8][0]~7_combout\,
	sdata => \SW~combout\(0),
	sload => \io|regs[8][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[8][0]~regout\);

-- Location: LCFF_X30_Y14_N9
\io|regs[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs[7][2]~feeder_combout\,
	sdata => \KEY~combout\(2),
	sload => \io|ALT_INV_regs[7][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[7][2]~regout\);

-- Location: LCFF_X26_Y17_N5
\io|regs[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs[8][3]~feeder_combout\,
	sdata => \SW~combout\(3),
	sload => \io|regs[8][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[8][3]~regout\);

-- Location: LCFF_X25_Y17_N27
\io|regs[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs[8][4]~4_combout\,
	sdata => \SW~combout\(4),
	sload => \io|regs[8][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[8][4]~regout\);

-- Location: M4K_X17_Y13
\io|regs_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "controladores_IO:io|altsyncram:regs_rtl_0|altsyncram_oog1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \io|process_0~4_combout\,
	portbrewe => VCC,
	clk0 => \clock8_counter[2]~clkctrl_outclk\,
	portadatain => \io|regs_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \io|regs_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \io|regs_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \io|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y14_N6
\pro0|co|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~10_combout\ = (\pro0|e0|Add0~4_combout\ & ((\pro0|co|c0|immed[3]~8_combout\ & (\pro0|co|Add1~7\ & VCC)) # (!\pro0|co|c0|immed[3]~8_combout\ & (!\pro0|co|Add1~7\)))) # (!\pro0|e0|Add0~4_combout\ & ((\pro0|co|c0|immed[3]~8_combout\ & 
-- (!\pro0|co|Add1~7\)) # (!\pro0|co|c0|immed[3]~8_combout\ & ((\pro0|co|Add1~7\) # (GND)))))
-- \pro0|co|Add1~11\ = CARRY((\pro0|e0|Add0~4_combout\ & (!\pro0|co|c0|immed[3]~8_combout\ & !\pro0|co|Add1~7\)) # (!\pro0|e0|Add0~4_combout\ & ((!\pro0|co|Add1~7\) # (!\pro0|co|c0|immed[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~4_combout\,
	datab => \pro0|co|c0|immed[3]~8_combout\,
	datad => VCC,
	cin => \pro0|co|Add1~7\,
	combout => \pro0|co|Add1~10_combout\,
	cout => \pro0|co|Add1~11\);

-- Location: LCCOMB_X16_Y14_N10
\pro0|co|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~18_combout\ = (\pro0|e0|Add0~8_combout\ & ((\pro0|co|c0|immed[5]~6_combout\ & (\pro0|co|Add1~15\ & VCC)) # (!\pro0|co|c0|immed[5]~6_combout\ & (!\pro0|co|Add1~15\)))) # (!\pro0|e0|Add0~8_combout\ & ((\pro0|co|c0|immed[5]~6_combout\ & 
-- (!\pro0|co|Add1~15\)) # (!\pro0|co|c0|immed[5]~6_combout\ & ((\pro0|co|Add1~15\) # (GND)))))
-- \pro0|co|Add1~19\ = CARRY((\pro0|e0|Add0~8_combout\ & (!\pro0|co|c0|immed[5]~6_combout\ & !\pro0|co|Add1~15\)) # (!\pro0|e0|Add0~8_combout\ & ((!\pro0|co|Add1~15\) # (!\pro0|co|c0|immed[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~8_combout\,
	datab => \pro0|co|c0|immed[5]~6_combout\,
	datad => VCC,
	cin => \pro0|co|Add1~15\,
	combout => \pro0|co|Add1~18_combout\,
	cout => \pro0|co|Add1~19\);

-- Location: LCCOMB_X16_Y14_N14
\pro0|co|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~26_combout\ = (\pro0|co|c0|immed[7]~2_combout\ & ((\pro0|e0|Add0~12_combout\ & (\pro0|co|Add1~23\ & VCC)) # (!\pro0|e0|Add0~12_combout\ & (!\pro0|co|Add1~23\)))) # (!\pro0|co|c0|immed[7]~2_combout\ & ((\pro0|e0|Add0~12_combout\ & 
-- (!\pro0|co|Add1~23\)) # (!\pro0|e0|Add0~12_combout\ & ((\pro0|co|Add1~23\) # (GND)))))
-- \pro0|co|Add1~27\ = CARRY((\pro0|co|c0|immed[7]~2_combout\ & (!\pro0|e0|Add0~12_combout\ & !\pro0|co|Add1~23\)) # (!\pro0|co|c0|immed[7]~2_combout\ & ((!\pro0|co|Add1~23\) # (!\pro0|e0|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datab => \pro0|e0|Add0~12_combout\,
	datad => VCC,
	cin => \pro0|co|Add1~23\,
	combout => \pro0|co|Add1~26_combout\,
	cout => \pro0|co|Add1~27\);

-- Location: LCCOMB_X16_Y14_N16
\pro0|co|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~30_combout\ = ((\pro0|co|c0|immed[7]~2_combout\ $ (\pro0|e0|Add0~14_combout\ $ (!\pro0|co|Add1~27\)))) # (GND)
-- \pro0|co|Add1~31\ = CARRY((\pro0|co|c0|immed[7]~2_combout\ & ((\pro0|e0|Add0~14_combout\) # (!\pro0|co|Add1~27\))) # (!\pro0|co|c0|immed[7]~2_combout\ & (\pro0|e0|Add0~14_combout\ & !\pro0|co|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datab => \pro0|e0|Add0~14_combout\,
	datad => VCC,
	cin => \pro0|co|Add1~27\,
	combout => \pro0|co|Add1~30_combout\,
	cout => \pro0|co|Add1~31\);

-- Location: LCCOMB_X16_Y14_N18
\pro0|co|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~34_combout\ = (\pro0|co|c0|immed[7]~2_combout\ & ((\pro0|e0|Add0~16_combout\ & (\pro0|co|Add1~31\ & VCC)) # (!\pro0|e0|Add0~16_combout\ & (!\pro0|co|Add1~31\)))) # (!\pro0|co|c0|immed[7]~2_combout\ & ((\pro0|e0|Add0~16_combout\ & 
-- (!\pro0|co|Add1~31\)) # (!\pro0|e0|Add0~16_combout\ & ((\pro0|co|Add1~31\) # (GND)))))
-- \pro0|co|Add1~35\ = CARRY((\pro0|co|c0|immed[7]~2_combout\ & (!\pro0|e0|Add0~16_combout\ & !\pro0|co|Add1~31\)) # (!\pro0|co|c0|immed[7]~2_combout\ & ((!\pro0|co|Add1~31\) # (!\pro0|e0|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datab => \pro0|e0|Add0~16_combout\,
	datad => VCC,
	cin => \pro0|co|Add1~31\,
	combout => \pro0|co|Add1~34_combout\,
	cout => \pro0|co|Add1~35\);

-- Location: LCCOMB_X16_Y14_N20
\pro0|co|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~38_combout\ = ((\pro0|co|c0|immed[7]~2_combout\ $ (\pro0|e0|Add0~18_combout\ $ (!\pro0|co|Add1~35\)))) # (GND)
-- \pro0|co|Add1~39\ = CARRY((\pro0|co|c0|immed[7]~2_combout\ & ((\pro0|e0|Add0~18_combout\) # (!\pro0|co|Add1~35\))) # (!\pro0|co|c0|immed[7]~2_combout\ & (\pro0|e0|Add0~18_combout\ & !\pro0|co|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datab => \pro0|e0|Add0~18_combout\,
	datad => VCC,
	cin => \pro0|co|Add1~35\,
	combout => \pro0|co|Add1~38_combout\,
	cout => \pro0|co|Add1~39\);

-- Location: LCCOMB_X16_Y14_N22
\pro0|co|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~42_combout\ = (\pro0|co|c0|immed[7]~2_combout\ & ((\pro0|e0|Add0~20_combout\ & (\pro0|co|Add1~39\ & VCC)) # (!\pro0|e0|Add0~20_combout\ & (!\pro0|co|Add1~39\)))) # (!\pro0|co|c0|immed[7]~2_combout\ & ((\pro0|e0|Add0~20_combout\ & 
-- (!\pro0|co|Add1~39\)) # (!\pro0|e0|Add0~20_combout\ & ((\pro0|co|Add1~39\) # (GND)))))
-- \pro0|co|Add1~43\ = CARRY((\pro0|co|c0|immed[7]~2_combout\ & (!\pro0|e0|Add0~20_combout\ & !\pro0|co|Add1~39\)) # (!\pro0|co|c0|immed[7]~2_combout\ & ((!\pro0|co|Add1~39\) # (!\pro0|e0|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datab => \pro0|e0|Add0~20_combout\,
	datad => VCC,
	cin => \pro0|co|Add1~39\,
	combout => \pro0|co|Add1~42_combout\,
	cout => \pro0|co|Add1~43\);

-- Location: LCCOMB_X16_Y14_N26
\pro0|co|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~50_combout\ = (\pro0|co|c0|immed[7]~2_combout\ & ((\pro0|e0|Add0~24_combout\ & (\pro0|co|Add1~47\ & VCC)) # (!\pro0|e0|Add0~24_combout\ & (!\pro0|co|Add1~47\)))) # (!\pro0|co|c0|immed[7]~2_combout\ & ((\pro0|e0|Add0~24_combout\ & 
-- (!\pro0|co|Add1~47\)) # (!\pro0|e0|Add0~24_combout\ & ((\pro0|co|Add1~47\) # (GND)))))
-- \pro0|co|Add1~51\ = CARRY((\pro0|co|c0|immed[7]~2_combout\ & (!\pro0|e0|Add0~24_combout\ & !\pro0|co|Add1~47\)) # (!\pro0|co|c0|immed[7]~2_combout\ & ((!\pro0|co|Add1~47\) # (!\pro0|e0|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datab => \pro0|e0|Add0~24_combout\,
	datad => VCC,
	cin => \pro0|co|Add1~47\,
	combout => \pro0|co|Add1~50_combout\,
	cout => \pro0|co|Add1~51\);

-- Location: LCCOMB_X16_Y14_N28
\pro0|co|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~54_combout\ = ((\pro0|co|c0|immed[7]~2_combout\ $ (\pro0|e0|Add0~26_combout\ $ (!\pro0|co|Add1~51\)))) # (GND)
-- \pro0|co|Add1~55\ = CARRY((\pro0|co|c0|immed[7]~2_combout\ & ((\pro0|e0|Add0~26_combout\) # (!\pro0|co|Add1~51\))) # (!\pro0|co|c0|immed[7]~2_combout\ & (\pro0|e0|Add0~26_combout\ & !\pro0|co|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datab => \pro0|e0|Add0~26_combout\,
	datad => VCC,
	cin => \pro0|co|Add1~51\,
	combout => \pro0|co|Add1~54_combout\,
	cout => \pro0|co|Add1~55\);

-- Location: LCCOMB_X16_Y14_N30
\pro0|co|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~58_combout\ = \pro0|co|c0|immed[7]~2_combout\ $ (\pro0|e0|Add0~28_combout\ $ (\pro0|co|Add1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datab => \pro0|e0|Add0~28_combout\,
	cin => \pro0|co|Add1~55\,
	combout => \pro0|co|Add1~58_combout\);

-- Location: LCFF_X27_Y14_N29
\pro0|e0|reg0|regs[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[6][1]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][1]~regout\);

-- Location: LCCOMB_X27_Y14_N18
\pro0|e0|reg_out[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[1]~0_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|co|c0|sel_reg_out~combout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|regS|regs[2][1]~regout\))) # 
-- (!\pro0|co|c0|sel_reg_out~combout\ & (\pro0|e0|reg0|regs[2][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[2][1]~regout\,
	datab => \pro0|e0|regS|regs[2][1]~regout\,
	datac => \pro0|co|c0|addr_a[2]~0_combout\,
	datad => \pro0|co|c0|sel_reg_out~combout\,
	combout => \pro0|e0|reg_out[1]~0_combout\);

-- Location: LCFF_X30_Y14_N19
\pro0|e0|regS|regs[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~3_combout\,
	ena => \pro0|e0|regS|regs[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[6][1]~regout\);

-- Location: LCCOMB_X27_Y14_N24
\pro0|e0|reg_out[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[1]~1_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg_out[1]~0_combout\ & ((\pro0|e0|regS|regs[6][1]~regout\))) # (!\pro0|e0|reg_out[1]~0_combout\ & (\pro0|e0|reg0|regs[6][1]~regout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ & 
-- (((\pro0|e0|reg_out[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~0_combout\,
	datab => \pro0|e0|reg0|regs[6][1]~regout\,
	datac => \pro0|e0|regS|regs[6][1]~regout\,
	datad => \pro0|e0|reg_out[1]~0_combout\,
	combout => \pro0|e0|reg_out[1]~1_combout\);

-- Location: LCFF_X26_Y14_N9
\pro0|e0|regS|regs[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~5_combout\,
	ena => \pro0|e0|regS|regs[1][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[1][1]~regout\);

-- Location: LCFF_X22_Y12_N21
\pro0|e0|reg0|regs[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector14~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][1]~regout\);

-- Location: LCCOMB_X27_Y17_N8
\pro0|co|c0|op[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|op[0]~4_combout\ = (\pro0|co|c0|op[0]~3_combout\ & ((!\pro0|co|c0|Equal3~1_combout\) # (!\pro0|co|c0|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|Equal10~1_combout\,
	datac => \pro0|co|c0|Equal3~1_combout\,
	datad => \pro0|co|c0|op[0]~3_combout\,
	combout => \pro0|co|c0|op[0]~4_combout\);

-- Location: LCCOMB_X27_Y17_N16
\pro0|co|c0|op[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|op[2]~6_combout\ = (!\pro0|co|c0|op_group~0_combout\ & ((\pro0|co|c0|Equal3~2_combout\) # ((\pro0|co|c0|word_byte~0_combout\) # (\pro0|co|c0|reti~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal3~2_combout\,
	datab => \pro0|co|c0|op_group~0_combout\,
	datac => \pro0|co|c0|word_byte~0_combout\,
	datad => \pro0|co|c0|reti~combout\,
	combout => \pro0|co|c0|op[2]~6_combout\);

-- Location: LCCOMB_X22_Y14_N10
\pro0|e0|alu0|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~0_combout\ = (!\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|reg_out[1]~9_combout\ & ((\pro0|e0|y[1]~1_combout\) # (\pro0|co|c0|op[0]~5_combout\))) # (!\pro0|e0|reg_out[1]~9_combout\ & (\pro0|e0|y[1]~1_combout\ & 
-- \pro0|co|c0|op[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[1]~9_combout\,
	datab => \pro0|e0|y[1]~1_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux14~0_combout\);

-- Location: LCCOMB_X29_Y14_N6
\pro0|e0|alu0|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~0_combout\ = \pro0|co|c0|op[0]~5_combout\ $ (((\pro0|e0|y[1]~0_combout\) # ((\pro0|co|c0|Rb_N~combout\ & \io|regs[8][1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|e0|y[1]~0_combout\,
	datad => \io|regs[8][1]~0_combout\,
	combout => \pro0|e0|alu0|Add0~0_combout\);

-- Location: LCFF_X27_Y14_N3
\pro0|e0|reg0|regs[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector15~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][0]~regout\);

-- Location: LCFF_X23_Y16_N13
\pro0|e0|regS|regs[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~20_combout\,
	ena => \pro0|e0|regS|regs[0][12]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[0][0]~regout\);

-- Location: LCFF_X26_Y15_N21
\pro0|e0|reg0|regs[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[7][0]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][0]~regout\);

-- Location: LCCOMB_X29_Y14_N12
\pro0|e0|alu0|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~1_combout\ = \pro0|co|c0|op[0]~5_combout\ $ (\pro0|e0|y[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datac => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|Add0~1_combout\);

-- Location: LCCOMB_X21_Y14_N6
\pro0|e0|alu0|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~1_combout\ = (!\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Mux14~0_combout\) # ((\pro0|co|c0|op[2]~7_combout\ & \pro0|e0|alu0|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|e0|alu0|Mux14~0_combout\,
	datac => \pro0|e0|alu0|Add0~6_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux14~1_combout\);

-- Location: LCCOMB_X25_Y11_N2
\pro0|e0|alu0|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~2_combout\ = (\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|reg_out[1]~9_combout\))) # (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT17\,
	datab => \pro0|e0|reg_out[1]~9_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux14~2_combout\);

-- Location: LCCOMB_X25_Y11_N4
\pro0|e0|alu0|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~3_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|y[1]~1_combout\)) # (!\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mux14~2_combout\))))) # (!\pro0|e0|alu0|Mux4~4_combout\ & 
-- (\pro0|e0|y[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~4_combout\,
	datab => \pro0|e0|y[1]~1_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Mux14~2_combout\,
	combout => \pro0|e0|alu0|Mux14~3_combout\);

-- Location: LCFF_X26_Y15_N15
\pro0|e0|reg0|regs[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[4][15]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][15]~regout\);

-- Location: LCFF_X26_Y15_N7
\pro0|e0|reg0|regs[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[7][15]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][15]~regout\);

-- Location: LCFF_X23_Y16_N15
\pro0|e0|reg0|regs[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector13~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][2]~regout\);

-- Location: LCFF_X24_Y13_N25
\pro0|e0|reg0|regs[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector13~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][2]~regout\);

-- Location: LCCOMB_X24_Y13_N24
\pro0|e0|reg0|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux29~0_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|reg0|regs[1][2]~regout\)) # 
-- (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|regs[0][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[1][2]~regout\,
	datac => \pro0|e0|reg0|regs[0][2]~regout\,
	datad => \pro0|co|c0|addr_b[0]~2_combout\,
	combout => \pro0|e0|reg0|Mux29~0_combout\);

-- Location: LCCOMB_X24_Y13_N2
\pro0|e0|reg0|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux29~1_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|Mux29~0_combout\ & ((\pro0|e0|reg0|regs[3][2]~regout\))) # (!\pro0|e0|reg0|Mux29~0_combout\ & (\pro0|e0|reg0|regs[2][2]~regout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & 
-- (((\pro0|e0|reg0|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[2][2]~regout\,
	datac => \pro0|e0|reg0|regs[3][2]~regout\,
	datad => \pro0|e0|reg0|Mux29~0_combout\,
	combout => \pro0|e0|reg0|Mux29~1_combout\);

-- Location: LCFF_X27_Y16_N17
\pro0|e0|reg0|regs[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector13~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][2]~regout\);

-- Location: LCFF_X23_Y14_N21
\pro0|e0|reg0|regs[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector12~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][3]~regout\);

-- Location: LCFF_X24_Y19_N31
\pro0|e0|reg0|regs[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector11~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][4]~regout\);

-- Location: LCCOMB_X25_Y19_N2
\pro0|e0|reg0|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux27~2_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[6][4]~regout\)) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[6][4]~regout\,
	datab => \pro0|e0|reg0|regs[4][4]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux27~2_combout\);

-- Location: LCCOMB_X25_Y19_N26
\pro0|e0|reg0|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux27~3_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux27~2_combout\ & ((\pro0|e0|reg0|regs[7][4]~regout\))) # (!\pro0|e0|reg0|Mux27~2_combout\ & (\pro0|e0|reg0|regs[5][4]~regout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & 
-- (((\pro0|e0|reg0|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[5][4]~regout\,
	datab => \pro0|e0|reg0|regs[7][4]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|e0|reg0|Mux27~2_combout\,
	combout => \pro0|e0|reg0|Mux27~3_combout\);

-- Location: LCCOMB_X24_Y13_N16
\pro0|e0|reg0|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux26~0_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|reg0|regs[1][5]~regout\)) # 
-- (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|regs[0][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[1][5]~regout\,
	datac => \pro0|e0|reg0|regs[0][5]~regout\,
	datad => \pro0|co|c0|addr_b[0]~2_combout\,
	combout => \pro0|e0|reg0|Mux26~0_combout\);

-- Location: LCFF_X27_Y15_N13
\pro0|e0|reg0|regs[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector10~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][5]~regout\);

-- Location: LCFF_X27_Y15_N25
\pro0|e0|reg0|regs[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector9~6_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][6]~regout\);

-- Location: LCFF_X25_Y15_N31
\pro0|e0|reg0|regs[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[6][6]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][6]~regout\);

-- Location: LCFF_X25_Y15_N13
\pro0|e0|reg0|regs[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[6][8]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][8]~regout\);

-- Location: LCFF_X26_Y12_N17
\pro0|e0|reg0|regs[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector7~8_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][8]~regout\);

-- Location: LCFF_X23_Y15_N31
\pro0|e0|reg0|regs[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector6~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][9]~regout\);

-- Location: LCCOMB_X23_Y17_N16
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\ = (\pro0|co|c0|Rb_N~combout\ & (\pro0|e0|reg0|Mux16~4_combout\ $ (\pro0|e0|reg0|Mux22~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|e0|reg0|Mux16~4_combout\,
	datad => \pro0|e0|reg0|Mux22~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\);

-- Location: LCFF_X23_Y11_N17
\pro0|e0|reg0|regs[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[4][10]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][10]~regout\);

-- Location: LCFF_X22_Y12_N13
\pro0|e0|reg0|regs[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector5~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][10]~regout\);

-- Location: LCFF_X25_Y16_N21
\pro0|e0|reg0|regs[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[5][12]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][12]~regout\);

-- Location: LCFF_X23_Y12_N3
\pro0|e0|reg0|regs[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|Selector2~2_combout\,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][13]~regout\);

-- Location: LCFF_X26_Y14_N7
\pro0|e0|regS|regs[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|regS|Mux21~4_combout\,
	sload => VCC,
	ena => \pro0|e0|regS|regs[5][11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[5][10]~regout\);

-- Location: LCFF_X27_Y11_N23
\pro0|e0|regS|regs[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs[6][10]~feeder_combout\,
	ena => \pro0|e0|regS|regs[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[6][10]~regout\);

-- Location: LCCOMB_X25_Y15_N6
\pro0|e0|reg_out[5]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[5]~48_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs[6][5]~regout\)) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~2_combout\,
	datab => \pro0|e0|reg0|regs[6][5]~regout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|e0|reg0|regs[4][5]~regout\,
	combout => \pro0|e0|reg_out[5]~48_combout\);

-- Location: LCCOMB_X25_Y19_N24
\pro0|e0|reg_out[5]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[5]~49_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg_out[5]~48_combout\ & (\pro0|e0|reg0|regs[7][5]~regout\)) # (!\pro0|e0|reg_out[5]~48_combout\ & ((\pro0|e0|reg0|regs[5][5]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|e0|reg_out[5]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~2_combout\,
	datab => \pro0|e0|reg0|regs[7][5]~regout\,
	datac => \pro0|e0|reg_out[5]~48_combout\,
	datad => \pro0|e0|reg0|regs[5][5]~regout\,
	combout => \pro0|e0|reg_out[5]~49_combout\);

-- Location: LCCOMB_X24_Y15_N18
\pro0|e0|reg_out[6]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[6]~56_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|e0|reg0|regs[1][6]~regout\)) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg0|regs[0][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[1][6]~regout\,
	datac => \pro0|e0|reg0|regs[0][6]~regout\,
	datad => \pro0|co|c0|addr_a[0]~2_combout\,
	combout => \pro0|e0|reg_out[6]~56_combout\);

-- Location: LCCOMB_X25_Y15_N16
\pro0|e0|reg_out[6]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[6]~57_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg_out[6]~56_combout\ & ((\pro0|e0|reg0|regs[3][6]~regout\))) # (!\pro0|e0|reg_out[6]~56_combout\ & (\pro0|e0|reg0|regs[2][6]~regout\)))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg_out[6]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[2][6]~regout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[3][6]~regout\,
	datad => \pro0|e0|reg_out[6]~56_combout\,
	combout => \pro0|e0|reg_out[6]~57_combout\);

-- Location: LCFF_X26_Y14_N23
\pro0|e0|regS|regs[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~26_combout\,
	ena => \pro0|e0|regS|regs[1][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[1][7]~regout\);

-- Location: LCCOMB_X25_Y15_N20
\pro0|e0|reg_out[9]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[9]~76_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|co|c0|addr_a[1]~1_combout\)) # (!\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs[6][9]~regout\)) # (!\pro0|co|c0|addr_a[1]~1_combout\ 
-- & ((\pro0|e0|reg0|regs[4][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~2_combout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[6][9]~regout\,
	datad => \pro0|e0|reg0|regs[4][9]~regout\,
	combout => \pro0|e0|reg_out[9]~76_combout\);

-- Location: LCCOMB_X23_Y15_N6
\pro0|e0|reg_out[9]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[9]~77_combout\ = (\pro0|e0|reg_out[9]~76_combout\ & ((\pro0|e0|reg0|regs[7][9]~regout\) # ((!\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|e0|reg_out[9]~76_combout\ & (((\pro0|e0|reg0|regs[5][9]~regout\ & 
-- \pro0|co|c0|addr_a[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[7][9]~regout\,
	datab => \pro0|e0|reg_out[9]~76_combout\,
	datac => \pro0|e0|reg0|regs[5][9]~regout\,
	datad => \pro0|co|c0|addr_a[0]~2_combout\,
	combout => \pro0|e0|reg_out[9]~77_combout\);

-- Location: LCCOMB_X26_Y10_N16
\pro0|e0|reg_out[13]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[13]~102_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|e0|reg0|regs[1][13]~regout\) # (\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|e0|reg0|regs[0][13]~regout\ & 
-- ((!\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~2_combout\,
	datab => \pro0|e0|reg0|regs[0][13]~regout\,
	datac => \pro0|e0|reg0|regs[1][13]~regout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg_out[13]~102_combout\);

-- Location: LCCOMB_X27_Y12_N22
\pro0|e0|reg_out[14]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[14]~106_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs[6][14]~regout\) # ((\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg0|regs[4][14]~regout\ & 
-- !\pro0|co|c0|addr_a[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[6][14]~regout\,
	datab => \pro0|e0|reg0|regs[4][14]~regout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|co|c0|addr_a[0]~2_combout\,
	combout => \pro0|e0|reg_out[14]~106_combout\);

-- Location: LCCOMB_X26_Y16_N10
\pro0|e0|reg_out[14]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[14]~108_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg0|regs[1][14]~regout\))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|e0|reg0|regs[0][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[0][14]~regout\,
	datab => \pro0|e0|reg0|regs[1][14]~regout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|co|c0|addr_a[0]~2_combout\,
	combout => \pro0|e0|reg_out[14]~108_combout\);

-- Location: LCCOMB_X26_Y16_N4
\pro0|e0|reg_out[14]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[14]~109_combout\ = (\pro0|e0|reg_out[14]~108_combout\ & (((\pro0|e0|reg0|regs[3][14]~regout\)) # (!\pro0|co|c0|addr_a[1]~1_combout\))) # (!\pro0|e0|reg_out[14]~108_combout\ & (\pro0|co|c0|addr_a[1]~1_combout\ & 
-- (\pro0|e0|reg0|regs[2][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[14]~108_combout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[2][14]~regout\,
	datad => \pro0|e0|reg0|regs[3][14]~regout\,
	combout => \pro0|e0|reg_out[14]~109_combout\);

-- Location: LCCOMB_X24_Y16_N6
\pro0|e0|reg_out[14]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[14]~110_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|co|c0|sel_reg_out~combout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|co|c0|sel_reg_out~combout\ & (\pro0|e0|reg_out[15]~21_combout\)) # 
-- (!\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg_out[14]~109_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~21_combout\,
	datab => \pro0|co|c0|addr_a[2]~0_combout\,
	datac => \pro0|e0|reg_out[14]~109_combout\,
	datad => \pro0|co|c0|sel_reg_out~combout\,
	combout => \pro0|e0|reg_out[14]~110_combout\);

-- Location: LCCOMB_X24_Y16_N18
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\ = \pro0|e0|reg_out[11]~93_combout\ $ (\pro0|e0|reg_out[15]~29_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[11]~93_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\);

-- Location: LCCOMB_X23_Y16_N20
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\ = \pro0|e0|reg_out[10]~87_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\pro0|e0|reg_out[9]~81_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\pro0|e0|reg_out[15]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[10]~87_combout\,
	datab => \pro0|e0|reg_out[9]~81_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\);

-- Location: LCCOMB_X22_Y21_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\);

-- Location: LCCOMB_X23_Y19_N28
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\ = \pro0|e0|reg_out[9]~81_combout\ $ (\pro0|e0|reg_out[15]~29_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[9]~81_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\);

-- Location: LCCOMB_X21_Y21_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\);

-- Location: LCCOMB_X21_Y21_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\);

-- Location: LCCOMB_X20_Y21_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\);

-- Location: LCCOMB_X20_Y21_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\);

-- Location: LCCOMB_X20_Y21_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\);

-- Location: LCCOMB_X21_Y19_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\);

-- Location: LCCOMB_X20_Y19_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\);

-- Location: LCCOMB_X20_Y16_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\);

-- Location: LCCOMB_X19_Y17_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\);

-- Location: LCCOMB_X18_Y16_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\);

-- Location: LCCOMB_X19_Y17_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\);

-- Location: LCCOMB_X18_Y16_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\);

-- Location: LCCOMB_X19_Y15_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\);

-- Location: LCCOMB_X19_Y15_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\);

-- Location: LCCOMB_X27_Y15_N24
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\ = \pro0|e0|reg_out[1]~9_combout\ $ (((\pro0|e0|reg_out[15]~29_combout\ & \pro0|e0|reg_out[0]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~29_combout\,
	datab => \pro0|e0|reg_out[1]~9_combout\,
	datad => \pro0|e0|reg_out[0]~19_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\);

-- Location: LCCOMB_X21_Y15_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108_combout\);

-- Location: LCCOMB_X21_Y15_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110_combout\);

-- Location: LCCOMB_X22_Y16_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117_combout\);

-- Location: LCCOMB_X21_Y16_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~20_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119_combout\);

-- Location: LCCOMB_X26_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~0_combout\ = (\pro0|e0|reg_out[14]~111_combout\) # (!\pro0|e0|y[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|reg_out[14]~111_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~0_combout\);

-- Location: LCCOMB_X26_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\ = (\pro0|e0|alu0|Equal1~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\pro0|e0|reg_out[13]~105_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\))))) # (!\pro0|e0|alu0|Equal1~7_combout\ & (\pro0|e0|reg_out[13]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal1~7_combout\,
	datab => \pro0|e0|reg_out[13]~105_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\);

-- Location: LCCOMB_X29_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\pro0|e0|reg_out[10]~87_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\))))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\ & (\pro0|e0|reg_out[10]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\,
	datab => \pro0|e0|reg_out[10]~87_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\);

-- Location: LCCOMB_X25_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102),
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\);

-- Location: LCCOMB_X25_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102),
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\);

-- Location: LCCOMB_X20_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\);

-- Location: LCCOMB_X24_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119),
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\);

-- Location: LCCOMB_X24_Y10_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119),
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\);

-- Location: LCCOMB_X23_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\ = (\pro0|e0|alu0|Equal1~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\))))) # (!\pro0|e0|alu0|Equal1~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal1~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\);

-- Location: LCCOMB_X23_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\ = (\pro0|e0|alu0|Equal1~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\))))) # (!\pro0|e0|alu0|Equal1~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal1~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\);

-- Location: LCCOMB_X21_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170),
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\);

-- Location: LCCOMB_X20_Y10_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\);

-- Location: LCCOMB_X19_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\);

-- Location: LCCOMB_X19_Y11_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\);

-- Location: LCCOMB_X30_Y17_N8
\pro0|e0|alu0|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~13_combout\ = (\pro0|co|c0|op[2]~7_combout\ & ((!\pro0|e0|y[15]~3_combout\) # (!\pro0|e0|alu0|Add2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~1_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~13_combout\);

-- Location: LCCOMB_X29_Y17_N20
\pro0|e0|alu0|ShiftRight1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~5_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[8]~75_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[7]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[7]~69_combout\,
	datac => \pro0|e0|reg_out[8]~75_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~5_combout\);

-- Location: LCCOMB_X26_Y20_N14
\pro0|e0|alu0|ShiftRight1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~10_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[14]~111_combout\)) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[13]~105_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[14]~111_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|e0|reg_out[13]~105_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~10_combout\);

-- Location: LCCOMB_X25_Y20_N12
\pro0|e0|alu0|ShiftRight1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~11_combout\ = (\pro0|e0|alu0|ShiftRight1~10_combout\ & (\pro0|e0|y[1]~1_combout\ $ (((!\pro0|e0|y[0]~2_combout\) # (!\pro0|e0|y[4]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~10_combout\,
	datac => \pro0|e0|y[4]~9_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~11_combout\);

-- Location: LCCOMB_X29_Y14_N8
\pro0|e0|alu0|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|output~0_combout\ = \pro0|e0|reg_out[1]~9_combout\ $ (((\pro0|e0|y[1]~0_combout\) # ((\pro0|co|c0|Rb_N~combout\ & \io|regs[8][1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \io|regs[8][1]~0_combout\,
	datac => \pro0|e0|y[1]~0_combout\,
	datad => \pro0|e0|reg_out[1]~9_combout\,
	combout => \pro0|e0|alu0|output~0_combout\);

-- Location: LCCOMB_X25_Y20_N8
\pro0|e0|alu0|ShiftRight0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~3_combout\ = (!\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|Add2~3_combout\ & ((\pro0|e0|reg_out[15]~29_combout\))) # (!\pro0|e0|alu0|Add2~3_combout\ & (\pro0|e0|alu0|ShiftRight1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~2_combout\,
	datab => \pro0|e0|alu0|Add2~3_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~10_combout\,
	datad => \pro0|e0|reg_out[15]~29_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~3_combout\);

-- Location: LCCOMB_X25_Y20_N22
\pro0|e0|alu0|ShiftRight0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~4_combout\ = (\pro0|e0|alu0|ShiftRight0~3_combout\) # ((\pro0|e0|alu0|Add2~2_combout\ & \pro0|e0|alu0|ShiftRight0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftRight0~3_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~4_combout\);

-- Location: LCCOMB_X29_Y16_N24
\pro0|e0|alu0|Add0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~17_combout\ = (!\pro0|e0|alu0|Add2~1_combout\ & ((\pro0|e0|alu0|ShiftRight1~7_combout\) # ((\pro0|e0|alu0|Add2~4_combout\ & \pro0|e0|alu0|ShiftRight0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~7_combout\,
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~4_combout\,
	datad => \pro0|e0|alu0|Add2~1_combout\,
	combout => \pro0|e0|alu0|Add0~17_combout\);

-- Location: LCCOMB_X29_Y20_N16
\pro0|e0|alu0|ShiftRight0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~5_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[11]~93_combout\)) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[10]~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[11]~93_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datad => \pro0|e0|reg_out[10]~87_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~5_combout\);

-- Location: LCCOMB_X26_Y20_N26
\pro0|e0|alu0|ShiftRight1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~14_combout\ = (\pro0|e0|alu0|Add2~3_combout\ & (\pro0|e0|alu0|ShiftRight1~13_combout\)) # (!\pro0|e0|alu0|Add2~3_combout\ & ((\pro0|e0|alu0|ShiftRight0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~3_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~13_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~5_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~14_combout\);

-- Location: LCCOMB_X26_Y20_N16
\pro0|e0|alu0|ShiftRight0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~6_combout\ = (!\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~26_combout\ & (\pro0|e0|reg_out[14]~111_combout\)) # (!\pro0|e0|alu0|ShiftRight1~26_combout\ & ((\pro0|e0|reg_out[15]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[14]~111_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~26_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|alu0|Add2~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~6_combout\);

-- Location: LCCOMB_X26_Y20_N10
\pro0|e0|alu0|ShiftRight0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~7_combout\ = (\pro0|e0|alu0|ShiftRight0~6_combout\) # ((\pro0|e0|alu0|ShiftRight1~14_combout\ & \pro0|e0|alu0|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftRight1~14_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~6_combout\,
	datad => \pro0|e0|alu0|Add2~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~7_combout\);

-- Location: LCCOMB_X23_Y16_N8
\pro0|e0|alu0|output~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|output~2_combout\ = \pro0|e0|reg_out[2]~35_combout\ $ (((\pro0|e0|y[2]~4_combout\) # ((\pro0|co|c0|Rb_N~combout\ & \io|regs[7][2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \io|regs[7][2]~6_combout\,
	datac => \pro0|e0|reg_out[2]~35_combout\,
	datad => \pro0|e0|y[2]~4_combout\,
	combout => \pro0|e0|alu0|output~2_combout\);

-- Location: LCCOMB_X20_Y13_N8
\pro0|e0|alu0|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~2_combout\ = (\pro0|e0|alu0|Mux12~12_combout\ & (((\pro0|e0|alu0|ShiftRight0~7_combout\) # (\pro0|e0|alu0|Mux12~34_combout\)))) # (!\pro0|e0|alu0|Mux12~12_combout\ & (\pro0|e0|alu0|output~2_combout\ & 
-- ((!\pro0|e0|alu0|Mux12~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|output~2_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~7_combout\,
	datac => \pro0|e0|alu0|Mux12~12_combout\,
	datad => \pro0|e0|alu0|Mux12~34_combout\,
	combout => \pro0|e0|alu0|Mux13~2_combout\);

-- Location: LCCOMB_X20_Y13_N18
\pro0|e0|alu0|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~3_combout\ = (\pro0|e0|alu0|Mux13~2_combout\ & (((\pro0|e0|reg_out[15]~29_combout\) # (!\pro0|e0|alu0|Mux12~34_combout\)))) # (!\pro0|e0|alu0|Mux13~2_combout\ & (!\pro0|e0|reg_out[2]~35_combout\ & ((\pro0|e0|alu0|Mux12~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[2]~35_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|alu0|Mux13~2_combout\,
	datad => \pro0|e0|alu0|Mux12~34_combout\,
	combout => \pro0|e0|alu0|Mux13~3_combout\);

-- Location: LCCOMB_X30_Y15_N28
\pro0|e0|alu0|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~13_combout\ = (\pro0|co|c0|op[1]~9_combout\ & (((!\pro0|e0|alu0|ShiftRight0~8_combout\ & \pro0|e0|y[15]~3_combout\)) # (!\pro0|co|c0|op[2]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|co|c0|op[1]~9_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|e0|y[15]~3_combout\,
	combout => \pro0|e0|alu0|Mux12~13_combout\);

-- Location: LCCOMB_X30_Y15_N18
\pro0|e0|alu0|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~14_combout\ = (\pro0|co|c0|op[1]~9_combout\ & (((\pro0|co|c0|op[2]~7_combout\ & \pro0|co|c0|op[0]~5_combout\)) # (!\pro0|e0|alu0|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~1_combout\,
	datab => \pro0|co|c0|op[1]~9_combout\,
	datac => \pro0|co|c0|op[2]~7_combout\,
	datad => \pro0|co|c0|op[0]~5_combout\,
	combout => \pro0|e0|alu0|Mux12~14_combout\);

-- Location: LCCOMB_X30_Y15_N24
\pro0|e0|alu0|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~15_combout\ = (\pro0|e0|alu0|Mux12~13_combout\ & ((!\pro0|e0|alu0|Add2~1_combout\) # (!\pro0|e0|alu0|Mux12~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux12~14_combout\,
	datac => \pro0|e0|alu0|Add2~1_combout\,
	datad => \pro0|e0|alu0|Mux12~13_combout\,
	combout => \pro0|e0|alu0|Mux12~15_combout\);

-- Location: LCCOMB_X30_Y16_N0
\pro0|e0|alu0|ShiftRight1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~17_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[3]~41_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[2]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[2]~35_combout\,
	datac => \pro0|e0|y[0]~2_combout\,
	datad => \pro0|e0|reg_out[3]~41_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~17_combout\);

-- Location: LCCOMB_X30_Y15_N26
\pro0|e0|alu0|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~16_combout\ = (((!\pro0|e0|y[15]~3_combout\) # (!\pro0|e0|alu0|ShiftRight0~8_combout\)) # (!\pro0|e0|alu0|Add2~2_combout\)) # (!\pro0|co|c0|op[2]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|e0|alu0|Add2~2_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|e0|y[15]~3_combout\,
	combout => \pro0|e0|alu0|Mux12~16_combout\);

-- Location: LCCOMB_X30_Y15_N10
\pro0|e0|alu0|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~18_combout\ = (!\pro0|e0|alu0|Mux12~17_combout\ & ((\pro0|e0|alu0|Add2~3_combout\) # (!\pro0|e0|alu0|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Add2~3_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|Mux12~17_combout\,
	combout => \pro0|e0|alu0|Mux12~18_combout\);

-- Location: LCCOMB_X30_Y15_N8
\pro0|e0|alu0|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~4_combout\ = (\pro0|e0|alu0|Mux12~18_combout\ & ((\pro0|e0|alu0|ShiftRight1~19_combout\) # ((!\pro0|e0|alu0|Mux12~35_combout\)))) # (!\pro0|e0|alu0|Mux12~18_combout\ & (((\pro0|e0|alu0|Mux12~35_combout\ & 
-- \pro0|e0|alu0|ShiftLeft0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~18_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~19_combout\,
	datac => \pro0|e0|alu0|Mux12~35_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~43_combout\,
	combout => \pro0|e0|alu0|Mux13~4_combout\);

-- Location: LCCOMB_X30_Y15_N14
\pro0|e0|alu0|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~5_combout\ = (\pro0|e0|alu0|Mux12~16_combout\ & (((\pro0|e0|alu0|Mux13~4_combout\)))) # (!\pro0|e0|alu0|Mux12~16_combout\ & ((\pro0|e0|alu0|Mux13~4_combout\ & (\pro0|e0|alu0|ShiftRight1~18_combout\)) # (!\pro0|e0|alu0|Mux13~4_combout\ 
-- & ((\pro0|e0|alu0|ShiftRight1~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~18_combout\,
	datab => \pro0|e0|alu0|Mux12~16_combout\,
	datac => \pro0|e0|alu0|Mux13~4_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~17_combout\,
	combout => \pro0|e0|alu0|Mux13~5_combout\);

-- Location: LCCOMB_X30_Y15_N16
\pro0|e0|alu0|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~6_combout\ = (\pro0|e0|alu0|Mux12~14_combout\ & (((\pro0|e0|alu0|Mux13~5_combout\ & !\pro0|e0|alu0|Mux12~13_combout\)))) # (!\pro0|e0|alu0|Mux12~14_combout\ & ((\pro0|e0|alu0|Add0~21_combout\) # ((\pro0|e0|alu0|Mux12~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~21_combout\,
	datab => \pro0|e0|alu0|Mux12~14_combout\,
	datac => \pro0|e0|alu0|Mux13~5_combout\,
	datad => \pro0|e0|alu0|Mux12~13_combout\,
	combout => \pro0|e0|alu0|Mux13~6_combout\);

-- Location: LCCOMB_X19_Y13_N0
\pro0|e0|alu0|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~7_combout\ = (\pro0|e0|alu0|Mux12~15_combout\ & ((\pro0|e0|alu0|Mux13~6_combout\ & (\pro0|e0|alu0|Mux13~3_combout\)) # (!\pro0|e0|alu0|Mux13~6_combout\ & ((\pro0|e0|alu0|ShiftRight1~16_combout\))))) # (!\pro0|e0|alu0|Mux12~15_combout\ 
-- & (((\pro0|e0|alu0|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~15_combout\,
	datab => \pro0|e0|alu0|Mux13~3_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~16_combout\,
	datad => \pro0|e0|alu0|Mux13~6_combout\,
	combout => \pro0|e0|alu0|Mux13~7_combout\);

-- Location: LCCOMB_X19_Y13_N22
\pro0|e0|alu0|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~8_combout\ = (\pro0|e0|alu0|Mux12~19_combout\ & ((\pro0|e0|alu0|Mux12~36_combout\ & ((\pro0|e0|reg_out[2]~35_combout\))) # (!\pro0|e0|alu0|Mux12~36_combout\ & (\pro0|e0|alu0|Mux13~7_combout\)))) # (!\pro0|e0|alu0|Mux12~19_combout\ & 
-- (((\pro0|e0|alu0|Mux12~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux13~7_combout\,
	datab => \pro0|e0|alu0|Mux12~19_combout\,
	datac => \pro0|e0|reg_out[2]~35_combout\,
	datad => \pro0|e0|alu0|Mux12~36_combout\,
	combout => \pro0|e0|alu0|Mux13~8_combout\);

-- Location: LCCOMB_X25_Y20_N20
\pro0|e0|alu0|ShiftRight1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~20_combout\ = (\pro0|e0|alu0|Add2~3_combout\ & (\pro0|e0|alu0|ShiftRight1~10_combout\)) # (!\pro0|e0|alu0|Add2~3_combout\ & ((\pro0|e0|alu0|ShiftRight0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Add2~3_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~10_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~1_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~20_combout\);

-- Location: LCCOMB_X25_Y20_N16
\pro0|e0|alu0|ShiftRight0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~11_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight1~20_combout\)) # (!\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|reg_out[15]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~20_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|reg_out[15]~29_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~11_combout\);

-- Location: LCCOMB_X20_Y13_N20
\pro0|e0|alu0|output~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|output~3_combout\ = \pro0|e0|reg_out[3]~41_combout\ $ (\pro0|e0|y[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[3]~41_combout\,
	datac => \pro0|e0|y[3]~7_combout\,
	combout => \pro0|e0|alu0|output~3_combout\);

-- Location: LCCOMB_X20_Y13_N14
\pro0|e0|alu0|Mux12~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~22_combout\ = (\pro0|e0|alu0|Mux12~12_combout\ & (((\pro0|e0|alu0|ShiftRight0~11_combout\) # (\pro0|e0|alu0|Mux12~34_combout\)))) # (!\pro0|e0|alu0|Mux12~12_combout\ & (\pro0|e0|alu0|output~3_combout\ & 
-- ((!\pro0|e0|alu0|Mux12~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|output~3_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~11_combout\,
	datac => \pro0|e0|alu0|Mux12~12_combout\,
	datad => \pro0|e0|alu0|Mux12~34_combout\,
	combout => \pro0|e0|alu0|Mux12~22_combout\);

-- Location: LCCOMB_X20_Y13_N12
\pro0|e0|alu0|Mux12~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~23_combout\ = (\pro0|e0|alu0|Mux12~22_combout\ & ((\pro0|e0|reg_out[15]~29_combout\) # ((!\pro0|e0|alu0|Mux12~34_combout\)))) # (!\pro0|e0|alu0|Mux12~22_combout\ & (((!\pro0|e0|reg_out[3]~41_combout\ & 
-- \pro0|e0|alu0|Mux12~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~29_combout\,
	datab => \pro0|e0|alu0|Mux12~22_combout\,
	datac => \pro0|e0|reg_out[3]~41_combout\,
	datad => \pro0|e0|alu0|Mux12~34_combout\,
	combout => \pro0|e0|alu0|Mux12~23_combout\);

-- Location: LCCOMB_X29_Y19_N4
\pro0|e0|alu0|ShiftLeft0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~8_combout\ = (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|ShiftLeft0~4_combout\)) # (!\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|ShiftLeft0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~4_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~7_combout\,
	datad => \pro0|e0|y[2]~5_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X25_Y20_N10
\pro0|e0|alu0|ShiftRight1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~22_combout\ = (\pro0|e0|alu0|Add2~3_combout\ & (\pro0|e0|alu0|ShiftRight1~8_combout\)) # (!\pro0|e0|alu0|Add2~3_combout\ & ((\pro0|e0|alu0|ShiftRight1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftRight1~8_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~5_combout\,
	datad => \pro0|e0|alu0|Add2~3_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~22_combout\);

-- Location: LCCOMB_X30_Y15_N2
\pro0|e0|alu0|Mux12~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~24_combout\ = (\pro0|e0|alu0|Mux12~35_combout\ & ((\pro0|e0|alu0|Mux12~18_combout\ & ((\pro0|e0|alu0|ShiftRight1~22_combout\))) # (!\pro0|e0|alu0|Mux12~18_combout\ & (\pro0|e0|alu0|ShiftLeft0~8_combout\)))) # 
-- (!\pro0|e0|alu0|Mux12~35_combout\ & (((\pro0|e0|alu0|Mux12~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~35_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~8_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~22_combout\,
	datad => \pro0|e0|alu0|Mux12~18_combout\,
	combout => \pro0|e0|alu0|Mux12~24_combout\);

-- Location: LCCOMB_X30_Y15_N4
\pro0|e0|alu0|Mux12~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~25_combout\ = (\pro0|e0|alu0|Mux12~24_combout\ & (((\pro0|e0|alu0|ShiftRight1~6_combout\) # (\pro0|e0|alu0|Mux12~16_combout\)))) # (!\pro0|e0|alu0|Mux12~24_combout\ & (\pro0|e0|alu0|ShiftRight1~2_combout\ & 
-- ((!\pro0|e0|alu0|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~2_combout\,
	datab => \pro0|e0|alu0|Mux12~24_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~6_combout\,
	datad => \pro0|e0|alu0|Mux12~16_combout\,
	combout => \pro0|e0|alu0|Mux12~25_combout\);

-- Location: LCCOMB_X29_Y14_N10
\pro0|e0|alu0|Add0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~23_combout\ = \pro0|co|c0|op[0]~5_combout\ $ (\pro0|e0|y[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|e0|y[3]~7_combout\,
	combout => \pro0|e0|alu0|Add0~23_combout\);

-- Location: LCCOMB_X30_Y15_N30
\pro0|e0|alu0|Mux12~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~26_combout\ = (\pro0|e0|alu0|Mux12~14_combout\ & (((\pro0|e0|alu0|Mux12~25_combout\ & !\pro0|e0|alu0|Mux12~13_combout\)))) # (!\pro0|e0|alu0|Mux12~14_combout\ & ((\pro0|e0|alu0|Add0~24_combout\) # ((\pro0|e0|alu0|Mux12~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~24_combout\,
	datab => \pro0|e0|alu0|Mux12~14_combout\,
	datac => \pro0|e0|alu0|Mux12~25_combout\,
	datad => \pro0|e0|alu0|Mux12~13_combout\,
	combout => \pro0|e0|alu0|Mux12~26_combout\);

-- Location: LCCOMB_X19_Y13_N12
\pro0|e0|alu0|Mux12~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~27_combout\ = (\pro0|e0|alu0|Mux12~15_combout\ & ((\pro0|e0|alu0|Mux12~26_combout\ & ((\pro0|e0|alu0|Mux12~23_combout\))) # (!\pro0|e0|alu0|Mux12~26_combout\ & (\pro0|e0|alu0|ShiftRight1~21_combout\)))) # 
-- (!\pro0|e0|alu0|Mux12~15_combout\ & (((\pro0|e0|alu0|Mux12~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~15_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~21_combout\,
	datac => \pro0|e0|alu0|Mux12~23_combout\,
	datad => \pro0|e0|alu0|Mux12~26_combout\,
	combout => \pro0|e0|alu0|Mux12~27_combout\);

-- Location: LCCOMB_X19_Y13_N2
\pro0|e0|alu0|Mux12~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~28_combout\ = (\pro0|e0|alu0|Mux12~36_combout\ & (((\pro0|e0|reg_out[3]~41_combout\) # (!\pro0|e0|alu0|Mux12~19_combout\)))) # (!\pro0|e0|alu0|Mux12~36_combout\ & (\pro0|e0|alu0|Mux12~27_combout\ & ((\pro0|e0|alu0|Mux12~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~27_combout\,
	datab => \pro0|e0|alu0|Mux12~36_combout\,
	datac => \pro0|e0|reg_out[3]~41_combout\,
	datad => \pro0|e0|alu0|Mux12~19_combout\,
	combout => \pro0|e0|alu0|Mux12~28_combout\);

-- Location: LCCOMB_X26_Y20_N18
\pro0|e0|alu0|ShiftRight0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~13_combout\ = (\pro0|e0|alu0|Add2~3_combout\ & ((\pro0|e0|alu0|ShiftRight1~15_combout\))) # (!\pro0|e0|alu0|Add2~3_combout\ & (\pro0|e0|alu0|ShiftRight1~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~3_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~13_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~15_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~13_combout\);

-- Location: LCCOMB_X26_Y20_N28
\pro0|e0|alu0|ShiftRight0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~14_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight0~13_combout\)) # (!\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|reg_out[15]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftRight0~13_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|alu0|Add2~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~14_combout\);

-- Location: LCCOMB_X20_Y13_N26
\pro0|e0|alu0|output~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|output~4_combout\ = \pro0|e0|y[4]~9_combout\ $ (\pro0|e0|reg_out[4]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|y[4]~9_combout\,
	datad => \pro0|e0|reg_out[4]~47_combout\,
	combout => \pro0|e0|alu0|output~4_combout\);

-- Location: LCCOMB_X20_Y13_N16
\pro0|e0|alu0|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~5_combout\ = (\pro0|e0|alu0|Mux12~34_combout\ & (((\pro0|e0|alu0|Mux12~12_combout\)))) # (!\pro0|e0|alu0|Mux12~34_combout\ & ((\pro0|e0|alu0|Mux12~12_combout\ & (\pro0|e0|alu0|ShiftRight0~14_combout\)) # 
-- (!\pro0|e0|alu0|Mux12~12_combout\ & ((\pro0|e0|alu0|output~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight0~14_combout\,
	datab => \pro0|e0|alu0|Mux12~34_combout\,
	datac => \pro0|e0|alu0|Mux12~12_combout\,
	datad => \pro0|e0|alu0|output~4_combout\,
	combout => \pro0|e0|alu0|Mux11~5_combout\);

-- Location: LCCOMB_X20_Y13_N2
\pro0|e0|alu0|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~6_combout\ = (\pro0|e0|alu0|Mux11~5_combout\ & ((\pro0|e0|reg_out[15]~29_combout\) # ((!\pro0|e0|alu0|Mux12~34_combout\)))) # (!\pro0|e0|alu0|Mux11~5_combout\ & (((!\pro0|e0|reg_out[4]~47_combout\ & \pro0|e0|alu0|Mux12~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~5_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|reg_out[4]~47_combout\,
	datad => \pro0|e0|alu0|Mux12~34_combout\,
	combout => \pro0|e0|alu0|Mux11~6_combout\);

-- Location: LCCOMB_X30_Y17_N20
\pro0|e0|alu0|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~7_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|y[15]~3_combout\ & ((\pro0|e0|alu0|ShiftRight0~8_combout\) # (\pro0|co|c0|op[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|y[15]~3_combout\,
	datad => \pro0|co|c0|op[0]~5_combout\,
	combout => \pro0|e0|alu0|Mux11~7_combout\);

-- Location: LCCOMB_X30_Y16_N22
\pro0|e0|alu0|ShiftLeft0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~10_combout\ = (\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[1]~9_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[2]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|y[1]~1_combout\,
	datac => \pro0|e0|reg_out[2]~35_combout\,
	datad => \pro0|e0|reg_out[1]~9_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X30_Y16_N6
\pro0|e0|alu0|ShiftLeft0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~12_combout\ = (\pro0|e0|alu0|ShiftLeft0~10_combout\) # ((!\pro0|e0|y[1]~1_combout\ & \pro0|e0|alu0|ShiftLeft0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftLeft0~10_combout\,
	datac => \pro0|e0|y[1]~1_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~11_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X30_Y18_N24
\pro0|e0|alu0|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~12_combout\ = (\pro0|e0|alu0|Mux12~32_combout\ & (\pro0|e0|alu0|Mux4~6_combout\)) # (!\pro0|e0|alu0|Mux12~32_combout\ & ((\pro0|e0|alu0|Mux4~6_combout\ & (\pro0|e0|reg_out[4]~47_combout\ & \pro0|e0|y[4]~9_combout\)) # 
-- (!\pro0|e0|alu0|Mux4~6_combout\ & ((\pro0|e0|reg_out[4]~47_combout\) # (\pro0|e0|y[4]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~32_combout\,
	datab => \pro0|e0|alu0|Mux4~6_combout\,
	datac => \pro0|e0|reg_out[4]~47_combout\,
	datad => \pro0|e0|y[4]~9_combout\,
	combout => \pro0|e0|alu0|Mux11~12_combout\);

-- Location: LCCOMB_X30_Y18_N18
\pro0|e0|alu0|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~5_combout\ = (\pro0|e0|alu0|Mux12~32_combout\ & (!\pro0|e0|alu0|Mux4~6_combout\)) # (!\pro0|e0|alu0|Mux12~32_combout\ & ((\pro0|e0|alu0|Mux4~6_combout\ & (\pro0|e0|reg_out[5]~53_combout\ & \pro0|e0|y[5]~11_combout\)) # 
-- (!\pro0|e0|alu0|Mux4~6_combout\ & ((\pro0|e0|reg_out[5]~53_combout\) # (\pro0|e0|y[5]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~32_combout\,
	datab => \pro0|e0|alu0|Mux4~6_combout\,
	datac => \pro0|e0|reg_out[5]~53_combout\,
	datad => \pro0|e0|y[5]~11_combout\,
	combout => \pro0|e0|alu0|Mux10~5_combout\);

-- Location: LCCOMB_X25_Y20_N4
\pro0|e0|alu0|ShiftRight0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~16_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|Add2~3_combout\ & ((\pro0|e0|reg_out[15]~29_combout\))) # (!\pro0|e0|alu0|Add2~3_combout\ & (\pro0|e0|alu0|ShiftRight1~10_combout\)))) # 
-- (!\pro0|e0|alu0|Add2~2_combout\ & (((\pro0|e0|reg_out[15]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~2_combout\,
	datab => \pro0|e0|alu0|Add2~3_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~10_combout\,
	datad => \pro0|e0|reg_out[15]~29_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~16_combout\);

-- Location: LCCOMB_X29_Y15_N18
\pro0|e0|alu0|output~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|output~5_combout\ = \pro0|e0|reg_out[5]~53_combout\ $ (((\pro0|e0|y[5]~10_combout\) # ((\pro0|co|c0|Rb_N~combout\ & \io|regs[8][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~10_combout\,
	datab => \pro0|e0|reg_out[5]~53_combout\,
	datac => \pro0|co|c0|Rb_N~combout\,
	datad => \io|regs[8][5]~3_combout\,
	combout => \pro0|e0|alu0|output~5_combout\);

-- Location: LCCOMB_X29_Y15_N4
\pro0|e0|alu0|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~6_combout\ = (\pro0|e0|alu0|Mux12~34_combout\ & (((\pro0|e0|alu0|Mux12~12_combout\)))) # (!\pro0|e0|alu0|Mux12~34_combout\ & ((\pro0|e0|alu0|Mux12~12_combout\ & ((\pro0|e0|alu0|ShiftRight0~16_combout\))) # 
-- (!\pro0|e0|alu0|Mux12~12_combout\ & (\pro0|e0|alu0|output~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~34_combout\,
	datab => \pro0|e0|alu0|output~5_combout\,
	datac => \pro0|e0|alu0|Mux12~12_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~16_combout\,
	combout => \pro0|e0|alu0|Mux10~6_combout\);

-- Location: LCCOMB_X29_Y15_N30
\pro0|e0|alu0|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~7_combout\ = (\pro0|e0|alu0|Mux12~34_combout\ & ((\pro0|e0|alu0|Mux10~6_combout\ & ((\pro0|e0|reg_out[15]~29_combout\))) # (!\pro0|e0|alu0|Mux10~6_combout\ & (!\pro0|e0|reg_out[5]~53_combout\)))) # (!\pro0|e0|alu0|Mux12~34_combout\ & 
-- (((\pro0|e0|alu0|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~34_combout\,
	datab => \pro0|e0|reg_out[5]~53_combout\,
	datac => \pro0|e0|alu0|Mux10~6_combout\,
	datad => \pro0|e0|reg_out[15]~29_combout\,
	combout => \pro0|e0|alu0|Mux10~7_combout\);

-- Location: LCCOMB_X29_Y19_N12
\pro0|e0|alu0|ShiftLeft0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~14_combout\ = (\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|ShiftLeft0~7_combout\))) # (!\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|ShiftLeft0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftLeft0~13_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~7_combout\,
	datad => \pro0|e0|y[1]~1_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X29_Y19_N14
\pro0|e0|alu0|ShiftLeft0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~15_combout\ = (\pro0|e0|y[2]~5_combout\ & (((\pro0|e0|alu0|ShiftLeft0~4_combout\ & !\pro0|e0|y[1]~1_combout\)))) # (!\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|ShiftLeft0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~14_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~4_combout\,
	datac => \pro0|e0|y[1]~1_combout\,
	datad => \pro0|e0|y[2]~5_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X30_Y17_N4
\pro0|e0|alu0|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~8_combout\ = (\pro0|e0|alu0|Mux11~7_combout\ & (((!\pro0|e0|alu0|Mux11~1_combout\ & \pro0|e0|alu0|ShiftRight0~0_combout\)))) # (!\pro0|e0|alu0|Mux11~7_combout\ & ((\pro0|e0|alu0|Mux10~15_combout\) # ((\pro0|e0|alu0|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~7_combout\,
	datab => \pro0|e0|alu0|Mux10~15_combout\,
	datac => \pro0|e0|alu0|Mux11~1_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~0_combout\,
	combout => \pro0|e0|alu0|Mux10~8_combout\);

-- Location: LCCOMB_X30_Y17_N26
\pro0|e0|alu0|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~9_combout\ = (\pro0|e0|alu0|Mux10~8_combout\ & ((\pro0|e0|alu0|Mux10~7_combout\) # ((!\pro0|e0|alu0|Mux11~8_combout\)))) # (!\pro0|e0|alu0|Mux10~8_combout\ & (((\pro0|e0|alu0|ShiftRight1~24_combout\ & \pro0|e0|alu0|Mux11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux10~7_combout\,
	datab => \pro0|e0|alu0|Mux10~8_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~24_combout\,
	datad => \pro0|e0|alu0|Mux11~8_combout\,
	combout => \pro0|e0|alu0|Mux10~9_combout\);

-- Location: LCCOMB_X30_Y18_N12
\pro0|e0|alu0|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~10_combout\ = (\pro0|e0|alu0|Mux12~32_combout\ & ((\pro0|e0|alu0|Mux10~5_combout\ & (\pro0|e0|alu0|Mux10~9_combout\)) # (!\pro0|e0|alu0|Mux10~5_combout\ & ((\pro0|e0|alu0|Add0~30_combout\))))) # (!\pro0|e0|alu0|Mux12~32_combout\ & 
-- (((\pro0|e0|alu0|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~32_combout\,
	datab => \pro0|e0|alu0|Mux10~9_combout\,
	datac => \pro0|e0|alu0|Add0~30_combout\,
	datad => \pro0|e0|alu0|Mux10~5_combout\,
	combout => \pro0|e0|alu0|Mux10~10_combout\);

-- Location: LCCOMB_X30_Y18_N6
\pro0|e0|alu0|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~11_combout\ = (\pro0|e0|alu0|Mux12~36_combout\ & (((\pro0|e0|reg_out[5]~53_combout\)) # (!\pro0|e0|alu0|Mux12~19_combout\))) # (!\pro0|e0|alu0|Mux12~36_combout\ & (\pro0|e0|alu0|Mux12~19_combout\ & ((\pro0|e0|alu0|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~36_combout\,
	datab => \pro0|e0|alu0|Mux12~19_combout\,
	datac => \pro0|e0|reg_out[5]~53_combout\,
	datad => \pro0|e0|alu0|Mux10~10_combout\,
	combout => \pro0|e0|alu0|Mux10~11_combout\);

-- Location: LCCOMB_X26_Y20_N20
\pro0|e0|alu0|ShiftRight1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~25_combout\ = (\pro0|e0|alu0|ShiftRight1~15_combout\ & (!\pro0|e0|alu0|Add2~3_combout\ & \pro0|e0|alu0|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftRight1~15_combout\,
	datac => \pro0|e0|alu0|Add2~3_combout\,
	datad => \pro0|e0|alu0|Add2~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~25_combout\);

-- Location: LCCOMB_X26_Y19_N26
\pro0|e0|alu0|ShiftRight0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~17_combout\ = (\pro0|e0|y[1]~1_combout\) # ((\pro0|e0|y[2]~5_combout\) # (\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datac => \pro0|e0|y[2]~5_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~17_combout\);

-- Location: LCCOMB_X22_Y19_N22
\pro0|e0|alu0|ShiftRight0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~18_combout\ = (\pro0|e0|alu0|ShiftRight0~17_combout\ & ((\pro0|e0|reg_out[15]~29_combout\))) # (!\pro0|e0|alu0|ShiftRight0~17_combout\ & (\pro0|e0|reg_out[14]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[14]~111_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~17_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~18_combout\);

-- Location: LCCOMB_X21_Y16_N8
\pro0|e0|alu0|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~0_combout\ = (!\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|reg_out[7]~69_combout\ & ((\pro0|co|c0|op[0]~5_combout\) # (\pro0|e0|y[7]~15_combout\))) # (!\pro0|e0|reg_out[7]~69_combout\ & (\pro0|co|c0|op[0]~5_combout\ & 
-- \pro0|e0|y[7]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[7]~69_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|y[7]~15_combout\,
	combout => \pro0|e0|alu0|Mux8~0_combout\);

-- Location: LCCOMB_X21_Y16_N24
\pro0|e0|alu0|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~2_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|reg_out[7]~69_combout\)) # (!\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[7]~69_combout\,
	datac => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux8~2_combout\);

-- Location: LCCOMB_X21_Y16_N12
\pro0|e0|alu0|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~40_combout\ = (\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|y[7]~15_combout\))) # (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|reg_out[7]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[7]~69_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datad => \pro0|e0|y[7]~15_combout\,
	combout => \pro0|e0|alu0|Add0~40_combout\);

-- Location: LCCOMB_X21_Y16_N6
\pro0|e0|alu0|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~4_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & (((\pro0|co|c0|op[0]~5_combout\)))) # (!\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|alu0|Add0~40_combout\)) # (!\pro0|co|c0|op[0]~5_combout\ & 
-- ((\pro0|e0|y[7]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~40_combout\,
	datab => \pro0|e0|alu0|Mux4~4_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|y[7]~15_combout\,
	combout => \pro0|e0|alu0|Mux8~4_combout\);

-- Location: LCCOMB_X25_Y20_N18
\pro0|e0|alu0|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~42_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~22_combout\))) # (!\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~20_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~22_combout\,
	combout => \pro0|e0|alu0|Add0~42_combout\);

-- Location: LCCOMB_X26_Y19_N0
\pro0|e0|alu0|Add0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~43_combout\ = (\pro0|e0|alu0|Add2~4_combout\ & (\pro0|e0|reg_out[15]~29_combout\ & ((!\pro0|e0|alu0|ShiftRight0~17_combout\)))) # (!\pro0|e0|alu0|Add2~4_combout\ & (((\pro0|e0|alu0|Add0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~29_combout\,
	datab => \pro0|e0|alu0|Add0~42_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~17_combout\,
	datad => \pro0|e0|alu0|Add2~4_combout\,
	combout => \pro0|e0|alu0|Add0~43_combout\);

-- Location: LCCOMB_X29_Y17_N12
\pro0|e0|alu0|ShiftLeft0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~19_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[6]~59_combout\)) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[7]~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[6]~59_combout\,
	datac => \pro0|e0|reg_out[7]~69_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X26_Y19_N30
\pro0|e0|alu0|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~44_combout\ = (\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|Add0~43_combout\)) # (!\pro0|e0|y[15]~3_combout\ & (((\pro0|e0|alu0|Mux11~0_combout\ & \pro0|e0|alu0|ShiftLeft0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|alu0|Add0~43_combout\,
	datac => \pro0|e0|alu0|Mux11~0_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~21_combout\,
	combout => \pro0|e0|alu0|Add0~44_combout\);

-- Location: LCCOMB_X26_Y19_N8
\pro0|e0|alu0|Add0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~45_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|alu0|Add0~44_combout\ & ((\pro0|e0|alu0|Add0~13_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & (((\pro0|e0|alu0|Add0~44_combout\ & \pro0|e0|alu0|Add0~13_combout\)) # 
-- (!\pro0|e0|reg_out[7]~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|e0|alu0|Add0~44_combout\,
	datac => \pro0|e0|reg_out[7]~69_combout\,
	datad => \pro0|e0|alu0|Add0~13_combout\,
	combout => \pro0|e0|alu0|Add0~45_combout\);

-- Location: LCCOMB_X25_Y18_N22
\pro0|e0|alu0|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~46_combout\ = (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|reg_out[7]~69_combout\ $ (\pro0|e0|y[7]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[7]~69_combout\,
	datac => \pro0|co|c0|op[2]~7_combout\,
	datad => \pro0|e0|y[7]~15_combout\,
	combout => \pro0|e0|alu0|Add0~46_combout\);

-- Location: LCCOMB_X29_Y19_N18
\pro0|e0|alu0|Add0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~47_combout\ = (!\pro0|e0|y[3]~7_combout\ & (!\pro0|e0|y[4]~9_combout\ & !\pro0|e0|y[15]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datac => \pro0|e0|y[4]~9_combout\,
	datad => \pro0|e0|y[15]~3_combout\,
	combout => \pro0|e0|alu0|Add0~47_combout\);

-- Location: LCCOMB_X29_Y19_N20
\pro0|e0|alu0|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~48_combout\ = (\pro0|e0|alu0|Add0~47_combout\ & ((\pro0|e0|alu0|ShiftLeft0~18_combout\) # ((!\pro0|e0|y[2]~5_combout\ & \pro0|e0|alu0|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~18_combout\,
	datab => \pro0|e0|y[2]~5_combout\,
	datac => \pro0|e0|alu0|Add0~47_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~20_combout\,
	combout => \pro0|e0|alu0|Add0~48_combout\);

-- Location: LCCOMB_X26_Y19_N14
\pro0|e0|alu0|Add0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~49_combout\ = (\pro0|e0|y[15]~3_combout\ & ((\pro0|e0|alu0|ShiftRight0~8_combout\ & ((\pro0|e0|alu0|Add0~42_combout\))) # (!\pro0|e0|alu0|ShiftRight0~8_combout\ & (\pro0|e0|reg_out[15]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~29_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datac => \pro0|e0|y[15]~3_combout\,
	datad => \pro0|e0|alu0|Add0~42_combout\,
	combout => \pro0|e0|alu0|Add0~49_combout\);

-- Location: LCCOMB_X26_Y19_N12
\pro0|e0|alu0|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~50_combout\ = (\pro0|e0|alu0|Add0~46_combout\) # ((\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|alu0|Add0~49_combout\) # (\pro0|e0|alu0|Add0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|e0|alu0|Add0~46_combout\,
	datac => \pro0|e0|alu0|Add0~49_combout\,
	datad => \pro0|e0|alu0|Add0~48_combout\,
	combout => \pro0|e0|alu0|Add0~50_combout\);

-- Location: LCCOMB_X25_Y19_N30
\pro0|e0|alu0|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~7_combout\ = (\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Add0~45_combout\) # (\pro0|e0|alu0|Mux4~4_combout\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|alu0|Add0~50_combout\ & ((!\pro0|e0|alu0|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~50_combout\,
	datab => \pro0|e0|alu0|Add0~45_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux8~7_combout\);

-- Location: LCCOMB_X21_Y16_N20
\pro0|e0|alu0|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~8_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & (\pro0|e0|y[7]~15_combout\ & ((\pro0|co|c0|op[2]~7_combout\) # (!\pro0|e0|alu0|Mux8~7_combout\)))) # (!\pro0|e0|alu0|Mux4~4_combout\ & (\pro0|e0|alu0|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux8~7_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|y[7]~15_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux8~8_combout\);

-- Location: LCCOMB_X24_Y18_N8
\pro0|e0|alu0|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~0_combout\ = (!\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|reg_out[8]~75_combout\ & ((\pro0|co|c0|op[0]~5_combout\) # (\pro0|e0|y[8]~22_combout\))) # (!\pro0|e0|reg_out[8]~75_combout\ & (\pro0|co|c0|op[0]~5_combout\ & 
-- \pro0|e0|y[8]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[8]~75_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|y[8]~22_combout\,
	combout => \pro0|e0|alu0|Mux7~0_combout\);

-- Location: LCCOMB_X29_Y13_N24
\pro0|e0|alu0|Add0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~51_combout\ = \pro0|co|c0|op[0]~5_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux23~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datab => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|reg0|Mux23~4_combout\,
	combout => \pro0|e0|alu0|Add0~51_combout\);

-- Location: LCCOMB_X24_Y18_N16
\pro0|e0|alu0|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~2_combout\ = (\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|reg_out[8]~75_combout\))) # (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datad => \pro0|e0|reg_out[8]~75_combout\,
	combout => \pro0|e0|alu0|Mux7~2_combout\);

-- Location: LCCOMB_X25_Y18_N4
\pro0|e0|alu0|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~4_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT24\))) # (!\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT24\,
	combout => \pro0|e0|alu0|Mux7~4_combout\);

-- Location: LCCOMB_X26_Y20_N2
\pro0|e0|alu0|ShiftRight0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~19_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight0~12_combout\))) # (!\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftRight0~13_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~12_combout\,
	datad => \pro0|e0|alu0|Add2~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~19_combout\);

-- Location: LCCOMB_X27_Y19_N10
\pro0|e0|alu0|ShiftLeft0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~23_combout\ = (\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|ShiftLeft0~16_combout\)) # (!\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|ShiftLeft0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|y[1]~1_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~16_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~22_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X27_Y19_N8
\pro0|e0|alu0|ShiftLeft0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~24_combout\ = (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|ShiftLeft0~9_combout\))) # (!\pro0|e0|y[3]~7_combout\ & (\pro0|e0|alu0|ShiftLeft0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~23_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~9_combout\,
	datac => \pro0|e0|y[3]~7_combout\,
	datad => \pro0|e0|y[2]~5_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X27_Y19_N30
\pro0|e0|alu0|ShiftLeft0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~25_combout\ = (\pro0|e0|alu0|ShiftLeft0~24_combout\) # ((\pro0|e0|y[2]~5_combout\ & (!\pro0|e0|y[3]~7_combout\ & \pro0|e0|alu0|ShiftLeft0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~24_combout\,
	datac => \pro0|e0|y[3]~7_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~12_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X26_Y19_N22
\pro0|e0|alu0|Add0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~55_combout\ = (\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|ShiftRight0~8_combout\ & (\pro0|e0|alu0|ShiftRight0~19_combout\))) # (!\pro0|e0|y[15]~3_combout\ & (((\pro0|e0|alu0|ShiftLeft0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~19_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~25_combout\,
	combout => \pro0|e0|alu0|Add0~55_combout\);

-- Location: LCCOMB_X22_Y19_N28
\pro0|e0|alu0|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~56_combout\ = (\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|y[15]~3_combout\) # (!\pro0|e0|y[4]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datac => \pro0|e0|y[15]~3_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~56_combout\);

-- Location: LCCOMB_X23_Y19_N2
\pro0|e0|alu0|Add0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~57_combout\ = (\pro0|e0|reg_out[8]~75_combout\ & (\pro0|e0|alu0|Add0~56_combout\ & (\pro0|e0|alu0|Add0~55_combout\))) # (!\pro0|e0|reg_out[8]~75_combout\ & (((\pro0|e0|alu0|Add0~56_combout\ & \pro0|e0|alu0|Add0~55_combout\)) # 
-- (!\pro0|co|c0|op[2]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[8]~75_combout\,
	datab => \pro0|e0|alu0|Add0~56_combout\,
	datac => \pro0|e0|alu0|Add0~55_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~57_combout\);

-- Location: LCCOMB_X26_Y19_N20
\pro0|e0|alu0|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~58_combout\ = (\pro0|e0|y[15]~3_combout\ & ((\pro0|e0|alu0|ShiftRight0~8_combout\ & (\pro0|e0|alu0|ShiftRight0~19_combout\)) # (!\pro0|e0|alu0|ShiftRight0~8_combout\ & ((\pro0|e0|reg_out[15]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~19_combout\,
	datad => \pro0|e0|reg_out[15]~29_combout\,
	combout => \pro0|e0|alu0|Add0~58_combout\);

-- Location: LCCOMB_X26_Y19_N2
\pro0|e0|alu0|Add0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~59_combout\ = (\pro0|e0|alu0|Add0~58_combout\) # ((\pro0|e0|alu0|ShiftLeft0~25_combout\ & (!\pro0|e0|y[4]~9_combout\ & !\pro0|e0|y[15]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~58_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~25_combout\,
	datac => \pro0|e0|y[4]~9_combout\,
	datad => \pro0|e0|y[15]~3_combout\,
	combout => \pro0|e0|alu0|Add0~59_combout\);

-- Location: LCCOMB_X24_Y18_N18
\pro0|e0|alu0|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~60_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (((\pro0|e0|alu0|Add0~59_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|reg_out[8]~75_combout\ $ ((\pro0|e0|y[8]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[8]~75_combout\,
	datab => \pro0|e0|y[8]~22_combout\,
	datac => \pro0|e0|alu0|Add0~59_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~60_combout\);

-- Location: LCCOMB_X24_Y18_N24
\pro0|e0|alu0|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~9_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & (((\pro0|co|c0|op[0]~5_combout\)))) # (!\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|alu0|Add0~57_combout\)) # (!\pro0|co|c0|op[0]~5_combout\ & 
-- ((\pro0|e0|alu0|Add0~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~57_combout\,
	datab => \pro0|e0|alu0|Add0~60_combout\,
	datac => \pro0|e0|alu0|Mux4~4_combout\,
	datad => \pro0|co|c0|op[0]~5_combout\,
	combout => \pro0|e0|alu0|Mux7~9_combout\);

-- Location: LCCOMB_X29_Y16_N16
\pro0|e0|alu0|ShiftLeft0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~26_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[8]~75_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[9]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[9]~81_combout\,
	datab => \pro0|e0|reg_out[8]~75_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X30_Y16_N24
\pro0|e0|alu0|ShiftLeft0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~27_combout\ = (\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|ShiftLeft0~19_combout\))) # (!\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|ShiftLeft0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftLeft0~26_combout\,
	datac => \pro0|e0|y[1]~1_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~19_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X26_Y13_N2
\pro0|e0|alu0|output~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|output~7_combout\ = \pro0|e0|reg_out[9]~81_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & (\pro0|e0|reg0|Mux22~4_combout\)) # (!\pro0|co|c0|Rb_N~combout\ & ((\pro0|co|c0|immed[7]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|Mux22~4_combout\,
	datab => \pro0|e0|reg_out[9]~81_combout\,
	datac => \pro0|co|c0|immed[7]~2_combout\,
	datad => \pro0|co|c0|Rb_N~combout\,
	combout => \pro0|e0|alu0|output~7_combout\);

-- Location: LCCOMB_X29_Y16_N30
\pro0|e0|alu0|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~1_combout\ = (\pro0|e0|alu0|Mux12~12_combout\ & ((\pro0|e0|alu0|Mux4~31_combout\) # ((\pro0|e0|alu0|ShiftRight0~4_combout\)))) # (!\pro0|e0|alu0|Mux12~12_combout\ & (!\pro0|e0|alu0|Mux4~31_combout\ & 
-- ((\pro0|e0|alu0|output~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~12_combout\,
	datab => \pro0|e0|alu0|Mux4~31_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~4_combout\,
	datad => \pro0|e0|alu0|output~7_combout\,
	combout => \pro0|e0|alu0|Mux6~1_combout\);

-- Location: LCCOMB_X29_Y16_N12
\pro0|e0|alu0|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~2_combout\ = (\pro0|e0|alu0|Mux4~31_combout\ & ((\pro0|e0|alu0|Mux6~1_combout\ & ((\pro0|e0|reg_out[15]~29_combout\))) # (!\pro0|e0|alu0|Mux6~1_combout\ & (!\pro0|e0|reg_out[9]~81_combout\)))) # (!\pro0|e0|alu0|Mux4~31_combout\ & 
-- (((\pro0|e0|alu0|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[9]~81_combout\,
	datab => \pro0|e0|alu0|Mux4~31_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|alu0|Mux6~1_combout\,
	combout => \pro0|e0|alu0|Mux6~2_combout\);

-- Location: LCCOMB_X29_Y19_N30
\pro0|e0|alu0|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~8_combout\ = (!\pro0|e0|y[15]~3_combout\ & (\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|y[2]~5_combout\) # (!\pro0|e0|alu0|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|alu0|Mux11~0_combout\,
	datac => \pro0|co|c0|op[2]~7_combout\,
	datad => \pro0|e0|y[2]~5_combout\,
	combout => \pro0|e0|alu0|Mux4~8_combout\);

-- Location: LCCOMB_X29_Y19_N28
\pro0|e0|alu0|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~9_combout\ = (\pro0|e0|alu0|Mux4~7_combout\ & ((!\pro0|e0|alu0|Mux4~8_combout\) # (!\pro0|e0|y[4]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datac => \pro0|e0|alu0|Mux4~7_combout\,
	datad => \pro0|e0|alu0|Mux4~8_combout\,
	combout => \pro0|e0|alu0|Mux4~9_combout\);

-- Location: LCCOMB_X29_Y19_N26
\pro0|e0|alu0|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~3_combout\ = (\pro0|e0|alu0|Mux4~8_combout\ & (\pro0|e0|alu0|ShiftLeft0~44_combout\ & ((\pro0|e0|alu0|Mux4~9_combout\)))) # (!\pro0|e0|alu0|Mux4~8_combout\ & (((\pro0|e0|alu0|Mux6~2_combout\) # (!\pro0|e0|alu0|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~44_combout\,
	datab => \pro0|e0|alu0|Mux4~8_combout\,
	datac => \pro0|e0|alu0|Mux6~2_combout\,
	datad => \pro0|e0|alu0|Mux4~9_combout\,
	combout => \pro0|e0|alu0|Mux6~3_combout\);

-- Location: LCCOMB_X29_Y19_N8
\pro0|e0|alu0|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~4_combout\ = (\pro0|e0|alu0|Mux6~3_combout\ & (((\pro0|e0|alu0|Mux4~7_combout\) # (\pro0|e0|alu0|ShiftLeft0~27_combout\)))) # (!\pro0|e0|alu0|Mux6~3_combout\ & (\pro0|e0|alu0|ShiftLeft0~14_combout\ & (!\pro0|e0|alu0|Mux4~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~14_combout\,
	datab => \pro0|e0|alu0|Mux6~3_combout\,
	datac => \pro0|e0|alu0|Mux4~7_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~27_combout\,
	combout => \pro0|e0|alu0|Mux6~4_combout\);

-- Location: LCCOMB_X27_Y18_N6
\pro0|e0|alu0|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~14_combout\ = (\pro0|e0|alu0|Mux4~10_combout\ & ((\pro0|e0|alu0|ShiftRight0~8_combout\) # (!\pro0|e0|alu0|Mux4~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~13_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|e0|alu0|Mux4~10_combout\,
	combout => \pro0|e0|alu0|Mux4~14_combout\);

-- Location: LCCOMB_X26_Y13_N28
\pro0|e0|alu0|Add0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~64_combout\ = \pro0|co|c0|op[0]~5_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux21~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|co|c0|immed[7]~2_combout\,
	datac => \pro0|e0|reg0|Mux21~4_combout\,
	datad => \pro0|co|c0|Rb_N~combout\,
	combout => \pro0|e0|alu0|Add0~64_combout\);

-- Location: LCCOMB_X26_Y13_N18
\pro0|e0|alu0|output~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|output~8_combout\ = \pro0|e0|reg_out[10]~87_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & (\pro0|e0|reg0|Mux21~4_combout\)) # (!\pro0|co|c0|Rb_N~combout\ & ((\pro0|co|c0|immed[7]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[10]~87_combout\,
	datab => \pro0|e0|reg0|Mux21~4_combout\,
	datac => \pro0|co|c0|immed[7]~2_combout\,
	datad => \pro0|co|c0|Rb_N~combout\,
	combout => \pro0|e0|alu0|output~8_combout\);

-- Location: LCCOMB_X20_Y13_N10
\pro0|e0|alu0|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~0_combout\ = (\pro0|e0|alu0|Mux12~12_combout\ & (((\pro0|e0|alu0|ShiftRight0~7_combout\) # (\pro0|e0|alu0|Mux4~31_combout\)))) # (!\pro0|e0|alu0|Mux12~12_combout\ & (\pro0|e0|alu0|output~8_combout\ & 
-- ((!\pro0|e0|alu0|Mux4~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|output~8_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~7_combout\,
	datac => \pro0|e0|alu0|Mux12~12_combout\,
	datad => \pro0|e0|alu0|Mux4~31_combout\,
	combout => \pro0|e0|alu0|Mux5~0_combout\);

-- Location: LCCOMB_X20_Y13_N24
\pro0|e0|alu0|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~1_combout\ = (\pro0|e0|alu0|Mux5~0_combout\ & ((\pro0|e0|reg_out[15]~29_combout\) # ((!\pro0|e0|alu0|Mux4~31_combout\)))) # (!\pro0|e0|alu0|Mux5~0_combout\ & (((!\pro0|e0|reg_out[10]~87_combout\ & \pro0|e0|alu0|Mux4~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux5~0_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|reg_out[10]~87_combout\,
	datad => \pro0|e0|alu0|Mux4~31_combout\,
	combout => \pro0|e0|alu0|Mux5~1_combout\);

-- Location: LCCOMB_X29_Y19_N6
\pro0|e0|alu0|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~2_combout\ = (\pro0|e0|alu0|Mux4~8_combout\ & (\pro0|e0|alu0|ShiftLeft0~43_combout\ & ((\pro0|e0|alu0|Mux4~9_combout\)))) # (!\pro0|e0|alu0|Mux4~8_combout\ & (((\pro0|e0|alu0|Mux5~1_combout\) # (!\pro0|e0|alu0|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~43_combout\,
	datab => \pro0|e0|alu0|Mux4~8_combout\,
	datac => \pro0|e0|alu0|Mux5~1_combout\,
	datad => \pro0|e0|alu0|Mux4~9_combout\,
	combout => \pro0|e0|alu0|Mux5~2_combout\);

-- Location: LCCOMB_X27_Y17_N30
\pro0|e0|alu0|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~4_combout\ = (\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux21~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|co|c0|immed[7]~2_combout\,
	datad => \pro0|e0|reg0|Mux21~4_combout\,
	combout => \pro0|e0|alu0|Mux5~4_combout\);

-- Location: LCCOMB_X27_Y18_N12
\pro0|e0|alu0|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~5_combout\ = (\pro0|e0|alu0|Mux4~6_combout\ & ((\pro0|e0|alu0|Mux12~32_combout\) # ((\pro0|e0|alu0|Mux5~4_combout\ & \pro0|e0|reg_out[10]~87_combout\)))) # (!\pro0|e0|alu0|Mux4~6_combout\ & (!\pro0|e0|alu0|Mux12~32_combout\ & 
-- ((\pro0|e0|alu0|Mux5~4_combout\) # (\pro0|e0|reg_out[10]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~6_combout\,
	datab => \pro0|e0|alu0|Mux12~32_combout\,
	datac => \pro0|e0|alu0|Mux5~4_combout\,
	datad => \pro0|e0|reg_out[10]~87_combout\,
	combout => \pro0|e0|alu0|Mux5~5_combout\);

-- Location: LCCOMB_X29_Y20_N2
\pro0|e0|alu0|ShiftLeft0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~30_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[10]~87_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[11]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[11]~93_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datad => \pro0|e0|reg_out[10]~87_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X30_Y16_N26
\pro0|e0|alu0|ShiftLeft0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~31_combout\ = (\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|ShiftLeft0~26_combout\)) # (!\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|ShiftLeft0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftLeft0~26_combout\,
	datac => \pro0|e0|y[1]~1_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~30_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X27_Y13_N18
\pro0|e0|alu0|output~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|output~9_combout\ = \pro0|e0|reg_out[11]~93_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux20~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|e0|reg_out[11]~93_combout\,
	datac => \pro0|co|c0|immed[7]~2_combout\,
	datad => \pro0|e0|reg0|Mux20~4_combout\,
	combout => \pro0|e0|alu0|output~9_combout\);

-- Location: LCCOMB_X29_Y15_N6
\pro0|e0|alu0|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~18_combout\ = (\pro0|e0|alu0|Mux12~12_combout\ & (((\pro0|e0|alu0|ShiftRight0~11_combout\) # (\pro0|e0|alu0|Mux4~31_combout\)))) # (!\pro0|e0|alu0|Mux12~12_combout\ & (\pro0|e0|alu0|output~9_combout\ & 
-- ((!\pro0|e0|alu0|Mux4~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|output~9_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~11_combout\,
	datac => \pro0|e0|alu0|Mux12~12_combout\,
	datad => \pro0|e0|alu0|Mux4~31_combout\,
	combout => \pro0|e0|alu0|Mux4~18_combout\);

-- Location: LCCOMB_X29_Y15_N20
\pro0|e0|alu0|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~19_combout\ = (\pro0|e0|alu0|Mux4~18_combout\ & (((\pro0|e0|reg_out[15]~29_combout\)) # (!\pro0|e0|alu0|Mux4~31_combout\))) # (!\pro0|e0|alu0|Mux4~18_combout\ & (\pro0|e0|alu0|Mux4~31_combout\ & ((!\pro0|e0|reg_out[11]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~18_combout\,
	datab => \pro0|e0|alu0|Mux4~31_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|reg_out[11]~93_combout\,
	combout => \pro0|e0|alu0|Mux4~19_combout\);

-- Location: LCCOMB_X29_Y19_N24
\pro0|e0|alu0|Mux4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~20_combout\ = (\pro0|e0|alu0|Mux4~8_combout\ & (((\pro0|e0|alu0|ShiftLeft0~8_combout\ & \pro0|e0|alu0|Mux4~9_combout\)))) # (!\pro0|e0|alu0|Mux4~8_combout\ & ((\pro0|e0|alu0|Mux4~19_combout\) # ((!\pro0|e0|alu0|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~19_combout\,
	datab => \pro0|e0|alu0|Mux4~8_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~8_combout\,
	datad => \pro0|e0|alu0|Mux4~9_combout\,
	combout => \pro0|e0|alu0|Mux4~20_combout\);

-- Location: LCCOMB_X29_Y19_N10
\pro0|e0|alu0|Mux4~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~21_combout\ = (\pro0|e0|alu0|Mux4~20_combout\ & (((\pro0|e0|alu0|Mux4~7_combout\) # (\pro0|e0|alu0|ShiftLeft0~31_combout\)))) # (!\pro0|e0|alu0|Mux4~20_combout\ & (\pro0|e0|alu0|ShiftLeft0~20_combout\ & 
-- (!\pro0|e0|alu0|Mux4~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~20_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~20_combout\,
	datac => \pro0|e0|alu0|Mux4~7_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~31_combout\,
	combout => \pro0|e0|alu0|Mux4~21_combout\);

-- Location: LCCOMB_X29_Y17_N10
\pro0|e0|alu0|Mux4~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~26_combout\ = (\pro0|co|c0|op[1]~9_combout\ & (((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT27\) # (\pro0|e0|alu0|Mux4~15_combout\)))) # (!\pro0|co|c0|op[1]~9_combout\ & (\pro0|e0|y[3]~7_combout\ & 
-- ((!\pro0|e0|alu0|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datab => \pro0|co|c0|op[1]~9_combout\,
	datac => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT27\,
	datad => \pro0|e0|alu0|Mux4~15_combout\,
	combout => \pro0|e0|alu0|Mux4~26_combout\);

-- Location: LCCOMB_X29_Y13_N22
\pro0|e0|alu0|output~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|output~10_combout\ = \pro0|e0|reg_out[12]~99_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux19~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datab => \pro0|e0|reg0|Mux19~4_combout\,
	datac => \pro0|e0|reg_out[12]~99_combout\,
	datad => \pro0|co|c0|Rb_N~combout\,
	combout => \pro0|e0|alu0|output~10_combout\);

-- Location: LCCOMB_X26_Y20_N12
\pro0|e0|alu0|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~6_combout\ = (\pro0|e0|alu0|Mux4~31_combout\ & (((\pro0|e0|alu0|Mux12~12_combout\)))) # (!\pro0|e0|alu0|Mux4~31_combout\ & ((\pro0|e0|alu0|Mux12~12_combout\ & (\pro0|e0|alu0|ShiftRight0~14_combout\)) # (!\pro0|e0|alu0|Mux12~12_combout\ 
-- & ((\pro0|e0|alu0|output~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~31_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~14_combout\,
	datac => \pro0|e0|alu0|Mux12~12_combout\,
	datad => \pro0|e0|alu0|output~10_combout\,
	combout => \pro0|e0|alu0|Mux3~6_combout\);

-- Location: LCCOMB_X26_Y20_N30
\pro0|e0|alu0|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~7_combout\ = (\pro0|e0|alu0|Mux3~6_combout\ & ((\pro0|e0|reg_out[15]~29_combout\) # ((!\pro0|e0|alu0|Mux4~31_combout\)))) # (!\pro0|e0|alu0|Mux3~6_combout\ & (((!\pro0|e0|reg_out[12]~99_combout\ & \pro0|e0|alu0|Mux4~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux3~6_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|reg_out[12]~99_combout\,
	datad => \pro0|e0|alu0|Mux4~31_combout\,
	combout => \pro0|e0|alu0|Mux3~7_combout\);

-- Location: LCCOMB_X29_Y17_N28
\pro0|e0|alu0|ShiftLeft0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~32_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[11]~93_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[12]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[12]~99_combout\,
	datab => \pro0|e0|reg_out[11]~93_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X29_Y13_N20
\pro0|e0|alu0|Add0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~70_combout\ = \pro0|co|c0|op[0]~5_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux19~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datab => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|reg0|Mux19~4_combout\,
	combout => \pro0|e0|alu0|Add0~70_combout\);

-- Location: LCCOMB_X29_Y15_N22
\pro0|e0|alu0|output~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|output~11_combout\ = \pro0|e0|reg_out[13]~105_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux18~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datab => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|e0|reg_out[13]~105_combout\,
	datad => \pro0|e0|reg0|Mux18~4_combout\,
	combout => \pro0|e0|alu0|output~11_combout\);

-- Location: LCCOMB_X29_Y15_N24
\pro0|e0|alu0|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~0_combout\ = (\pro0|e0|alu0|Mux4~31_combout\ & (((\pro0|e0|alu0|Mux12~12_combout\)))) # (!\pro0|e0|alu0|Mux4~31_combout\ & ((\pro0|e0|alu0|Mux12~12_combout\ & ((\pro0|e0|alu0|ShiftRight0~16_combout\))) # 
-- (!\pro0|e0|alu0|Mux12~12_combout\ & (\pro0|e0|alu0|output~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~31_combout\,
	datab => \pro0|e0|alu0|output~11_combout\,
	datac => \pro0|e0|alu0|Mux12~12_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~16_combout\,
	combout => \pro0|e0|alu0|Mux2~0_combout\);

-- Location: LCCOMB_X25_Y18_N24
\pro0|e0|alu0|ShiftLeft0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~34_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[12]~99_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[13]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[13]~105_combout\,
	datac => \pro0|e0|reg_out[12]~99_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X30_Y16_N20
\pro0|e0|alu0|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~2_combout\ = (\pro0|e0|alu0|Mux3~11_combout\ & (\pro0|e0|alu0|Mux3~25_combout\)) # (!\pro0|e0|alu0|Mux3~11_combout\ & ((\pro0|e0|alu0|Mux3~25_combout\ & (\pro0|e0|alu0|ShiftLeft0~27_combout\)) # (!\pro0|e0|alu0|Mux3~25_combout\ & 
-- ((\pro0|e0|alu0|ShiftLeft0~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux3~11_combout\,
	datab => \pro0|e0|alu0|Mux3~25_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~27_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~34_combout\,
	combout => \pro0|e0|alu0|Mux2~2_combout\);

-- Location: LCCOMB_X30_Y16_N10
\pro0|e0|alu0|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~3_combout\ = (\pro0|e0|alu0|Mux3~11_combout\ & ((\pro0|e0|alu0|Mux2~2_combout\ & (\pro0|e0|alu0|ShiftLeft0~15_combout\)) # (!\pro0|e0|alu0|Mux2~2_combout\ & ((\pro0|e0|alu0|ShiftLeft0~30_combout\))))) # (!\pro0|e0|alu0|Mux3~11_combout\ 
-- & (((\pro0|e0|alu0|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux3~11_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~15_combout\,
	datac => \pro0|e0|alu0|Mux2~2_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~30_combout\,
	combout => \pro0|e0|alu0|Mux2~3_combout\);

-- Location: LCCOMB_X30_Y16_N4
\pro0|e0|alu0|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~4_combout\ = (!\pro0|e0|y[4]~9_combout\ & \pro0|e0|alu0|Mux2~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datad => \pro0|e0|alu0|Mux2~3_combout\,
	combout => \pro0|e0|alu0|Mux2~4_combout\);

-- Location: LCCOMB_X30_Y13_N12
\pro0|e0|alu0|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~5_combout\ = (\pro0|e0|alu0|Mux3~9_combout\ & (((\pro0|e0|alu0|Mux2~4_combout\ & !\pro0|e0|alu0|Mux3~8_combout\)))) # (!\pro0|e0|alu0|Mux3~9_combout\ & ((\pro0|e0|alu0|Add0~74_combout\) # ((\pro0|e0|alu0|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~74_combout\,
	datab => \pro0|e0|alu0|Mux3~9_combout\,
	datac => \pro0|e0|alu0|Mux2~4_combout\,
	datad => \pro0|e0|alu0|Mux3~8_combout\,
	combout => \pro0|e0|alu0|Mux2~5_combout\);

-- Location: LCCOMB_X29_Y17_N18
\pro0|e0|alu0|ShiftLeft0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~35_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[13]~105_combout\)) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[14]~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|e0|reg_out[13]~105_combout\,
	datad => \pro0|e0|reg_out[14]~111_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X29_Y17_N24
\pro0|e0|alu0|ShiftLeft0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~36_combout\ = (\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|ShiftLeft0~32_combout\))) # (!\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|ShiftLeft0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftLeft0~35_combout\,
	datac => \pro0|e0|y[1]~1_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~32_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X30_Y17_N30
\pro0|e0|alu0|ShiftLeft0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~37_combout\ = (\pro0|e0|y[2]~5_combout\ & (((\pro0|e0|y[3]~7_combout\)))) # (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|ShiftLeft0~17_combout\))) # (!\pro0|e0|y[3]~7_combout\ & 
-- (\pro0|e0|alu0|ShiftLeft0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~36_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~17_combout\,
	datad => \pro0|e0|y[3]~7_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X30_Y17_N16
\pro0|e0|alu0|ShiftLeft0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~38_combout\ = (\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|ShiftLeft0~37_combout\ & ((\pro0|e0|alu0|ShiftLeft0~6_combout\))) # (!\pro0|e0|alu0|ShiftLeft0~37_combout\ & (\pro0|e0|alu0|ShiftLeft0~29_combout\)))) # 
-- (!\pro0|e0|y[2]~5_combout\ & (((\pro0|e0|alu0|ShiftLeft0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~29_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~6_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~37_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X22_Y19_N6
\pro0|e0|alu0|Add0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~80_combout\ = (\pro0|e0|y[15]~3_combout\ & (((\pro0|e0|alu0|ShiftRight1~25_combout\ & \pro0|e0|alu0|ShiftRight0~8_combout\)))) # (!\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|ShiftLeft0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~38_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~25_combout\,
	datac => \pro0|e0|y[15]~3_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~8_combout\,
	combout => \pro0|e0|alu0|Add0~80_combout\);

-- Location: LCCOMB_X22_Y19_N4
\pro0|e0|alu0|Add0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~81_combout\ = (\pro0|e0|alu0|Add0~80_combout\ & ((\pro0|e0|alu0|Add0~56_combout\) # ((!\pro0|e0|reg_out[14]~111_combout\ & !\pro0|co|c0|op[2]~7_combout\)))) # (!\pro0|e0|alu0|Add0~80_combout\ & (((!\pro0|e0|reg_out[14]~111_combout\ & 
-- !\pro0|co|c0|op[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~80_combout\,
	datab => \pro0|e0|alu0|Add0~56_combout\,
	datac => \pro0|e0|reg_out[14]~111_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~81_combout\);

-- Location: LCCOMB_X22_Y19_N26
\pro0|e0|alu0|Add0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~82_combout\ = (\pro0|e0|alu0|ShiftRight0~8_combout\ & ((\pro0|e0|alu0|ShiftRight0~17_combout\ & (\pro0|e0|reg_out[15]~29_combout\)) # (!\pro0|e0|alu0|ShiftRight0~17_combout\ & ((\pro0|e0|reg_out[14]~111_combout\))))) # 
-- (!\pro0|e0|alu0|ShiftRight0~8_combout\ & (\pro0|e0|reg_out[15]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~29_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datac => \pro0|e0|reg_out[14]~111_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~17_combout\,
	combout => \pro0|e0|alu0|Add0~82_combout\);

-- Location: LCCOMB_X22_Y19_N12
\pro0|e0|alu0|Add0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~83_combout\ = (\pro0|e0|y[15]~3_combout\ & (((\pro0|e0|alu0|Add0~82_combout\)))) # (!\pro0|e0|y[15]~3_combout\ & (!\pro0|e0|y[4]~9_combout\ & ((\pro0|e0|alu0|ShiftLeft0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datab => \pro0|e0|alu0|Add0~82_combout\,
	datac => \pro0|e0|y[15]~3_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~38_combout\,
	combout => \pro0|e0|alu0|Add0~83_combout\);

-- Location: LCCOMB_X22_Y19_N18
\pro0|e0|alu0|Add0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~84_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (((\pro0|e0|alu0|Add0~83_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|y[14]~17_combout\ $ ((\pro0|e0|reg_out[14]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[14]~17_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|reg_out[14]~111_combout\,
	datad => \pro0|e0|alu0|Add0~83_combout\,
	combout => \pro0|e0|alu0|Add0~84_combout\);

-- Location: LCCOMB_X22_Y19_N16
\pro0|e0|alu0|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~9_combout\ = (\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Add0~81_combout\) # (\pro0|e0|alu0|Mux4~4_combout\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|alu0|Add0~84_combout\ & ((!\pro0|e0|alu0|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|e0|alu0|Add0~84_combout\,
	datac => \pro0|e0|alu0|Add0~81_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux1~9_combout\);

-- Location: LCCOMB_X23_Y19_N8
\pro0|e0|alu0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~0_combout\ = (!\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|reg_out[15]~29_combout\ & ((\pro0|e0|y[15]~3_combout\) # (\pro0|co|c0|op[0]~5_combout\))) # (!\pro0|e0|reg_out[15]~29_combout\ & (\pro0|e0|y[15]~3_combout\ & 
-- \pro0|co|c0|op[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~29_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux0~0_combout\);

-- Location: LCCOMB_X22_Y19_N24
\pro0|e0|alu0|Add0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~89_combout\ = (\pro0|e0|reg_out[15]~29_combout\ & (\pro0|e0|alu0|ShiftRight0~8_combout\ & (\pro0|e0|y[15]~3_combout\ & !\pro0|e0|alu0|ShiftRight0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~29_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datac => \pro0|e0|y[15]~3_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~17_combout\,
	combout => \pro0|e0|alu0|Add0~89_combout\);

-- Location: LCCOMB_X25_Y18_N10
\pro0|e0|alu0|ShiftLeft0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~39_combout\ = (!\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[14]~111_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[15]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~29_combout\,
	datab => \pro0|e0|y[1]~1_combout\,
	datac => \pro0|e0|reg_out[14]~111_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X25_Y18_N28
\pro0|e0|alu0|ShiftLeft0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~40_combout\ = (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|ShiftLeft0~39_combout\) # ((\pro0|e0|alu0|ShiftLeft0~34_combout\ & \pro0|e0|y[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~39_combout\,
	datab => \pro0|e0|y[2]~5_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~34_combout\,
	datad => \pro0|e0|y[1]~1_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X26_Y19_N10
\pro0|e0|alu0|ShiftLeft0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~41_combout\ = (!\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|ShiftLeft0~40_combout\) # ((\pro0|e0|y[2]~5_combout\ & \pro0|e0|alu0|ShiftLeft0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~40_combout\,
	datac => \pro0|e0|y[3]~7_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~31_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X22_Y19_N30
\pro0|e0|alu0|Add0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~90_combout\ = (\pro0|e0|alu0|Add0~56_combout\ & ((\pro0|e0|alu0|Add0~89_combout\) # ((!\pro0|e0|y[15]~3_combout\ & \pro0|e0|alu0|ShiftLeft0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~89_combout\,
	datab => \pro0|e0|alu0|Add0~56_combout\,
	datac => \pro0|e0|y[15]~3_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~42_combout\,
	combout => \pro0|e0|alu0|Add0~90_combout\);

-- Location: LCCOMB_X23_Y19_N20
\pro0|e0|alu0|Add0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~91_combout\ = (\pro0|e0|alu0|Add0~90_combout\) # ((!\pro0|e0|reg_out[15]~29_combout\ & !\pro0|co|c0|op[2]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|alu0|Add0~90_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~91_combout\);

-- Location: LCCOMB_X21_Y15_N22
\pro0|e0|alu0|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~0_combout\ = (\pro0|e0|y[15]~3_combout\ & (\pro0|e0|reg_out[15]~29_combout\ & (\pro0|e0|y[14]~17_combout\ $ (!\pro0|e0|reg_out[14]~111_combout\)))) # (!\pro0|e0|y[15]~3_combout\ & (!\pro0|e0|reg_out[15]~29_combout\ & 
-- (\pro0|e0|y[14]~17_combout\ $ (!\pro0|e0|reg_out[14]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|y[14]~17_combout\,
	datad => \pro0|e0|reg_out[14]~111_combout\,
	combout => \pro0|e0|alu0|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y15_N12
\pro0|e0|alu0|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~1_combout\ = (!\pro0|e0|alu0|output~10_combout\ & (\pro0|e0|alu0|Equal0~0_combout\ & (\pro0|e0|y[13]~16_combout\ $ (!\pro0|e0|reg_out[13]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|output~10_combout\,
	datab => \pro0|e0|alu0|Equal0~0_combout\,
	datac => \pro0|e0|y[13]~16_combout\,
	datad => \pro0|e0|reg_out[13]~105_combout\,
	combout => \pro0|e0|alu0|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y13_N22
\pro0|e0|alu0|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~2_combout\ = (!\pro0|e0|alu0|output~2_combout\ & (!\pro0|e0|alu0|output~4_combout\ & (!\pro0|e0|alu0|output~3_combout\ & !\pro0|e0|alu0|output~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|output~2_combout\,
	datab => \pro0|e0|alu0|output~4_combout\,
	datac => \pro0|e0|alu0|output~3_combout\,
	datad => \pro0|e0|alu0|output~0_combout\,
	combout => \pro0|e0|alu0|Equal0~2_combout\);

-- Location: LCCOMB_X29_Y15_N12
\pro0|e0|alu0|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~3_combout\ = (!\pro0|e0|alu0|output~6_combout\ & (!\pro0|e0|alu0|output~5_combout\ & (\pro0|e0|y[7]~15_combout\ $ (!\pro0|e0|reg_out[7]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[7]~15_combout\,
	datab => \pro0|e0|alu0|output~6_combout\,
	datac => \pro0|e0|reg_out[7]~69_combout\,
	datad => \pro0|e0|alu0|output~5_combout\,
	combout => \pro0|e0|alu0|Equal0~3_combout\);

-- Location: LCCOMB_X27_Y13_N8
\pro0|e0|alu0|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~4_combout\ = (\pro0|e0|y[8]~22_combout\ & (\pro0|e0|reg_out[8]~75_combout\ & (\pro0|e0|y[0]~2_combout\ $ (!\pro0|e0|reg_out[0]~19_combout\)))) # (!\pro0|e0|y[8]~22_combout\ & (!\pro0|e0|reg_out[8]~75_combout\ & 
-- (\pro0|e0|y[0]~2_combout\ $ (!\pro0|e0|reg_out[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[8]~22_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|e0|reg_out[0]~19_combout\,
	datad => \pro0|e0|reg_out[8]~75_combout\,
	combout => \pro0|e0|alu0|Equal0~4_combout\);

-- Location: LCCOMB_X27_Y13_N6
\pro0|e0|alu0|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~5_combout\ = (!\pro0|e0|alu0|output~7_combout\ & (!\pro0|e0|alu0|output~8_combout\ & (\pro0|e0|alu0|Equal0~4_combout\ & !\pro0|e0|alu0|output~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|output~7_combout\,
	datab => \pro0|e0|alu0|output~8_combout\,
	datac => \pro0|e0|alu0|Equal0~4_combout\,
	datad => \pro0|e0|alu0|output~9_combout\,
	combout => \pro0|e0|alu0|Equal0~5_combout\);

-- Location: LCCOMB_X20_Y13_N28
\pro0|e0|alu0|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal0~6_combout\ = (\pro0|e0|alu0|Equal0~1_combout\ & (\pro0|e0|alu0|Equal0~2_combout\ & (\pro0|e0|alu0|Equal0~5_combout\ & \pro0|e0|alu0|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal0~1_combout\,
	datab => \pro0|e0|alu0|Equal0~2_combout\,
	datac => \pro0|e0|alu0|Equal0~5_combout\,
	datad => \pro0|e0|alu0|Equal0~3_combout\,
	combout => \pro0|e0|alu0|Equal0~6_combout\);

-- Location: LCCOMB_X25_Y11_N24
\pro0|e0|alu0|Add0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~97_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|y[0]~2_combout\)) # (!\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|reg_out[0]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|e0|reg_out[0]~19_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~97_combout\);

-- Location: LCCOMB_X25_Y11_N30
\pro0|e0|alu0|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~5_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Add0~97_combout\) # ((\pro0|e0|alu0|Mux4~4_combout\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|y[0]~2_combout\ & !\pro0|e0|alu0|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~97_combout\,
	datab => \pro0|co|c0|op[0]~5_combout\,
	datac => \pro0|e0|y[0]~2_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux15~5_combout\);

-- Location: LCCOMB_X21_Y11_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\)) # (!\pro0|e0|y[15]~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111_combout\);

-- Location: LCCOMB_X21_Y12_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115_combout\ = (\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\)) # (!\pro0|e0|y[15]~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115_combout\);

-- Location: LCCOMB_X21_Y12_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117_combout\ = (\pro0|e0|y[15]~3_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\)))) # (!\pro0|e0|y[15]~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117_combout\);

-- Location: LCCOMB_X23_Y19_N30
\pro0|e0|alu0|Add0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~99_combout\ = (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|alu0|Add0~47_combout\ & (\pro0|e0|alu0|Equal1~8_combout\ & \pro0|e0|reg_out[0]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|alu0|Add0~47_combout\,
	datac => \pro0|e0|alu0|Equal1~8_combout\,
	datad => \pro0|e0|reg_out[0]~19_combout\,
	combout => \pro0|e0|alu0|Add0~99_combout\);

-- Location: LCCOMB_X30_Y16_N14
\pro0|e0|alu0|ShiftRight0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~20_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[1]~9_combout\)) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[0]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[1]~9_combout\,
	datac => \pro0|e0|y[0]~2_combout\,
	datad => \pro0|e0|reg_out[0]~19_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~20_combout\);

-- Location: LCCOMB_X30_Y16_N8
\pro0|e0|alu0|ShiftRight0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~21_combout\ = (\pro0|e0|alu0|Add2~3_combout\ & ((\pro0|e0|alu0|ShiftRight1~17_combout\))) # (!\pro0|e0|alu0|Add2~3_combout\ & (\pro0|e0|alu0|ShiftRight0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~3_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~20_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~17_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~21_combout\);

-- Location: LCCOMB_X30_Y16_N2
\pro0|e0|alu0|ShiftRight0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~22_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight0~21_combout\)) # (!\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~2_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~21_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~15_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~22_combout\);

-- Location: LCCOMB_X26_Y19_N6
\pro0|e0|alu0|ShiftRight0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~23_combout\ = (\pro0|e0|alu0|Add2~4_combout\ & (\pro0|e0|alu0|ShiftRight0~19_combout\)) # (!\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|alu0|ShiftRight0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~19_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~22_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~23_combout\);

-- Location: LCCOMB_X23_Y19_N24
\pro0|e0|alu0|Add0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~100_combout\ = (\pro0|e0|alu0|Add0~99_combout\) # ((\pro0|e0|alu0|ShiftRight0~23_combout\ & \pro0|e0|y[15]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight0~23_combout\,
	datab => \pro0|e0|alu0|Add0~99_combout\,
	datad => \pro0|e0|y[15]~3_combout\,
	combout => \pro0|e0|alu0|Add0~100_combout\);

-- Location: LCCOMB_X23_Y19_N22
\pro0|e0|alu0|Add0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~101_combout\ = (\pro0|e0|reg_out[0]~19_combout\ & (\pro0|e0|alu0|Add0~13_combout\ & (\pro0|e0|alu0|Add0~100_combout\))) # (!\pro0|e0|reg_out[0]~19_combout\ & (((\pro0|e0|alu0|Add0~13_combout\ & \pro0|e0|alu0|Add0~100_combout\)) # 
-- (!\pro0|co|c0|op[2]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[0]~19_combout\,
	datab => \pro0|e0|alu0|Add0~13_combout\,
	datac => \pro0|e0|alu0|Add0~100_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~101_combout\);

-- Location: LCCOMB_X23_Y19_N4
\pro0|e0|alu0|Add0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~102_combout\ = (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|y[0]~2_combout\ $ (\pro0|e0|reg_out[0]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datad => \pro0|e0|reg_out[0]~19_combout\,
	combout => \pro0|e0|alu0|Add0~102_combout\);

-- Location: LCCOMB_X23_Y19_N10
\pro0|e0|alu0|Add0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~103_combout\ = (\pro0|e0|y[15]~3_combout\ & ((\pro0|e0|alu0|Add2~1_combout\ & (\pro0|e0|reg_out[15]~29_combout\)) # (!\pro0|e0|alu0|Add2~1_combout\ & ((\pro0|e0|alu0|ShiftRight0~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~1_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~23_combout\,
	combout => \pro0|e0|alu0|Add0~103_combout\);

-- Location: LCCOMB_X23_Y19_N12
\pro0|e0|alu0|Add0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~104_combout\ = (\pro0|e0|alu0|Add0~102_combout\) # ((\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|alu0|Add0~103_combout\) # (\pro0|e0|alu0|Add0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~103_combout\,
	datab => \pro0|e0|alu0|Add0~99_combout\,
	datac => \pro0|e0|alu0|Add0~102_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~104_combout\);

-- Location: LCCOMB_X23_Y19_N26
\pro0|e0|alu0|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~8_combout\ = (\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Add0~101_combout\) # (\pro0|e0|alu0|Mux4~4_combout\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|alu0|Add0~104_combout\ & ((!\pro0|e0|alu0|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~104_combout\,
	datab => \pro0|e0|alu0|Add0~101_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux15~8_combout\);

-- Location: LCCOMB_X23_Y19_N0
\pro0|e0|alu0|Add0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~105_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|y[0]~2_combout\)) # (!\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|alu0|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|alu0|Equal0~6_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~105_combout\);

-- Location: LCCOMB_X23_Y19_N6
\pro0|e0|alu0|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~9_combout\ = (\pro0|e0|alu0|Mux15~8_combout\ & ((\pro0|e0|alu0|Add0~105_combout\) # ((!\pro0|e0|alu0|Mux4~4_combout\)))) # (!\pro0|e0|alu0|Mux15~8_combout\ & (((\pro0|e0|y[0]~2_combout\ & \pro0|e0|alu0|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~105_combout\,
	datab => \pro0|e0|alu0|Mux15~8_combout\,
	datac => \pro0|e0|y[0]~2_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux15~9_combout\);

-- Location: LCFF_X30_Y14_N13
\io|regs[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[7][1]~regout\);

-- Location: LCCOMB_X30_Y14_N18
\pro0|e0|regS|regs~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~3_combout\ = (\pro0|e0|regS|regs[6][0]~2_combout\ & (\pro0|e0|regS|Mux30~4_combout\)) # (!\pro0|e0|regS|regs[6][0]~2_combout\ & ((\pro0|e0|Selector14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[6][0]~2_combout\,
	datac => \pro0|e0|regS|Mux30~4_combout\,
	datad => \pro0|e0|Selector14~4_combout\,
	combout => \pro0|e0|regS|regs~3_combout\);

-- Location: LCCOMB_X26_Y14_N8
\pro0|e0|regS|regs~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~5_combout\ = (\pro0|e0|regS|regs[1][5]~4_combout\ & (\pro0|e0|regS|Mux30~4_combout\)) # (!\pro0|e0|regS|regs[1][5]~4_combout\ & ((\pro0|e0|Selector14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[1][5]~4_combout\,
	datac => \pro0|e0|regS|Mux30~4_combout\,
	datad => \pro0|e0|Selector14~4_combout\,
	combout => \pro0|e0|regS|regs~5_combout\);

-- Location: LCCOMB_X25_Y14_N24
\pro0|e0|reg0|regs[7][1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[7][1]~8_combout\ = (\pro0|co|ir\(11) & (\pro0|co|ir\(10) & \pro0|co|ir\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datab => \pro0|co|ir\(10),
	datac => \pro0|co|ir\(9),
	combout => \pro0|e0|reg0|regs[7][1]~8_combout\);

-- Location: LCFF_X30_Y14_N5
\io|regs[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[7][0]~regout\);

-- Location: LCCOMB_X26_Y17_N2
\pro0|e0|Selector15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector15~1_combout\ = (\pro0|co|ir\(1) & (((\pro0|co|ir\(0))))) # (!\pro0|co|ir\(1) & (\io|process_0~2_combout\ & (\io|regs[8][0]~regout\ & !\pro0|co|ir\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|process_0~2_combout\,
	datab => \pro0|co|ir\(1),
	datac => \io|regs[8][0]~regout\,
	datad => \pro0|co|ir\(0),
	combout => \pro0|e0|Selector15~1_combout\);

-- Location: LCCOMB_X26_Y17_N8
\pro0|e0|Selector15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector15~2_combout\ = (\pro0|e0|Selector15~1_combout\ & (((\pro0|co|c0|reti~0_combout\ & \io|regs[7][0]~regout\)) # (!\pro0|co|ir\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|reti~0_combout\,
	datab => \pro0|e0|Selector15~1_combout\,
	datac => \pro0|co|ir\(1),
	datad => \io|regs[7][0]~regout\,
	combout => \pro0|e0|Selector15~2_combout\);

-- Location: LCCOMB_X23_Y13_N12
\pro0|e0|Selector15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector15~3_combout\ = (\io|process_0~1_combout\ & \pro0|e0|Selector15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|process_0~1_combout\,
	datab => \pro0|e0|Selector15~2_combout\,
	combout => \pro0|e0|Selector15~3_combout\);

-- Location: LCCOMB_X26_Y14_N24
\pro0|e0|regS|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux31~2_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|regS|regs[1][0]~regout\)) # 
-- (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|regS|regs[0][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[1][0]~regout\,
	datab => \pro0|co|c0|addr_b[1]~1_combout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|e0|regS|regs[0][0]~regout\,
	combout => \pro0|e0|regS|Mux31~2_combout\);

-- Location: LCCOMB_X23_Y16_N12
\pro0|e0|regS|regs~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~20_combout\ = (\pro0|e0|regS|regs[0][12]~8_combout\ & (\pro0|e0|regS|Mux31~4_combout\)) # (!\pro0|e0|regS|regs[0][12]~8_combout\ & ((\pro0|e0|Selector15~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[0][12]~8_combout\,
	datab => \pro0|e0|regS|Mux31~4_combout\,
	datac => \pro0|e0|Selector15~4_combout\,
	combout => \pro0|e0|regS|regs~20_combout\);

-- Location: LCFF_X18_Y14_N21
\io|regs_rtl_0_bypass[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(3));

-- Location: LCFF_X18_Y14_N31
\io|regs_rtl_0_bypass[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(1));

-- Location: LCCOMB_X18_Y14_N20
\pro0|e0|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector7~0_combout\ = (\pro0|co|ir\(1) & (\io|regs_rtl_0_bypass\(3) & (\pro0|co|ir\(0) $ (!\io|regs_rtl_0_bypass\(1))))) # (!\pro0|co|ir\(1) & (!\io|regs_rtl_0_bypass\(3) & (\pro0|co|ir\(0) $ (!\io|regs_rtl_0_bypass\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(1),
	datab => \pro0|co|ir\(0),
	datac => \io|regs_rtl_0_bypass\(3),
	datad => \io|regs_rtl_0_bypass\(1),
	combout => \pro0|e0|Selector7~0_combout\);

-- Location: LCFF_X18_Y14_N9
\io|regs_rtl_0_bypass[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(7));

-- Location: LCFF_X18_Y14_N23
\io|regs_rtl_0_bypass[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(5));

-- Location: LCCOMB_X18_Y14_N8
\pro0|e0|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector7~1_combout\ = (\pro0|co|ir\(3) & (\io|regs_rtl_0_bypass\(7) & (\pro0|co|ir\(2) $ (!\io|regs_rtl_0_bypass\(5))))) # (!\pro0|co|ir\(3) & (!\io|regs_rtl_0_bypass\(7) & (\pro0|co|ir\(2) $ (!\io|regs_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(3),
	datab => \pro0|co|ir\(2),
	datac => \io|regs_rtl_0_bypass\(7),
	datad => \io|regs_rtl_0_bypass\(5),
	combout => \pro0|e0|Selector7~1_combout\);

-- Location: LCFF_X21_Y13_N13
\io|regs_rtl_0_bypass[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(11));

-- Location: LCFF_X21_Y13_N3
\io|regs_rtl_0_bypass[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(9));

-- Location: LCCOMB_X21_Y13_N12
\pro0|e0|Selector7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector7~2_combout\ = (\pro0|co|ir\(5) & (\io|regs_rtl_0_bypass\(11) & (\io|regs_rtl_0_bypass\(9) $ (!\pro0|co|ir\(4))))) # (!\pro0|co|ir\(5) & (!\io|regs_rtl_0_bypass\(11) & (\io|regs_rtl_0_bypass\(9) $ (!\pro0|co|ir\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(5),
	datab => \io|regs_rtl_0_bypass\(9),
	datac => \io|regs_rtl_0_bypass\(11),
	datad => \pro0|co|ir\(4),
	combout => \pro0|e0|Selector7~2_combout\);

-- Location: LCFF_X25_Y14_N5
\io|regs_rtl_0_bypass[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(13));

-- Location: LCFF_X21_Y13_N25
\io|regs_rtl_0_bypass[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(15));

-- Location: LCCOMB_X21_Y13_N24
\pro0|e0|Selector7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector7~3_combout\ = (\io|regs_rtl_0_bypass\(13) & (\pro0|co|ir\(6) & (\pro0|co|ir\(7) $ (!\io|regs_rtl_0_bypass\(15))))) # (!\io|regs_rtl_0_bypass\(13) & (!\pro0|co|ir\(6) & (\pro0|co|ir\(7) $ (!\io|regs_rtl_0_bypass\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|regs_rtl_0_bypass\(13),
	datab => \pro0|co|ir\(7),
	datac => \io|regs_rtl_0_bypass\(15),
	datad => \pro0|co|ir\(6),
	combout => \pro0|e0|Selector7~3_combout\);

-- Location: LCCOMB_X21_Y13_N18
\pro0|e0|Selector7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector7~4_combout\ = (\pro0|e0|Selector7~2_combout\ & (\pro0|e0|Selector7~1_combout\ & (\pro0|e0|Selector7~3_combout\ & \pro0|e0|Selector7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector7~2_combout\,
	datab => \pro0|e0|Selector7~1_combout\,
	datac => \pro0|e0|Selector7~3_combout\,
	datad => \pro0|e0|Selector7~0_combout\,
	combout => \pro0|e0|Selector7~4_combout\);

-- Location: LCFF_X30_Y14_N29
\io|regs[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[8][2]~regout\);

-- Location: LCCOMB_X30_Y14_N30
\pro0|e0|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector13~1_combout\ = (\pro0|co|ir\(3) & ((\pro0|co|ir\(2)) # ((\pro0|co|c0|Equal11~2_combout\ & \io|regs[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal11~2_combout\,
	datab => \io|regs[8][2]~regout\,
	datac => \pro0|co|ir\(3),
	datad => \pro0|co|ir\(2),
	combout => \pro0|e0|Selector13~1_combout\);

-- Location: LCCOMB_X30_Y14_N16
\pro0|e0|Selector13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector13~2_combout\ = (\pro0|co|ir\(2) & (\io|process_0~0_combout\ & (\io|regs[7][2]~regout\ & !\pro0|e0|Selector13~1_combout\))) # (!\pro0|co|ir\(2) & (((\pro0|e0|Selector13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|process_0~0_combout\,
	datab => \pro0|co|ir\(2),
	datac => \io|regs[7][2]~regout\,
	datad => \pro0|e0|Selector13~1_combout\,
	combout => \pro0|e0|Selector13~2_combout\);

-- Location: LCCOMB_X30_Y14_N22
\pro0|e0|Selector13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector13~3_combout\ = (\pro0|e0|Selector13~2_combout\ & \io|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector13~2_combout\,
	datac => \io|process_0~1_combout\,
	combout => \pro0|e0|Selector13~3_combout\);

-- Location: LCFF_X26_Y17_N7
\io|regs[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[7][3]~regout\);

-- Location: LCCOMB_X26_Y17_N20
\pro0|e0|Selector12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector12~1_combout\ = (\pro0|co|ir\(1) & (((\pro0|co|ir\(0))))) # (!\pro0|co|ir\(1) & (\io|process_0~2_combout\ & (\io|regs[8][3]~regout\ & !\pro0|co|ir\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|process_0~2_combout\,
	datab => \io|regs[8][3]~regout\,
	datac => \pro0|co|ir\(1),
	datad => \pro0|co|ir\(0),
	combout => \pro0|e0|Selector12~1_combout\);

-- Location: LCCOMB_X26_Y17_N10
\pro0|e0|Selector12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector12~2_combout\ = (\pro0|e0|Selector12~1_combout\ & (((\pro0|co|c0|reti~0_combout\ & \io|regs[7][3]~regout\)) # (!\pro0|co|ir\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector12~1_combout\,
	datab => \pro0|co|ir\(0),
	datac => \pro0|co|c0|reti~0_combout\,
	datad => \io|regs[7][3]~regout\,
	combout => \pro0|e0|Selector12~2_combout\);

-- Location: LCCOMB_X23_Y14_N8
\pro0|e0|Selector12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector12~3_combout\ = (\pro0|e0|Selector12~2_combout\ & \io|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|Selector12~2_combout\,
	datad => \io|process_0~1_combout\,
	combout => \pro0|e0|Selector12~3_combout\);

-- Location: LCFF_X18_Y14_N17
\io|regs[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \io|regs[8][4]~4_combout\,
	sload => VCC,
	ena => \io|regs[7][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[7][4]~regout\);

-- Location: LCCOMB_X18_Y14_N16
\pro0|e0|Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector11~1_combout\ = (\pro0|co|ir\(2) & ((\pro0|co|ir\(3)) # ((\io|regs[7][4]~regout\ & \io|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(3),
	datab => \pro0|co|ir\(2),
	datac => \io|regs[7][4]~regout\,
	datad => \io|process_0~0_combout\,
	combout => \pro0|e0|Selector11~1_combout\);

-- Location: LCCOMB_X26_Y14_N10
\pro0|e0|Selector11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector11~2_combout\ = (\pro0|e0|Selector11~1_combout\ & (((!\pro0|co|ir\(3))))) # (!\pro0|e0|Selector11~1_combout\ & (\pro0|co|c0|Equal11~2_combout\ & (\pro0|co|ir\(3) & \io|regs[8][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal11~2_combout\,
	datab => \pro0|e0|Selector11~1_combout\,
	datac => \pro0|co|ir\(3),
	datad => \io|regs[8][4]~regout\,
	combout => \pro0|e0|Selector11~2_combout\);

-- Location: LCCOMB_X26_Y14_N12
\pro0|e0|Selector11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector11~3_combout\ = (\io|process_0~1_combout\ & \pro0|e0|Selector11~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|process_0~1_combout\,
	datad => \pro0|e0|Selector11~2_combout\,
	combout => \pro0|e0|Selector11~3_combout\);

-- Location: LCFF_X23_Y17_N27
\io|regs[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs[7][7]~feeder_combout\,
	ena => \io|regs[7][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[7][7]~regout\);

-- Location: LCFF_X22_Y13_N5
\io|regs_rtl_0_bypass[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|Mux19~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(21));

-- Location: LCCOMB_X26_Y11_N24
\pro0|e0|regS|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux21~0_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|regS|regs[6][10]~regout\)) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|regS|regs[4][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[0]~2_combout\,
	datab => \pro0|e0|regS|regs[6][10]~regout\,
	datac => \pro0|e0|regS|regs[4][10]~regout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|regS|Mux21~0_combout\);

-- Location: LCCOMB_X26_Y14_N6
\pro0|e0|regS|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux21~1_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|regS|Mux21~0_combout\ & (\pro0|e0|regS|regs[7][10]~regout\)) # (!\pro0|e0|regS|Mux21~0_combout\ & ((\pro0|e0|regS|regs[5][10]~regout\))))) # (!\pro0|co|c0|addr_b[0]~2_combout\ 
-- & (((\pro0|e0|regS|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[0]~2_combout\,
	datab => \pro0|e0|regS|regs[7][10]~regout\,
	datac => \pro0|e0|regS|regs[5][10]~regout\,
	datad => \pro0|e0|regS|Mux21~0_combout\,
	combout => \pro0|e0|regS|Mux21~1_combout\);

-- Location: LCCOMB_X25_Y12_N2
\pro0|e0|regS|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux24~0_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\) # (\pro0|e0|regS|regs[6][7]~regout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|regS|regs[4][7]~regout\ & 
-- (!\pro0|co|c0|addr_b[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[4][7]~regout\,
	datab => \pro0|co|c0|addr_b[1]~1_combout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|e0|regS|regs[6][7]~regout\,
	combout => \pro0|e0|regS|Mux24~0_combout\);

-- Location: LCCOMB_X25_Y12_N24
\pro0|e0|regS|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux24~1_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|regS|Mux24~0_combout\ & ((\pro0|e0|regS|regs[7][7]~regout\))) # (!\pro0|e0|regS|Mux24~0_combout\ & (\pro0|e0|regS|regs[5][7]~regout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & 
-- (((\pro0|e0|regS|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[0]~2_combout\,
	datab => \pro0|e0|regS|regs[5][7]~regout\,
	datac => \pro0|e0|regS|regs[7][7]~regout\,
	datad => \pro0|e0|regS|Mux24~0_combout\,
	combout => \pro0|e0|regS|Mux24~1_combout\);

-- Location: LCCOMB_X26_Y14_N22
\pro0|e0|regS|regs~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~26_combout\ = (\pro0|e0|regS|regs[1][5]~4_combout\ & (\pro0|e0|regS|Mux24~4_combout\)) # (!\pro0|e0|regS|regs[1][5]~4_combout\ & ((\pro0|e0|Selector8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[1][5]~4_combout\,
	datac => \pro0|e0|regS|Mux24~4_combout\,
	datad => \pro0|e0|Selector8~4_combout\,
	combout => \pro0|e0|regS|regs~26_combout\);

-- Location: LCCOMB_X25_Y14_N18
\pro0|co|c0|Equal15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal15~0_combout\ = (((!\pro0|co|ir\(10)) # (!\pro0|co|ir\(9))) # (!\pro0|co|ir\(4))) # (!\pro0|co|ir\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datab => \pro0|co|ir\(4),
	datac => \pro0|co|ir\(9),
	datad => \pro0|co|ir\(10),
	combout => \pro0|co|c0|Equal15~0_combout\);

-- Location: LCCOMB_X18_Y14_N2
\pro0|co|c0|Equal15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal15~1_combout\ = (((\pro0|co|c0|Equal15~0_combout\) # (!\pro0|co|ir\(3))) # (!\pro0|co|ir\(2))) # (!\io|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|process_0~0_combout\,
	datab => \pro0|co|ir\(2),
	datac => \pro0|co|ir\(3),
	datad => \pro0|co|c0|Equal15~0_combout\,
	combout => \pro0|co|c0|Equal15~1_combout\);

-- Location: LCCOMB_X27_Y12_N16
\pro0|co|c0|take_branch~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|take_branch~0_combout\ = \pro0|co|ir\(0) $ (((!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|alu0|Equal1~7_combout\ & \pro0|e0|alu0|Equal1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|co|ir\(0),
	datac => \pro0|e0|alu0|Equal1~7_combout\,
	datad => \pro0|e0|alu0|Equal1~8_combout\,
	combout => \pro0|co|c0|take_branch~0_combout\);

-- Location: LCCOMB_X27_Y12_N10
\pro0|co|c0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Mux0~0_combout\ = (\pro0|co|ir\(15) & ((\pro0|co|ir\(2)) # ((\pro0|co|c0|take_branch~0_combout\) # (\pro0|co|ir\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(15),
	datab => \pro0|co|ir\(2),
	datac => \pro0|co|c0|take_branch~0_combout\,
	datad => \pro0|co|ir\(1),
	combout => \pro0|co|c0|Mux0~0_combout\);

-- Location: LCCOMB_X22_Y14_N12
\pro0|co|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~28_combout\ = (!\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|co|c0|sequencing_mode.RELATIVE~0_combout\ & ((\pro0|co|Add1~26_combout\))) # (!\pro0|co|c0|sequencing_mode.RELATIVE~0_combout\ & (\pro0|e0|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~12_combout\,
	datab => \pro0|co|c0|sequencing_mode.RELATIVE~0_combout\,
	datac => \pro0|co|Add1~26_combout\,
	datad => \pro0|co|c0|sequencing_mode~2_combout\,
	combout => \pro0|co|Add1~28_combout\);

-- Location: LCCOMB_X22_Y14_N30
\pro0|co|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~32_combout\ = (\pro0|co|c0|Equal3~3_combout\ & ((\pro0|co|c0|sequencing_mode~1_combout\ & ((\pro0|co|Add1~30_combout\))) # (!\pro0|co|c0|sequencing_mode~1_combout\ & (\pro0|e0|Add0~14_combout\)))) # (!\pro0|co|c0|Equal3~3_combout\ & 
-- (\pro0|e0|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~14_combout\,
	datab => \pro0|co|c0|Equal3~3_combout\,
	datac => \pro0|co|Add1~30_combout\,
	datad => \pro0|co|c0|sequencing_mode~1_combout\,
	combout => \pro0|co|Add1~32_combout\);

-- Location: LCCOMB_X18_Y18_N12
\pro0|co|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~36_combout\ = (!\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|co|c0|sequencing_mode.RELATIVE~0_combout\ & ((\pro0|co|Add1~34_combout\))) # (!\pro0|co|c0|sequencing_mode.RELATIVE~0_combout\ & (\pro0|e0|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~16_combout\,
	datab => \pro0|co|c0|sequencing_mode.RELATIVE~0_combout\,
	datac => \pro0|co|Add1~34_combout\,
	datad => \pro0|co|c0|sequencing_mode~2_combout\,
	combout => \pro0|co|Add1~36_combout\);

-- Location: LCCOMB_X16_Y15_N8
\pro0|co|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~40_combout\ = (\pro0|co|c0|sequencing_mode~1_combout\ & ((\pro0|co|c0|Equal3~3_combout\ & ((\pro0|co|Add1~38_combout\))) # (!\pro0|co|c0|Equal3~3_combout\ & (\pro0|e0|Add0~18_combout\)))) # (!\pro0|co|c0|sequencing_mode~1_combout\ & 
-- (\pro0|e0|Add0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~18_combout\,
	datab => \pro0|co|c0|sequencing_mode~1_combout\,
	datac => \pro0|co|c0|Equal3~3_combout\,
	datad => \pro0|co|Add1~38_combout\,
	combout => \pro0|co|Add1~40_combout\);

-- Location: LCCOMB_X18_Y18_N6
\pro0|co|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~60_combout\ = (!\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|co|c0|sequencing_mode.RELATIVE~0_combout\ & ((\pro0|co|Add1~58_combout\))) # (!\pro0|co|c0|sequencing_mode.RELATIVE~0_combout\ & (\pro0|e0|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~28_combout\,
	datab => \pro0|co|c0|sequencing_mode.RELATIVE~0_combout\,
	datac => \pro0|co|Add1~58_combout\,
	datad => \pro0|co|c0|sequencing_mode~2_combout\,
	combout => \pro0|co|Add1~60_combout\);

-- Location: LCCOMB_X30_Y14_N12
\io|regs~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs~10_combout\ = (\io|regs[7][1]~9_combout\ & (\io|regs[8][1]~0_combout\)) # (!\io|regs[7][1]~9_combout\ & ((\KEY~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io|regs[7][1]~9_combout\,
	datac => \io|regs[8][1]~0_combout\,
	datad => \KEY~combout\(1),
	combout => \io|regs~10_combout\);

-- Location: LCCOMB_X30_Y14_N4
\io|regs~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs~11_combout\ = (\io|regs[7][1]~9_combout\ & (\io|regs[8][0]~7_combout\)) # (!\io|regs[7][1]~9_combout\ & ((\KEY~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io|regs[7][1]~9_combout\,
	datac => \io|regs[8][0]~7_combout\,
	datad => \KEY~combout\(0),
	combout => \io|regs~11_combout\);

-- Location: LCCOMB_X30_Y14_N28
\io|regs~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs~12_combout\ = (\io|regs[8][7]~8_combout\ & ((\SW~combout\(2)))) # (!\io|regs[8][7]~8_combout\ & (\io|regs[7][2]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|regs[7][2]~6_combout\,
	datac => \SW~combout\(2),
	datad => \io|regs[8][7]~8_combout\,
	combout => \io|regs~12_combout\);

-- Location: LCCOMB_X26_Y17_N6
\io|regs~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs~13_combout\ = (\io|regs[7][1]~9_combout\ & (\io|regs[8][3]~5_combout\)) # (!\io|regs[7][1]~9_combout\ & ((\KEY~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io|regs[8][3]~5_combout\,
	datac => \io|regs[7][1]~9_combout\,
	datad => \KEY~combout\(3),
	combout => \io|regs~13_combout\);

-- Location: LCCOMB_X23_Y16_N30
\pro0|e0|alu0|ShiftLeft0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~43_combout\ = (!\pro0|e0|y[2]~4_combout\ & (\pro0|e0|alu0|ShiftLeft0~6_combout\ & ((!\io|regs[7][2]~6_combout\) # (!\pro0|co|c0|Rb_N~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~4_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~6_combout\,
	datac => \pro0|co|c0|Rb_N~combout\,
	datad => \io|regs[7][2]~6_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X30_Y15_N20
\pro0|e0|alu0|Mux12~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~35_combout\ = (\pro0|e0|alu0|Mux12~17_combout\ & (!\pro0|e0|y[3]~7_combout\ & ((!\pro0|e0|y[4]~9_combout\)))) # (!\pro0|e0|alu0|Mux12~17_combout\ & (((!\pro0|e0|alu0|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datab => \pro0|e0|alu0|Add2~2_combout\,
	datac => \pro0|e0|y[4]~9_combout\,
	datad => \pro0|e0|alu0|Mux12~17_combout\,
	combout => \pro0|e0|alu0|Mux12~35_combout\);

-- Location: LCCOMB_X29_Y18_N2
\pro0|e0|alu0|Mux12~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~36_combout\ = (!\pro0|co|c0|op_group~2_combout\ & (!\pro0|co|c0|Equal3~4_combout\ & ((\pro0|co|c0|op[1]~9_combout\) # (!\pro0|e0|alu0|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op_group~2_combout\,
	datab => \pro0|e0|alu0|Mux4~4_combout\,
	datac => \pro0|co|c0|op[1]~9_combout\,
	datad => \pro0|co|c0|Equal3~4_combout\,
	combout => \pro0|e0|alu0|Mux12~36_combout\);

-- Location: LCCOMB_X30_Y17_N18
\pro0|e0|alu0|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~15_combout\ = (!\pro0|e0|y[4]~9_combout\ & (\pro0|e0|alu0|ShiftLeft0~15_combout\ & !\pro0|e0|y[3]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|y[4]~9_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~15_combout\,
	datad => \pro0|e0|y[3]~7_combout\,
	combout => \pro0|e0|alu0|Mux10~15_combout\);

-- Location: LCCOMB_X29_Y16_N6
\pro0|e0|alu0|ShiftLeft0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~44_combout\ = (\pro0|e0|alu0|Equal1~8_combout\ & ((\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[0]~19_combout\)) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[1]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal1~8_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|e0|reg_out[0]~19_combout\,
	datad => \pro0|e0|reg_out[1]~9_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X26_Y18_N20
\pro0|e0|alu0|Mux4~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~32_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|co|c0|op[1]~9_combout\) # ((!\pro0|e0|alu0|Mux4~4_combout\ & \pro0|co|c0|op[2]~7_combout\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (((!\pro0|e0|alu0|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[1]~9_combout\,
	datab => \pro0|e0|alu0|Mux4~4_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux4~32_combout\);

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50,
	combout => \CLOCK_50~combout\);

-- Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(1),
	combout => \KEY~combout\(1));

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(0),
	combout => \KEY~combout\(0));

-- Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(0),
	combout => \SW~combout\(0));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(2),
	combout => \KEY~combout\(2));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(2),
	combout => \SW~combout\(2));

-- Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(3),
	combout => \KEY~combout\(3));

-- Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(3),
	combout => \SW~combout\(3));

-- Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(4),
	combout => \SW~combout\(4));

-- Location: CLKCTRL_G2
\CLOCK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~clkctrl_outclk\);

-- Location: LCCOMB_X30_Y14_N8
\io|regs[7][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[7][2]~feeder_combout\ = \io|regs[7][2]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|regs[7][2]~6_combout\,
	combout => \io|regs[7][2]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N4
\io|regs[8][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[8][3]~feeder_combout\ = \io|regs[8][3]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io|regs[8][3]~5_combout\,
	combout => \io|regs[8][3]~feeder_combout\);

-- Location: LCCOMB_X23_Y17_N26
\io|regs[7][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[7][7]~feeder_combout\ = \io|regs[8][7]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io|regs[8][7]~1_combout\,
	combout => \io|regs[7][7]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N2
\io|regs_rtl_0_bypass[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs_rtl_0_bypass[9]~feeder_combout\ = \pro0|co|ir\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|co|ir\(4),
	combout => \io|regs_rtl_0_bypass[9]~feeder_combout\);

-- Location: LCCOMB_X25_Y14_N4
\io|regs_rtl_0_bypass[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs_rtl_0_bypass[13]~feeder_combout\ = \pro0|co|ir\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|co|ir\(6),
	combout => \io|regs_rtl_0_bypass[13]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N28
\pro0|e0|reg0|regs[6][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[6][1]~feeder_combout\ = \pro0|e0|Selector14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector14~4_combout\,
	combout => \pro0|e0|reg0|regs[6][1]~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N20
\pro0|e0|reg0|regs[7][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[7][0]~feeder_combout\ = \pro0|e0|Selector15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector15~4_combout\,
	combout => \pro0|e0|reg0|regs[7][0]~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N6
\pro0|e0|reg0|regs[7][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[7][15]~feeder_combout\ = \pro0|e0|Selector0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector0~2_combout\,
	combout => \pro0|e0|reg0|regs[7][15]~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N14
\pro0|e0|reg0|regs[4][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[4][15]~feeder_combout\ = \pro0|e0|Selector0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector0~2_combout\,
	combout => \pro0|e0|reg0|regs[4][15]~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N30
\pro0|e0|reg0|regs[6][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[6][6]~feeder_combout\ = \pro0|e0|Selector9~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector9~6_combout\,
	combout => \pro0|e0|reg0|regs[6][6]~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N12
\pro0|e0|reg0|regs[6][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[6][8]~feeder_combout\ = \pro0|e0|Selector7~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector7~8_combout\,
	combout => \pro0|e0|reg0|regs[6][8]~feeder_combout\);

-- Location: LCCOMB_X23_Y11_N16
\pro0|e0|reg0|regs[4][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[4][10]~feeder_combout\ = \pro0|e0|Selector5~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector5~2_combout\,
	combout => \pro0|e0|reg0|regs[4][10]~feeder_combout\);

-- Location: LCCOMB_X25_Y16_N20
\pro0|e0|reg0|regs[5][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[5][12]~feeder_combout\ = \pro0|e0|Selector3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector3~2_combout\,
	combout => \pro0|e0|reg0|regs[5][12]~feeder_combout\);

-- Location: LCCOMB_X27_Y11_N22
\pro0|e0|regS|regs[6][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs[6][10]~feeder_combout\ = \pro0|e0|regS|Mux21~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|regS|Mux21~4_combout\,
	combout => \pro0|e0|regS|regs[6][10]~feeder_combout\);

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \io|regs[8][0]~7_combout\,
	oe => \mem0|sramContr|SRAM_DQ~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(0),
	combout => \SRAM_DQ[0]~0\);

-- Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \io|regs[8][1]~0_combout\,
	oe => \mem0|sramContr|SRAM_DQ~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(1),
	combout => \SRAM_DQ[1]~1\);

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \io|regs[7][2]~6_combout\,
	oe => \mem0|sramContr|SRAM_DQ~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(2),
	combout => \SRAM_DQ[2]~2\);

-- Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \io|regs[8][3]~5_combout\,
	oe => \mem0|sramContr|SRAM_DQ~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(3),
	combout => \SRAM_DQ[3]~3\);

-- Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \io|regs[8][4]~4_combout\,
	oe => \mem0|sramContr|SRAM_DQ~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(4),
	combout => \SRAM_DQ[4]~4\);

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \io|regs[8][5]~3_combout\,
	oe => \mem0|sramContr|SRAM_DQ~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(5),
	combout => \SRAM_DQ[5]~5\);

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \io|regs[8][6]~2_combout\,
	oe => \mem0|sramContr|SRAM_DQ~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(6),
	combout => \SRAM_DQ[6]~6\);

-- Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \io|regs[8][7]~1_combout\,
	oe => \mem0|sramContr|SRAM_DQ~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(7),
	combout => \SRAM_DQ[7]~7\);

-- Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[8]~21_combout\,
	oe => \mem0|sramContr|SRAM_DQ[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(8),
	combout => \SRAM_DQ[8]~8\);

-- Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[9]~22_combout\,
	oe => \mem0|sramContr|SRAM_DQ[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(9),
	combout => \SRAM_DQ[9]~9\);

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[10]~23_combout\,
	oe => \mem0|sramContr|SRAM_DQ[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(10),
	combout => \SRAM_DQ[10]~10\);

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[11]~24_combout\,
	oe => \mem0|sramContr|SRAM_DQ[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(11),
	combout => \SRAM_DQ[11]~11\);

-- Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[12]~25_combout\,
	oe => \mem0|sramContr|SRAM_DQ[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(12),
	combout => \SRAM_DQ[12]~12\);

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[13]~26_combout\,
	oe => \mem0|sramContr|SRAM_DQ[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(13),
	combout => \SRAM_DQ[13]~13\);

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[14]~27_combout\,
	oe => \mem0|sramContr|SRAM_DQ[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(14),
	combout => \SRAM_DQ[14]~14\);

-- Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_DQ[15]~28_combout\,
	oe => \mem0|sramContr|SRAM_DQ[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SRAM_DQ(15),
	combout => \SRAM_DQ[15]~15\);

-- Location: LCCOMB_X21_Y13_N20
\pro0|co|m0|state.DEMW~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|m0|state.DEMW~0_combout\ = !\pro0|co|m0|state.DEMW~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|co|m0|state.DEMW~regout\,
	combout => \pro0|co|m0|state.DEMW~0_combout\);

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(9),
	combout => \SW~combout\(9));

-- Location: LCFF_X21_Y13_N21
\pro0|co|m0|state.DEMW\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|m0|state.DEMW~0_combout\,
	aclr => \SW~combout\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|m0|state.DEMW~regout\);

-- Location: LCCOMB_X24_Y15_N26
\pro0|co|ir~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~3_combout\ = (!\pro0|co|m0|state.DEMW~regout\ & \SRAM_DQ[15]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state.DEMW~regout\,
	datad => \SRAM_DQ[15]~15\,
	combout => \pro0|co|ir~3_combout\);

-- Location: LCCOMB_X25_Y14_N8
\pro0|co|ir~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~1_combout\ = (\SW~combout\(9)) # (!\pro0|co|m0|state.DEMW~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state.DEMW~regout\,
	datad => \SW~combout\(9),
	combout => \pro0|co|ir~1_combout\);

-- Location: LCFF_X24_Y17_N15
\pro0|co|ir[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir~3_combout\,
	sload => VCC,
	ena => \pro0|co|ir~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(15));

-- Location: LCCOMB_X27_Y15_N12
\pro0|co|ir~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~4_combout\ = (!\pro0|co|m0|state.DEMW~regout\ & \SRAM_DQ[14]~14\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state.DEMW~regout\,
	datad => \SRAM_DQ[14]~14\,
	combout => \pro0|co|ir~4_combout\);

-- Location: LCFF_X24_Y17_N17
\pro0|co|ir[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir~4_combout\,
	sload => VCC,
	ena => \pro0|co|ir~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(14));

-- Location: LCCOMB_X24_Y15_N10
\pro0|co|ir~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~5_combout\ = (\SRAM_DQ[13]~13\ & !\pro0|co|m0|state.DEMW~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_DQ[13]~13\,
	datad => \pro0|co|m0|state.DEMW~regout\,
	combout => \pro0|co|ir~5_combout\);

-- Location: LCFF_X24_Y17_N31
\pro0|co|ir[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir~5_combout\,
	sload => VCC,
	ena => \pro0|co|ir~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(13));

-- Location: LCCOMB_X26_Y12_N0
\pro0|co|c0|regfile_input.MEM~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|regfile_input.MEM~0_combout\ = (\pro0|co|ir\(12) & ((\pro0|co|ir\(15) & (\pro0|co|ir\(14) & !\pro0|co|ir\(13))) # (!\pro0|co|ir\(15) & (!\pro0|co|ir\(14) & \pro0|co|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(12),
	datab => \pro0|co|ir\(15),
	datac => \pro0|co|ir\(14),
	datad => \pro0|co|ir\(13),
	combout => \pro0|co|c0|regfile_input.MEM~0_combout\);

-- Location: LCCOMB_X26_Y12_N18
\pro0|co|c0|Equal3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal3~5_combout\ = (\pro0|co|ir\(12) & (!\pro0|co|ir\(15) & (\pro0|co|ir\(14) & \pro0|co|ir\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(12),
	datab => \pro0|co|ir\(15),
	datac => \pro0|co|ir\(14),
	datad => \pro0|co|ir\(13),
	combout => \pro0|co|c0|Equal3~5_combout\);

-- Location: LCCOMB_X26_Y12_N4
\pro0|e0|Selector9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector9~1_combout\ = (\pro0|co|c0|regfile_input.MEM~0_combout\) # (\pro0|co|c0|Equal3~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|regfile_input.MEM~0_combout\,
	datad => \pro0|co|c0|Equal3~5_combout\,
	combout => \pro0|e0|Selector9~1_combout\);

-- Location: LCCOMB_X24_Y15_N0
\pro0|co|ir~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~6_combout\ = (!\pro0|co|m0|state.DEMW~regout\ & \SRAM_DQ[12]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state.DEMW~regout\,
	datad => \SRAM_DQ[12]~12\,
	combout => \pro0|co|ir~6_combout\);

-- Location: LCFF_X24_Y17_N25
\pro0|co|ir[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir~6_combout\,
	sload => VCC,
	ena => \pro0|co|ir~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(12));

-- Location: LCCOMB_X27_Y12_N2
\pro0|co|c0|word_byte~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|word_byte~0_combout\ = (\pro0|co|ir\(14) & (\pro0|co|ir\(15) & (\pro0|co|ir\(12) $ (\pro0|co|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(14),
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(13),
	datad => \pro0|co|ir\(15),
	combout => \pro0|co|c0|word_byte~0_combout\);

-- Location: LCCOMB_X22_Y12_N20
\mem0|sramContr|SRAM_UB_N~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_UB_N~2_combout\ = (\pro0|co|m0|state.DEMW~regout\ & \pro0|co|c0|word_byte~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state.DEMW~regout\,
	datab => \pro0|co|c0|word_byte~0_combout\,
	combout => \mem0|sramContr|SRAM_UB_N~2_combout\);

-- Location: LCCOMB_X27_Y12_N26
\pro0|co|c0|Equal3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal3~4_combout\ = (!\pro0|co|ir\(14) & (\pro0|co|ir\(12) & (!\pro0|co|ir\(13) & !\pro0|co|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(14),
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(13),
	datad => \pro0|co|ir\(15),
	combout => \pro0|co|c0|Equal3~4_combout\);

-- Location: LCCOMB_X27_Y17_N10
\pro0|e0|alu0|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~5_combout\ = (!\pro0|co|c0|op_group~2_combout\ & !\pro0|co|c0|Equal3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op_group~2_combout\,
	datac => \pro0|co|c0|Equal3~4_combout\,
	combout => \pro0|e0|alu0|Mux4~5_combout\);

-- Location: LCCOMB_X25_Y14_N10
\pro0|co|ir~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~15_combout\ = (!\pro0|co|m0|state.DEMW~regout\ & \SRAM_DQ[9]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|m0|state.DEMW~regout\,
	datac => \SRAM_DQ[9]~9\,
	combout => \pro0|co|ir~15_combout\);

-- Location: LCFF_X25_Y14_N11
\pro0|co|ir[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|ir~15_combout\,
	ena => \pro0|co|ir~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(9));

-- Location: LCCOMB_X18_Y13_N24
\pro0|co|ir~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~9_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (\pro0|co|ir\(1) & (!\SW~combout\(9)))) # (!\pro0|co|m0|state.DEMW~regout\ & (((\SRAM_DQ[1]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(1),
	datab => \SW~combout\(9),
	datac => \SRAM_DQ[1]~1\,
	datad => \pro0|co|m0|state.DEMW~regout\,
	combout => \pro0|co|ir~9_combout\);

-- Location: LCFF_X25_Y13_N3
\pro0|co|ir[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(1));

-- Location: LCCOMB_X25_Y14_N16
\pro0|co|ir~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~8_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (\pro0|co|ir\(0) & (!\SW~combout\(9)))) # (!\pro0|co|m0|state.DEMW~regout\ & (((\SRAM_DQ[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(0),
	datab => \pro0|co|m0|state.DEMW~regout\,
	datac => \SW~combout\(9),
	datad => \SRAM_DQ[0]~0\,
	combout => \pro0|co|ir~8_combout\);

-- Location: LCFF_X25_Y14_N9
\pro0|co|ir[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(0));

-- Location: LCCOMB_X21_Y13_N28
\pro0|co|ir~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~7_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (((\pro0|co|ir\(5) & !\SW~combout\(9))))) # (!\pro0|co|m0|state.DEMW~regout\ & (\SRAM_DQ[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state.DEMW~regout\,
	datab => \SRAM_DQ[5]~5\,
	datac => \pro0|co|ir\(5),
	datad => \SW~combout\(9),
	combout => \pro0|co|ir~7_combout\);

-- Location: LCFF_X25_Y13_N29
\pro0|co|ir[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(5));

-- Location: LCCOMB_X25_Y13_N10
\pro0|co|c0|Equal11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal11~0_combout\ = (!\pro0|co|ir\(4) & (!\pro0|co|ir\(1) & (!\pro0|co|ir\(0) & \pro0|co|ir\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(4),
	datab => \pro0|co|ir\(1),
	datac => \pro0|co|ir\(0),
	datad => \pro0|co|ir\(5),
	combout => \pro0|co|c0|Equal11~0_combout\);

-- Location: LCCOMB_X19_Y13_N16
\pro0|co|ir~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~11_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (!\SW~combout\(9) & ((\pro0|co|ir\(2))))) # (!\pro0|co|m0|state.DEMW~regout\ & (((\SRAM_DQ[2]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state.DEMW~regout\,
	datab => \SW~combout\(9),
	datac => \SRAM_DQ[2]~2\,
	datad => \pro0|co|ir\(2),
	combout => \pro0|co|ir~11_combout\);

-- Location: LCFF_X25_Y13_N25
\pro0|co|ir[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(2));

-- Location: LCCOMB_X24_Y17_N30
\pro0|co|c0|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal3~1_combout\ = (\pro0|co|ir\(14) & (\pro0|co|ir\(15) & (\pro0|co|ir\(13) & \pro0|co|ir\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(14),
	datab => \pro0|co|ir\(15),
	datac => \pro0|co|ir\(13),
	datad => \pro0|co|ir\(12),
	combout => \pro0|co|c0|Equal3~1_combout\);

-- Location: LCCOMB_X24_Y14_N6
\pro0|co|c0|reti\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|reti~combout\ = (!\pro0|co|ir\(3) & (\pro0|co|c0|Equal11~0_combout\ & (\pro0|co|ir\(2) & \pro0|co|c0|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(3),
	datab => \pro0|co|c0|Equal11~0_combout\,
	datac => \pro0|co|ir\(2),
	datad => \pro0|co|c0|Equal3~1_combout\,
	combout => \pro0|co|c0|reti~combout\);

-- Location: LCCOMB_X23_Y16_N22
\pro0|co|ir~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~13_combout\ = (\SRAM_DQ[10]~10\ & !\pro0|co|m0|state.DEMW~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[10]~10\,
	datad => \pro0|co|m0|state.DEMW~regout\,
	combout => \pro0|co|ir~13_combout\);

-- Location: LCFF_X24_Y15_N13
\pro0|co|ir[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir~13_combout\,
	sload => VCC,
	ena => \pro0|co|ir~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(10));

-- Location: LCCOMB_X26_Y11_N6
\pro0|e0|regS|regs[3][1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs[3][1]~12_combout\ = (!\pro0|co|ir\(11) & (\pro0|co|ir\(9) & (\pro0|co|c0|reti~combout\ & \pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|c0|reti~combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|regS|regs[3][1]~12_combout\);

-- Location: LCCOMB_X22_Y11_N0
\pro0|e0|regS|regs~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~22_combout\ = (\pro0|e0|regS|regs[3][1]~12_combout\ & ((\pro0|e0|regS|Mux31~4_combout\))) # (!\pro0|e0|regS|regs[3][1]~12_combout\ & (\pro0|e0|Selector15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|regS|regs[3][1]~12_combout\,
	datac => \pro0|e0|Selector15~4_combout\,
	datad => \pro0|e0|regS|Mux31~4_combout\,
	combout => \pro0|e0|regS|regs~22_combout\);

-- Location: LCFF_X22_Y11_N1
\pro0|e0|regS|regs[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~22_combout\,
	ena => \pro0|e0|regS|regs[3][1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[3][0]~regout\);

-- Location: LCCOMB_X24_Y17_N12
\pro0|co|c0|addr_b~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|addr_b~0_combout\ = (\pro0|co|ir\(13) & ((\pro0|co|ir\(14) & ((!\pro0|co|ir\(15)))) # (!\pro0|co|ir\(14) & (!\pro0|co|ir\(12) & \pro0|co|ir\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(14),
	datab => \pro0|co|ir\(13),
	datac => \pro0|co|ir\(12),
	datad => \pro0|co|ir\(15),
	combout => \pro0|co|c0|addr_b~0_combout\);

-- Location: LCCOMB_X25_Y13_N2
\pro0|co|c0|addr_b[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|addr_b[1]~1_combout\ = (\pro0|co|m0|Selector1~0_combout\ & ((\pro0|co|c0|addr_b~0_combout\ & (\pro0|co|ir\(10))) # (!\pro0|co|c0|addr_b~0_combout\ & ((\pro0|co|ir\(1)))))) # (!\pro0|co|m0|Selector1~0_combout\ & (\pro0|co|ir\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|Selector1~0_combout\,
	datab => \pro0|co|ir\(10),
	datac => \pro0|co|ir\(1),
	datad => \pro0|co|c0|addr_b~0_combout\,
	combout => \pro0|co|c0|addr_b[1]~1_combout\);

-- Location: LCCOMB_X23_Y14_N20
\pro0|co|ir~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~0_combout\ = (!\pro0|co|m0|state.DEMW~regout\ & \SRAM_DQ[11]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state.DEMW~regout\,
	datad => \SRAM_DQ[11]~11\,
	combout => \pro0|co|ir~0_combout\);

-- Location: LCFF_X24_Y17_N5
\pro0|co|ir[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir~0_combout\,
	sload => VCC,
	ena => \pro0|co|ir~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(11));

-- Location: LCCOMB_X27_Y13_N22
\pro0|e0|regS|regs[2][13]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs[2][13]~0_combout\ = (\pro0|co|c0|reti~combout\ & (!\pro0|co|ir\(9) & (!\pro0|co|ir\(11) & \pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|reti~combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|ir\(11),
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|regS|regs[2][13]~0_combout\);

-- Location: LCCOMB_X27_Y11_N28
\pro0|e0|regS|regs~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~18_combout\ = (\pro0|e0|regS|regs[2][13]~0_combout\ & (\pro0|e0|regS|Mux31~4_combout\)) # (!\pro0|e0|regS|regs[2][13]~0_combout\ & ((\pro0|e0|Selector15~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|regS|regs[2][13]~0_combout\,
	datac => \pro0|e0|regS|Mux31~4_combout\,
	datad => \pro0|e0|Selector15~4_combout\,
	combout => \pro0|e0|regS|regs~18_combout\);

-- Location: LCFF_X27_Y11_N29
\pro0|e0|regS|regs[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~18_combout\,
	ena => \pro0|e0|regS|regs[2][13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[2][0]~regout\);

-- Location: LCCOMB_X26_Y14_N30
\pro0|e0|regS|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux31~3_combout\ = (\pro0|e0|regS|Mux31~2_combout\ & ((\pro0|e0|regS|regs[3][0]~regout\) # ((!\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|e0|regS|Mux31~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\ & 
-- \pro0|e0|regS|regs[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|Mux31~2_combout\,
	datab => \pro0|e0|regS|regs[3][0]~regout\,
	datac => \pro0|co|c0|addr_b[1]~1_combout\,
	datad => \pro0|e0|regS|regs[2][0]~regout\,
	combout => \pro0|e0|regS|Mux31~3_combout\);

-- Location: LCCOMB_X27_Y13_N12
\pro0|e0|regS|regs[5][11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs[5][11]~6_combout\ = (\pro0|co|c0|reti~combout\ & (\pro0|co|ir\(9) & (\pro0|co|ir\(11) & !\pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|reti~combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|ir\(11),
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|regS|regs[5][11]~6_combout\);

-- Location: LCCOMB_X26_Y14_N14
\pro0|e0|regS|regs~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~17_combout\ = (\pro0|e0|regS|regs[5][11]~6_combout\ & (\pro0|e0|regS|Mux31~4_combout\)) # (!\pro0|e0|regS|regs[5][11]~6_combout\ & ((\pro0|e0|Selector15~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|regS|regs[5][11]~6_combout\,
	datac => \pro0|e0|regS|Mux31~4_combout\,
	datad => \pro0|e0|Selector15~4_combout\,
	combout => \pro0|e0|regS|regs~17_combout\);

-- Location: LCFF_X26_Y14_N15
\pro0|e0|regS|regs[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~17_combout\,
	ena => \pro0|e0|regS|regs[5][11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[5][0]~regout\);

-- Location: LCCOMB_X21_Y13_N6
\pro0|co|ir~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~12_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (\pro0|co|ir\(3) & ((!\SW~combout\(9))))) # (!\pro0|co|m0|state.DEMW~regout\ & (((\SRAM_DQ[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(3),
	datab => \SRAM_DQ[3]~3\,
	datac => \pro0|co|m0|state.DEMW~regout\,
	datad => \SW~combout\(9),
	combout => \pro0|co|ir~12_combout\);

-- Location: LCFF_X25_Y13_N23
\pro0|co|ir[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(3));

-- Location: LCCOMB_X18_Y14_N26
\pro0|co|c0|reti~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|reti~0_combout\ = (\pro0|co|ir\(2) & !\pro0|co|ir\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|ir\(2),
	datac => \pro0|co|ir\(3),
	combout => \pro0|co|c0|reti~0_combout\);

-- Location: LCCOMB_X25_Y14_N2
\pro0|e0|regS|regs[7][10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs[7][10]~14_combout\ = (\pro0|e0|reg0|regs[7][1]~8_combout\ & (\pro0|co|c0|Equal3~1_combout\ & (\pro0|co|c0|reti~0_combout\ & \pro0|co|c0|Equal11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[7][1]~8_combout\,
	datab => \pro0|co|c0|Equal3~1_combout\,
	datac => \pro0|co|c0|reti~0_combout\,
	datad => \pro0|co|c0|Equal11~0_combout\,
	combout => \pro0|e0|regS|regs[7][10]~14_combout\);

-- Location: LCCOMB_X24_Y11_N0
\pro0|e0|regS|regs~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~23_combout\ = (\pro0|e0|regS|regs[7][10]~14_combout\ & (\pro0|e0|regS|Mux31~4_combout\)) # (!\pro0|e0|regS|regs[7][10]~14_combout\ & ((\pro0|e0|Selector15~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|regS|regs[7][10]~14_combout\,
	datac => \pro0|e0|regS|Mux31~4_combout\,
	datad => \pro0|e0|Selector15~4_combout\,
	combout => \pro0|e0|regS|regs~23_combout\);

-- Location: LCFF_X24_Y11_N1
\pro0|e0|regS|regs[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~23_combout\,
	ena => \pro0|e0|regS|regs[7][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[7][0]~regout\);

-- Location: LCCOMB_X27_Y13_N28
\pro0|e0|regS|regs[6][0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs[6][0]~2_combout\ = (\pro0|co|c0|reti~combout\ & (!\pro0|co|ir\(9) & (\pro0|co|ir\(11) & \pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|reti~combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|ir\(11),
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|regS|regs[6][0]~2_combout\);

-- Location: LCCOMB_X27_Y11_N30
\pro0|e0|regS|regs~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~19_combout\ = (\pro0|e0|regS|regs[6][0]~2_combout\ & (\pro0|e0|regS|Mux31~4_combout\)) # (!\pro0|e0|regS|regs[6][0]~2_combout\ & ((\pro0|e0|Selector15~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|regS|regs[6][0]~2_combout\,
	datac => \pro0|e0|regS|Mux31~4_combout\,
	datad => \pro0|e0|Selector15~4_combout\,
	combout => \pro0|e0|regS|regs~19_combout\);

-- Location: LCFF_X27_Y11_N31
\pro0|e0|regS|regs[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~19_combout\,
	ena => \pro0|e0|regS|regs[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[6][0]~regout\);

-- Location: LCCOMB_X26_Y11_N8
\pro0|e0|regS|regs~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~21_combout\ = (\pro0|e0|regS|regs[4][1]~10_combout\ & (\pro0|e0|regS|Mux31~4_combout\)) # (!\pro0|e0|regS|regs[4][1]~10_combout\ & ((\pro0|e0|Selector15~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[4][1]~10_combout\,
	datac => \pro0|e0|regS|Mux31~4_combout\,
	datad => \pro0|e0|Selector15~4_combout\,
	combout => \pro0|e0|regS|regs~21_combout\);

-- Location: LCCOMB_X26_Y11_N12
\pro0|e0|regS|regs[4][1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs[4][1]~10_combout\ = (\pro0|co|ir\(11) & (!\pro0|co|ir\(9) & (\pro0|co|c0|reti~combout\ & !\pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|c0|reti~combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|regS|regs[4][1]~10_combout\);

-- Location: LCFF_X26_Y11_N9
\pro0|e0|regS|regs[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~21_combout\,
	ena => \pro0|e0|regS|regs[4][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[4][0]~regout\);

-- Location: LCCOMB_X26_Y14_N20
\pro0|e0|regS|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux31~0_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|regS|regs[6][0]~regout\)) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|regS|regs[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[0]~2_combout\,
	datab => \pro0|e0|regS|regs[6][0]~regout\,
	datac => \pro0|co|c0|addr_b[1]~1_combout\,
	datad => \pro0|e0|regS|regs[4][0]~regout\,
	combout => \pro0|e0|regS|Mux31~0_combout\);

-- Location: LCCOMB_X26_Y14_N18
\pro0|e0|regS|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux31~1_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|regS|Mux31~0_combout\ & ((\pro0|e0|regS|regs[7][0]~regout\))) # (!\pro0|e0|regS|Mux31~0_combout\ & (\pro0|e0|regS|regs[5][0]~regout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & 
-- (((\pro0|e0|regS|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[0]~2_combout\,
	datab => \pro0|e0|regS|regs[5][0]~regout\,
	datac => \pro0|e0|regS|regs[7][0]~regout\,
	datad => \pro0|e0|regS|Mux31~0_combout\,
	combout => \pro0|e0|regS|Mux31~1_combout\);

-- Location: LCCOMB_X26_Y14_N4
\pro0|e0|regS|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux31~4_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|regS|Mux31~1_combout\))) # (!\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|regS|Mux31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[2]~3_combout\,
	datab => \pro0|e0|regS|Mux31~3_combout\,
	datad => \pro0|e0|regS|Mux31~1_combout\,
	combout => \pro0|e0|regS|Mux31~4_combout\);

-- Location: LCCOMB_X26_Y14_N16
\pro0|e0|regS|regs~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~16_combout\ = (\pro0|e0|regS|regs[1][5]~4_combout\ & (\pro0|e0|regS|Mux31~4_combout\)) # (!\pro0|e0|regS|regs[1][5]~4_combout\ & ((\pro0|e0|Selector15~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[1][5]~4_combout\,
	datac => \pro0|e0|regS|Mux31~4_combout\,
	datad => \pro0|e0|Selector15~4_combout\,
	combout => \pro0|e0|regS|regs~16_combout\);

-- Location: LCCOMB_X27_Y13_N30
\pro0|e0|regS|regs[1][5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs[1][5]~4_combout\ = (\pro0|co|c0|reti~combout\ & (\pro0|co|ir\(9) & (!\pro0|co|ir\(11) & !\pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|reti~combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|ir\(11),
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|regS|regs[1][5]~4_combout\);

-- Location: LCFF_X26_Y14_N17
\pro0|e0|regS|regs[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~16_combout\,
	ena => \pro0|e0|regS|regs[1][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[1][0]~regout\);

-- Location: LCCOMB_X22_Y12_N12
\pro0|co|ir~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~2_combout\ = (!\pro0|co|m0|state.DEMW~regout\ & \SRAM_DQ[8]~8\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state.DEMW~regout\,
	datad => \SRAM_DQ[8]~8\,
	combout => \pro0|co|ir~2_combout\);

-- Location: LCFF_X24_Y17_N29
\pro0|co|ir[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir~2_combout\,
	sload => VCC,
	ena => \pro0|co|ir~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(8));

-- Location: LCCOMB_X27_Y12_N0
\pro0|co|m0|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|m0|Selector1~1_combout\ = (\pro0|co|c0|Equal3~2_combout\ & (\pro0|co|ir\(2) & ((!\pro0|co|c0|Equal3~5_combout\) # (!\pro0|co|ir\(8))))) # (!\pro0|co|c0|Equal3~2_combout\ & (((!\pro0|co|c0|Equal3~5_combout\)) # (!\pro0|co|ir\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal3~2_combout\,
	datab => \pro0|co|ir\(8),
	datac => \pro0|co|ir\(2),
	datad => \pro0|co|c0|Equal3~5_combout\,
	combout => \pro0|co|m0|Selector1~1_combout\);

-- Location: LCCOMB_X27_Y13_N16
\pro0|co|m0|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|m0|Selector1~2_combout\ = (\pro0|co|m0|Selector1~0_combout\ & (!\pro0|co|c0|Equal3~1_combout\ & (\pro0|co|m0|state.DEMW~regout\ & \pro0|co|m0|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|Selector1~0_combout\,
	datab => \pro0|co|c0|Equal3~1_combout\,
	datac => \pro0|co|m0|state.DEMW~regout\,
	datad => \pro0|co|m0|Selector1~1_combout\,
	combout => \pro0|co|m0|Selector1~2_combout\);

-- Location: LCCOMB_X24_Y12_N30
\pro0|e0|reg0|regs[5][1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[5][1]~4_combout\ = (\pro0|co|ir\(11) & (\pro0|co|ir\(9) & (\pro0|co|m0|Selector1~2_combout\ & !\pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|m0|Selector1~2_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs[5][1]~4_combout\);

-- Location: LCFF_X22_Y12_N17
\pro0|e0|reg0|regs[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|Selector15~4_combout\,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][0]~regout\);

-- Location: LCCOMB_X24_Y17_N16
\pro0|co|c0|addr_a[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|addr_a[2]~0_combout\ = (\pro0|co|c0|Equal3~0_combout\ & (\pro0|co|ir\(11))) # (!\pro0|co|c0|Equal3~0_combout\ & ((\pro0|co|ir\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal3~0_combout\,
	datab => \pro0|co|ir\(11),
	datad => \pro0|co|ir\(8),
	combout => \pro0|co|c0|addr_a[2]~0_combout\);

-- Location: LCCOMB_X24_Y14_N4
\pro0|co|c0|sel_reg_out\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|sel_reg_out~combout\ = (\pro0|co|ir\(3) & (\pro0|co|ir\(2) & (\pro0|co|c0|Equal11~0_combout\ & \pro0|co|c0|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(3),
	datab => \pro0|co|ir\(2),
	datac => \pro0|co|c0|Equal11~0_combout\,
	datad => \pro0|co|c0|Equal3~1_combout\,
	combout => \pro0|co|c0|sel_reg_out~combout\);

-- Location: LCCOMB_X27_Y14_N20
\pro0|e0|reg_out[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[0]~10_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|e0|reg0|regs[5][0]~regout\) # (\pro0|co|c0|sel_reg_out~combout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ & (\pro0|e0|reg0|regs[1][0]~regout\ & 
-- ((!\pro0|co|c0|sel_reg_out~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[1][0]~regout\,
	datab => \pro0|e0|reg0|regs[5][0]~regout\,
	datac => \pro0|co|c0|addr_a[2]~0_combout\,
	datad => \pro0|co|c0|sel_reg_out~combout\,
	combout => \pro0|e0|reg_out[0]~10_combout\);

-- Location: LCCOMB_X27_Y14_N14
\pro0|e0|reg_out[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[0]~11_combout\ = (\pro0|e0|reg_out[0]~10_combout\ & ((\pro0|e0|regS|regs[5][0]~regout\) # ((!\pro0|co|c0|sel_reg_out~combout\)))) # (!\pro0|e0|reg_out[0]~10_combout\ & (((\pro0|e0|regS|regs[1][0]~regout\ & 
-- \pro0|co|c0|sel_reg_out~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[5][0]~regout\,
	datab => \pro0|e0|regS|regs[1][0]~regout\,
	datac => \pro0|e0|reg_out[0]~10_combout\,
	datad => \pro0|co|c0|sel_reg_out~combout\,
	combout => \pro0|e0|reg_out[0]~11_combout\);

-- Location: LCCOMB_X24_Y17_N22
\pro0|co|c0|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal3~0_combout\ = (\pro0|co|ir\(14) & (!\pro0|co|ir\(15) & (\pro0|co|ir\(12) & !\pro0|co|ir\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(14),
	datab => \pro0|co|ir\(15),
	datac => \pro0|co|ir\(12),
	datad => \pro0|co|ir\(13),
	combout => \pro0|co|c0|Equal3~0_combout\);

-- Location: LCCOMB_X18_Y13_N12
\pro0|co|ir~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~14_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (\pro0|co|ir\(7) & ((!\SW~combout\(9))))) # (!\pro0|co|m0|state.DEMW~regout\ & (((\SRAM_DQ[7]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(7),
	datab => \SRAM_DQ[7]~7\,
	datac => \SW~combout\(9),
	datad => \pro0|co|m0|state.DEMW~regout\,
	combout => \pro0|co|ir~14_combout\);

-- Location: LCFF_X25_Y13_N7
\pro0|co|ir[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(7));

-- Location: LCCOMB_X24_Y15_N12
\pro0|co|c0|addr_a[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|addr_a[1]~1_combout\ = (\pro0|co|c0|Equal3~0_combout\ & (\pro0|co|ir\(10))) # (!\pro0|co|c0|Equal3~0_combout\ & ((\pro0|co|ir\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|Equal3~0_combout\,
	datac => \pro0|co|ir\(10),
	datad => \pro0|co|ir\(7),
	combout => \pro0|co|c0|addr_a[1]~1_combout\);

-- Location: LCCOMB_X24_Y12_N2
\pro0|e0|reg0|regs[6][1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[6][1]~2_combout\ = (\pro0|co|ir\(11) & (!\pro0|co|ir\(9) & (\pro0|co|m0|Selector1~2_combout\ & \pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|m0|Selector1~2_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs[6][1]~2_combout\);

-- Location: LCFF_X27_Y14_N1
\pro0|e0|reg0|regs[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector15~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][0]~regout\);

-- Location: LCCOMB_X27_Y14_N10
\pro0|e0|reg_out[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[0]~12_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|regS|regs[2][0]~regout\) # ((\pro0|co|c0|addr_a[2]~0_combout\)))) # (!\pro0|co|c0|sel_reg_out~combout\ & (((\pro0|e0|reg0|regs[2][0]~regout\ & 
-- !\pro0|co|c0|addr_a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[2][0]~regout\,
	datab => \pro0|e0|reg0|regs[2][0]~regout\,
	datac => \pro0|co|c0|sel_reg_out~combout\,
	datad => \pro0|co|c0|addr_a[2]~0_combout\,
	combout => \pro0|e0|reg_out[0]~12_combout\);

-- Location: LCCOMB_X27_Y14_N16
\pro0|e0|reg_out[0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[0]~13_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg_out[0]~12_combout\ & (\pro0|e0|regS|regs[6][0]~regout\)) # (!\pro0|e0|reg_out[0]~12_combout\ & ((\pro0|e0|reg0|regs[6][0]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|e0|reg_out[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[6][0]~regout\,
	datab => \pro0|e0|reg0|regs[6][0]~regout\,
	datac => \pro0|co|c0|addr_a[2]~0_combout\,
	datad => \pro0|e0|reg_out[0]~12_combout\,
	combout => \pro0|e0|reg_out[0]~13_combout\);

-- Location: LCCOMB_X24_Y12_N24
\pro0|e0|reg0|regs[0][1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[0][1]~7_combout\ = (!\pro0|co|ir\(11) & (!\pro0|co|ir\(9) & (\pro0|co|m0|Selector1~2_combout\ & !\pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|m0|Selector1~2_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs[0][1]~7_combout\);

-- Location: LCFF_X26_Y16_N15
\pro0|e0|reg0|regs[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector15~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][0]~regout\);

-- Location: LCCOMB_X26_Y16_N28
\pro0|e0|reg_out[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[0]~14_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|co|c0|sel_reg_out~combout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|co|c0|sel_reg_out~combout\ & (\pro0|e0|regS|regs[0][0]~regout\)) # 
-- (!\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg0|regs[0][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[0][0]~regout\,
	datab => \pro0|e0|reg0|regs[0][0]~regout\,
	datac => \pro0|co|c0|addr_a[2]~0_combout\,
	datad => \pro0|co|c0|sel_reg_out~combout\,
	combout => \pro0|e0|reg_out[0]~14_combout\);

-- Location: LCCOMB_X26_Y16_N26
\pro0|e0|reg_out[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[0]~15_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg_out[0]~14_combout\ & ((\pro0|e0|regS|regs[4][0]~regout\))) # (!\pro0|e0|reg_out[0]~14_combout\ & (\pro0|e0|reg0|regs[4][0]~regout\)))) # 
-- (!\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|e0|reg_out[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[4][0]~regout\,
	datab => \pro0|e0|regS|regs[4][0]~regout\,
	datac => \pro0|co|c0|addr_a[2]~0_combout\,
	datad => \pro0|e0|reg_out[0]~14_combout\,
	combout => \pro0|e0|reg_out[0]~15_combout\);

-- Location: LCCOMB_X26_Y16_N24
\pro0|e0|reg_out[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[0]~16_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|co|c0|addr_a[1]~1_combout\)) # (!\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg_out[0]~13_combout\)) # (!\pro0|co|c0|addr_a[1]~1_combout\ & 
-- ((\pro0|e0|reg_out[0]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~2_combout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg_out[0]~13_combout\,
	datad => \pro0|e0|reg_out[0]~15_combout\,
	combout => \pro0|e0|reg_out[0]~16_combout\);

-- Location: LCCOMB_X27_Y13_N10
\pro0|e0|reg0|regs[3][1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[3][1]~9_combout\ = (\pro0|co|m0|Selector1~2_combout\ & (\pro0|co|ir\(9) & (!\pro0|co|ir\(11) & \pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|Selector1~2_combout\,
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|ir\(11),
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs[3][1]~9_combout\);

-- Location: LCFF_X22_Y12_N27
\pro0|e0|reg0|regs[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector15~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][0]~regout\);

-- Location: LCCOMB_X22_Y12_N8
\pro0|e0|reg_out[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[0]~17_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg0|regs[7][0]~regout\) # ((\pro0|co|c0|sel_reg_out~combout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|e0|reg0|regs[3][0]~regout\ & 
-- !\pro0|co|c0|sel_reg_out~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[7][0]~regout\,
	datab => \pro0|e0|reg0|regs[3][0]~regout\,
	datac => \pro0|co|c0|addr_a[2]~0_combout\,
	datad => \pro0|co|c0|sel_reg_out~combout\,
	combout => \pro0|e0|reg_out[0]~17_combout\);

-- Location: LCCOMB_X22_Y12_N10
\pro0|e0|reg_out[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[0]~18_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg_out[0]~17_combout\ & (\pro0|e0|regS|regs[7][0]~regout\)) # (!\pro0|e0|reg_out[0]~17_combout\ & ((\pro0|e0|regS|regs[3][0]~regout\))))) # 
-- (!\pro0|co|c0|sel_reg_out~combout\ & (((\pro0|e0|reg_out[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[7][0]~regout\,
	datab => \pro0|co|c0|sel_reg_out~combout\,
	datac => \pro0|e0|reg_out[0]~17_combout\,
	datad => \pro0|e0|regS|regs[3][0]~regout\,
	combout => \pro0|e0|reg_out[0]~18_combout\);

-- Location: LCCOMB_X26_Y16_N30
\pro0|e0|reg_out[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[0]~19_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg_out[0]~16_combout\ & ((\pro0|e0|reg_out[0]~18_combout\))) # (!\pro0|e0|reg_out[0]~16_combout\ & (\pro0|e0|reg_out[0]~11_combout\)))) # (!\pro0|co|c0|addr_a[0]~2_combout\ 
-- & (((\pro0|e0|reg_out[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~2_combout\,
	datab => \pro0|e0|reg_out[0]~11_combout\,
	datac => \pro0|e0|reg_out[0]~16_combout\,
	datad => \pro0|e0|reg_out[0]~18_combout\,
	combout => \pro0|e0|reg_out[0]~19_combout\);

-- Location: LCCOMB_X27_Y12_N12
\pro0|co|c0|op_group~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|op_group~0_combout\ = (\pro0|co|ir\(14) & (!\pro0|co|ir\(15) & (\pro0|co|ir\(12) $ (\pro0|co|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(14),
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(13),
	datad => \pro0|co|ir\(15),
	combout => \pro0|co|c0|op_group~0_combout\);

-- Location: LCCOMB_X24_Y17_N8
\pro0|co|c0|op~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|op~0_combout\ = (\pro0|co|ir\(14)) # ((\pro0|co|ir\(13)) # ((\pro0|co|ir\(12) & \pro0|co|ir\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(14),
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(15),
	datad => \pro0|co|ir\(13),
	combout => \pro0|co|c0|op~0_combout\);

-- Location: LCCOMB_X27_Y17_N18
\pro0|co|c0|op[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|op[0]~3_combout\ = (!\pro0|co|c0|op~2_combout\ & (!\pro0|co|c0|word_byte~0_combout\ & (!\pro0|co|c0|op_group~0_combout\ & \pro0|co|c0|op~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op~2_combout\,
	datab => \pro0|co|c0|word_byte~0_combout\,
	datac => \pro0|co|c0|op_group~0_combout\,
	datad => \pro0|co|c0|op~0_combout\,
	combout => \pro0|co|c0|op[0]~3_combout\);

-- Location: LCCOMB_X24_Y17_N20
\pro0|co|c0|Equal3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal3~2_combout\ = (!\pro0|co|ir\(14) & (!\pro0|co|ir\(12) & (\pro0|co|ir\(15) & \pro0|co|ir\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(14),
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(15),
	datad => \pro0|co|ir\(13),
	combout => \pro0|co|c0|Equal3~2_combout\);

-- Location: LCCOMB_X18_Y13_N2
\pro0|co|ir~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~10_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (\pro0|co|ir\(4) & ((!\SW~combout\(9))))) # (!\pro0|co|m0|state.DEMW~regout\ & (((\SRAM_DQ[4]~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(4),
	datab => \SRAM_DQ[4]~4\,
	datac => \SW~combout\(9),
	datad => \pro0|co|m0|state.DEMW~regout\,
	combout => \pro0|co|ir~10_combout\);

-- Location: LCFF_X25_Y13_N21
\pro0|co|ir[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(4));

-- Location: LCCOMB_X27_Y17_N28
\pro0|co|c0|op[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|op[1]~8_combout\ = (!\pro0|co|c0|op~0_combout\ & \pro0|co|ir\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op~0_combout\,
	datad => \pro0|co|ir\(4),
	combout => \pro0|co|c0|op[1]~8_combout\);

-- Location: LCCOMB_X27_Y17_N14
\pro0|co|c0|op[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|op[1]~9_combout\ = (\pro0|co|c0|op[1]~8_combout\) # ((\pro0|co|c0|op[0]~3_combout\ & ((\pro0|co|c0|reti~combout\) # (\pro0|co|c0|Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|reti~combout\,
	datab => \pro0|co|c0|op[0]~3_combout\,
	datac => \pro0|co|c0|Equal3~2_combout\,
	datad => \pro0|co|c0|op[1]~8_combout\,
	combout => \pro0|co|c0|op[1]~9_combout\);

-- Location: LCCOMB_X29_Y14_N16
\pro0|e0|alu0|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~3_cout\ = CARRY((\pro0|co|c0|op[0]~5_combout\ & !\pro0|co|c0|op[1]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|co|c0|op[1]~9_combout\,
	datad => VCC,
	cout => \pro0|e0|alu0|Add0~3_cout\);

-- Location: LCCOMB_X29_Y14_N18
\pro0|e0|alu0|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~4_combout\ = (\pro0|e0|alu0|Add0~1_combout\ & ((\pro0|e0|reg_out[0]~19_combout\ & (\pro0|e0|alu0|Add0~3_cout\ & VCC)) # (!\pro0|e0|reg_out[0]~19_combout\ & (!\pro0|e0|alu0|Add0~3_cout\)))) # (!\pro0|e0|alu0|Add0~1_combout\ & 
-- ((\pro0|e0|reg_out[0]~19_combout\ & (!\pro0|e0|alu0|Add0~3_cout\)) # (!\pro0|e0|reg_out[0]~19_combout\ & ((\pro0|e0|alu0|Add0~3_cout\) # (GND)))))
-- \pro0|e0|alu0|Add0~5\ = CARRY((\pro0|e0|alu0|Add0~1_combout\ & (!\pro0|e0|reg_out[0]~19_combout\ & !\pro0|e0|alu0|Add0~3_cout\)) # (!\pro0|e0|alu0|Add0~1_combout\ & ((!\pro0|e0|alu0|Add0~3_cout\) # (!\pro0|e0|reg_out[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~1_combout\,
	datab => \pro0|e0|reg_out[0]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~3_cout\,
	combout => \pro0|e0|alu0|Add0~4_combout\,
	cout => \pro0|e0|alu0|Add0~5\);

-- Location: LCCOMB_X24_Y17_N24
\pro0|co|c0|immed_x2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|immed_x2~0_combout\ = (!\pro0|co|ir\(15) & ((\pro0|co|ir\(14) & (!\pro0|co|ir\(12))) # (!\pro0|co|ir\(14) & (\pro0|co|ir\(12) & \pro0|co|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(14),
	datab => \pro0|co|ir\(15),
	datac => \pro0|co|ir\(12),
	datad => \pro0|co|ir\(13),
	combout => \pro0|co|c0|immed_x2~0_combout\);

-- Location: LCCOMB_X25_Y17_N14
\pro0|e0|y[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[0]~2_combout\ = (\pro0|co|c0|Rb_N~combout\ & (((\io|regs[8][0]~7_combout\)))) # (!\pro0|co|c0|Rb_N~combout\ & (!\pro0|co|c0|immed_x2~0_combout\ & (\pro0|co|ir\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|co|c0|immed_x2~0_combout\,
	datac => \pro0|co|ir\(0),
	datad => \io|regs[8][0]~7_combout\,
	combout => \pro0|e0|y[0]~2_combout\);

-- Location: LCCOMB_X24_Y17_N18
\pro0|co|c0|Equal3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal3~3_combout\ = (\pro0|co|ir\(14) & (!\pro0|co|ir\(12) & (!\pro0|co|ir\(15) & \pro0|co|ir\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(14),
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(15),
	datad => \pro0|co|ir\(13),
	combout => \pro0|co|c0|Equal3~3_combout\);

-- Location: LCCOMB_X25_Y13_N28
\pro0|co|c0|Equal11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal11~1_combout\ = (!\pro0|co|ir\(2) & (!\pro0|co|ir\(3) & \pro0|co|c0|Equal11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(2),
	datab => \pro0|co|ir\(3),
	datad => \pro0|co|c0|Equal11~0_combout\,
	combout => \pro0|co|c0|Equal11~1_combout\);

-- Location: LCCOMB_X27_Y12_N20
\pro0|co|c0|op_group~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|op_group~1_combout\ = (\pro0|co|ir\(15) & ((\pro0|co|ir\(12) $ (!\pro0|co|ir\(13))) # (!\pro0|co|ir\(14)))) # (!\pro0|co|ir\(15) & ((\pro0|co|ir\(13) & (\pro0|co|ir\(14))) # (!\pro0|co|ir\(13) & ((\pro0|co|ir\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(14),
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(13),
	datad => \pro0|co|ir\(15),
	combout => \pro0|co|c0|op_group~1_combout\);

-- Location: LCCOMB_X27_Y17_N24
\pro0|co|c0|op_group~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|op_group~2_combout\ = ((\pro0|co|c0|Equal3~1_combout\ & ((\pro0|co|c0|Equal10~1_combout\) # (\pro0|co|c0|Equal11~1_combout\)))) # (!\pro0|co|c0|op_group~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal10~1_combout\,
	datab => \pro0|co|c0|Equal11~1_combout\,
	datac => \pro0|co|c0|Equal3~1_combout\,
	datad => \pro0|co|c0|op_group~1_combout\,
	combout => \pro0|co|c0|op_group~2_combout\);

-- Location: LCCOMB_X29_Y18_N8
\pro0|e0|alu0|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~4_combout\ = (!\pro0|co|c0|op_group~2_combout\ & ((\pro0|co|c0|Equal3~4_combout\) # ((!\pro0|co|c0|Equal3~3_combout\ & !\pro0|co|c0|op_group~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal3~4_combout\,
	datab => \pro0|co|c0|Equal3~3_combout\,
	datac => \pro0|co|c0|op_group~0_combout\,
	datad => \pro0|co|c0|op_group~2_combout\,
	combout => \pro0|e0|alu0|Mux4~4_combout\);

-- Location: LCCOMB_X25_Y11_N16
\pro0|e0|alu0|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~0_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|reg_out[0]~19_combout\) # ((\pro0|e0|y[0]~2_combout\) # (\pro0|e0|alu0|Mux4~4_combout\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|reg_out[0]~19_combout\ & 
-- (\pro0|e0|y[0]~2_combout\ & !\pro0|e0|alu0|Mux4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|e0|reg_out[0]~19_combout\,
	datac => \pro0|e0|y[0]~2_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux15~0_combout\);

-- Location: LCCOMB_X27_Y12_N24
\pro0|co|c0|op~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|op~2_combout\ = (\pro0|co|ir\(14) & ((\pro0|co|ir\(12) & (!\pro0|co|ir\(13) & \pro0|co|ir\(15))) # (!\pro0|co|ir\(12) & (\pro0|co|ir\(13) $ (!\pro0|co|ir\(15)))))) # (!\pro0|co|ir\(14) & (((\pro0|co|ir\(13) & !\pro0|co|ir\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(14),
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(13),
	datad => \pro0|co|ir\(15),
	combout => \pro0|co|c0|op~2_combout\);

-- Location: LCCOMB_X27_Y17_N2
\pro0|co|c0|op[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|op[2]~7_combout\ = (\pro0|co|c0|op~0_combout\ & ((\pro0|co|c0|op[2]~6_combout\) # ((\pro0|co|c0|op~2_combout\)))) # (!\pro0|co|c0|op~0_combout\ & (((\pro0|co|ir\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~6_combout\,
	datab => \pro0|co|ir\(5),
	datac => \pro0|co|c0|op~2_combout\,
	datad => \pro0|co|c0|op~0_combout\,
	combout => \pro0|co|c0|op[2]~7_combout\);

-- Location: LCCOMB_X25_Y11_N22
\pro0|e0|alu0|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~1_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & (((\pro0|e0|alu0|Mux15~0_combout\)))) # (!\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|alu0|Add0~4_combout\)) # (!\pro0|co|c0|op[2]~7_combout\ & 
-- ((\pro0|e0|alu0|Mux15~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~4_combout\,
	datab => \pro0|e0|alu0|Add0~4_combout\,
	datac => \pro0|e0|alu0|Mux15~0_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux15~1_combout\);

-- Location: LCCOMB_X25_Y13_N30
\pro0|co|c0|immed[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|immed[7]~2_combout\ = (\pro0|co|c0|Equal3~0_combout\ & (((\pro0|co|ir\(7))))) # (!\pro0|co|c0|Equal3~0_combout\ & (!\pro0|co|c0|immed[1]~1_combout\ & ((\pro0|co|ir\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[1]~1_combout\,
	datab => \pro0|co|ir\(7),
	datac => \pro0|co|c0|Equal3~0_combout\,
	datad => \pro0|co|ir\(5),
	combout => \pro0|co|c0|immed[7]~2_combout\);

-- Location: LCFF_X22_Y13_N31
\io|regs_rtl_0_bypass[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|reg0|Mux16~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(18));

-- Location: LCCOMB_X27_Y1_N6
\clock8_counter[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock8_counter[0]~2_combout\ = !clock8_counter(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => clock8_counter(0),
	combout => \clock8_counter[0]~2_combout\);

-- Location: LCFF_X27_Y1_N7
\clock8_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \clock8_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => clock8_counter(0));

-- Location: LCCOMB_X27_Y1_N18
\clock8_counter[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock8_counter[1]~1_combout\ = clock8_counter(1) $ (clock8_counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => clock8_counter(1),
	datad => clock8_counter(0),
	combout => \clock8_counter[1]~1_combout\);

-- Location: LCFF_X27_Y1_N19
\clock8_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \clock8_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => clock8_counter(1));

-- Location: LCCOMB_X27_Y1_N4
\clock8_counter[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock8_counter[2]~0_combout\ = clock8_counter(2) $ (((clock8_counter(1) & clock8_counter(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => clock8_counter(1),
	datac => clock8_counter(2),
	datad => clock8_counter(0),
	combout => \clock8_counter[2]~0_combout\);

-- Location: LCFF_X27_Y1_N5
\clock8_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \clock8_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => clock8_counter(2));

-- Location: CLKCTRL_G12
\clock8_counter[2]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock8_counter[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock8_counter[2]~clkctrl_outclk\);

-- Location: LCCOMB_X24_Y17_N2
\pro0|co|m0|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|m0|Selector1~0_combout\ = (\pro0|co|ir\(12)) # (((\pro0|co|ir\(15) & !\pro0|co|ir\(13))) # (!\pro0|co|ir\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(12),
	datab => \pro0|co|ir\(15),
	datac => \pro0|co|ir\(14),
	datad => \pro0|co|ir\(13),
	combout => \pro0|co|m0|Selector1~0_combout\);

-- Location: LCCOMB_X24_Y17_N4
\pro0|co|c0|addr_b[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|addr_b[2]~3_combout\ = (\pro0|co|c0|addr_b~0_combout\ & (((\pro0|co|ir\(11))))) # (!\pro0|co|c0|addr_b~0_combout\ & ((\pro0|co|m0|Selector1~0_combout\ & ((\pro0|co|ir\(2)))) # (!\pro0|co|m0|Selector1~0_combout\ & (\pro0|co|ir\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b~0_combout\,
	datab => \pro0|co|m0|Selector1~0_combout\,
	datac => \pro0|co|ir\(11),
	datad => \pro0|co|ir\(2),
	combout => \pro0|co|c0|addr_b[2]~3_combout\);

-- Location: LCCOMB_X27_Y12_N4
\io|process_0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|process_0~3_combout\ = (\pro0|co|ir\(3) & (!\pro0|co|ir\(0) & (!\pro0|co|ir\(2) & !\pro0|co|ir\(1)))) # (!\pro0|co|ir\(3) & (\pro0|co|ir\(0) & (\pro0|co|ir\(2) & \pro0|co|ir\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(3),
	datab => \pro0|co|ir\(0),
	datac => \pro0|co|ir\(2),
	datad => \pro0|co|ir\(1),
	combout => \io|process_0~3_combout\);

-- Location: LCCOMB_X27_Y12_N18
\io|process_0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|process_0~4_combout\ = (\io|process_0~1_combout\ & (\pro0|co|ir\(8) & (\io|process_0~3_combout\ & \pro0|co|c0|Equal3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|process_0~1_combout\,
	datab => \pro0|co|ir\(8),
	datac => \io|process_0~3_combout\,
	datad => \pro0|co|c0|Equal3~5_combout\,
	combout => \io|process_0~4_combout\);

-- Location: LCFF_X21_Y12_N23
\io|regs_rtl_0_bypass[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \io|process_0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(0));

-- Location: LCCOMB_X26_Y12_N6
\pro0|e0|Selector7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector7~5_combout\ = (\pro0|e0|Selector7~4_combout\ & (!\pro0|co|c0|regfile_input.MEM~0_combout\ & (\io|regs_rtl_0_bypass\(0) & \pro0|co|c0|Equal3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector7~4_combout\,
	datab => \pro0|co|c0|regfile_input.MEM~0_combout\,
	datac => \io|regs_rtl_0_bypass\(0),
	datad => \pro0|co|c0|Equal3~5_combout\,
	combout => \pro0|e0|Selector7~5_combout\);

-- Location: LCFF_X25_Y17_N23
\io|regs_rtl_0_bypass[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|Mux23~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(17));

-- Location: LCCOMB_X26_Y12_N16
\pro0|e0|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector9~0_combout\ = (!\pro0|co|c0|regfile_input.MEM~0_combout\ & ((\pro0|co|c0|Equal3~2_combout\) # (\pro0|co|c0|Equal3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal3~2_combout\,
	datab => \pro0|co|c0|Equal3~5_combout\,
	datad => \pro0|co|c0|regfile_input.MEM~0_combout\,
	combout => \pro0|e0|Selector9~0_combout\);

-- Location: LCCOMB_X25_Y14_N22
\pro0|co|ir~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|ir~16_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (!\SW~combout\(9) & ((\pro0|co|ir\(6))))) # (!\pro0|co|m0|state.DEMW~regout\ & (((\SRAM_DQ[6]~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(9),
	datab => \SRAM_DQ[6]~6\,
	datac => \pro0|co|m0|state.DEMW~regout\,
	datad => \pro0|co|ir\(6),
	combout => \pro0|co|ir~16_combout\);

-- Location: LCFF_X25_Y14_N29
\pro0|co|ir[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|co|ir~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|ir\(6));

-- Location: LCFF_X22_Y13_N23
\io|regs_rtl_0_bypass[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|reg0|Mux17~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(19));

-- Location: LCCOMB_X27_Y12_N14
\pro0|co|c0|sequencing_mode~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|sequencing_mode~0_combout\ = (!\pro0|co|ir\(12) & (\pro0|co|ir\(13) & (\pro0|co|ir\(14) $ (\pro0|co|ir\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(14),
	datab => \pro0|co|ir\(12),
	datac => \pro0|co|ir\(13),
	datad => \pro0|co|ir\(15),
	combout => \pro0|co|c0|sequencing_mode~0_combout\);

-- Location: LCCOMB_X25_Y17_N2
\pro0|e0|y[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[4]~8_combout\ = (\pro0|co|c0|immed_x2~0_combout\ & (\pro0|co|ir\(3))) # (!\pro0|co|c0|immed_x2~0_combout\ & ((\pro0|co|ir\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|ir\(3),
	datac => \pro0|co|ir\(4),
	datad => \pro0|co|c0|immed_x2~0_combout\,
	combout => \pro0|e0|y[4]~8_combout\);

-- Location: LCCOMB_X25_Y13_N20
\pro0|co|c0|Equal10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal10~0_combout\ = (!\pro0|co|ir\(2) & (!\pro0|co|ir\(1) & (!\pro0|co|ir\(4) & \pro0|co|ir\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(2),
	datab => \pro0|co|ir\(1),
	datac => \pro0|co|ir\(4),
	datad => \pro0|co|ir\(5),
	combout => \pro0|co|c0|Equal10~0_combout\);

-- Location: LCCOMB_X25_Y13_N22
\pro0|co|c0|Equal10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal10~1_combout\ = (\pro0|co|ir\(0) & (!\pro0|co|ir\(3) & \pro0|co|c0|Equal10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(0),
	datac => \pro0|co|ir\(3),
	datad => \pro0|co|c0|Equal10~0_combout\,
	combout => \pro0|co|c0|Equal10~1_combout\);

-- Location: LCCOMB_X26_Y17_N14
\pro0|co|c0|immed[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|immed[0]~4_combout\ = (\pro0|co|c0|Equal3~1_combout\ & (!\pro0|co|c0|Equal11~1_combout\ & \pro0|co|c0|Equal10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|Equal3~1_combout\,
	datac => \pro0|co|c0|Equal11~1_combout\,
	datad => \pro0|co|c0|Equal10~1_combout\,
	combout => \pro0|co|c0|immed[0]~4_combout\);

-- Location: LCCOMB_X25_Y13_N6
\pro0|co|c0|immed[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|immed[1]~0_combout\ = (\pro0|co|ir\(1)) # ((\pro0|co|c0|Equal3~1_combout\ & \pro0|co|c0|Equal11~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal3~1_combout\,
	datab => \pro0|co|ir\(1),
	datad => \pro0|co|c0|Equal11~1_combout\,
	combout => \pro0|co|c0|immed[1]~0_combout\);

-- Location: LCCOMB_X16_Y14_N0
\pro0|co|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~0_combout\ = (\pro0|co|pc_reg\(0) & (\pro0|co|ir\(0) $ (VCC))) # (!\pro0|co|pc_reg\(0) & (\pro0|co|ir\(0) & VCC))
-- \pro0|co|Add1~1\ = CARRY((\pro0|co|pc_reg\(0) & \pro0|co|ir\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(0),
	datab => \pro0|co|ir\(0),
	datad => VCC,
	combout => \pro0|co|Add1~0_combout\,
	cout => \pro0|co|Add1~1\);

-- Location: LCCOMB_X16_Y14_N2
\pro0|co|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~2_combout\ = (\pro0|e0|Add0~0_combout\ & ((\pro0|co|c0|immed[1]~0_combout\ & (\pro0|co|Add1~1\ & VCC)) # (!\pro0|co|c0|immed[1]~0_combout\ & (!\pro0|co|Add1~1\)))) # (!\pro0|e0|Add0~0_combout\ & ((\pro0|co|c0|immed[1]~0_combout\ & 
-- (!\pro0|co|Add1~1\)) # (!\pro0|co|c0|immed[1]~0_combout\ & ((\pro0|co|Add1~1\) # (GND)))))
-- \pro0|co|Add1~3\ = CARRY((\pro0|e0|Add0~0_combout\ & (!\pro0|co|c0|immed[1]~0_combout\ & !\pro0|co|Add1~1\)) # (!\pro0|e0|Add0~0_combout\ & ((!\pro0|co|Add1~1\) # (!\pro0|co|c0|immed[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~0_combout\,
	datab => \pro0|co|c0|immed[1]~0_combout\,
	datad => VCC,
	cin => \pro0|co|Add1~1\,
	combout => \pro0|co|Add1~2_combout\,
	cout => \pro0|co|Add1~3\);

-- Location: LCCOMB_X19_Y14_N0
\pro0|e0|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Add0~0_combout\ = \pro0|co|pc_reg\(1) $ (VCC)
-- \pro0|e0|Add0~1\ = CARRY(\pro0|co|pc_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(1),
	datad => VCC,
	combout => \pro0|e0|Add0~0_combout\,
	cout => \pro0|e0|Add0~1\);

-- Location: LCCOMB_X22_Y14_N2
\pro0|co|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~4_combout\ = (\pro0|co|c0|sequencing_mode~1_combout\ & ((\pro0|co|c0|Equal3~3_combout\ & (\pro0|co|Add1~2_combout\)) # (!\pro0|co|c0|Equal3~3_combout\ & ((\pro0|e0|Add0~0_combout\))))) # (!\pro0|co|c0|sequencing_mode~1_combout\ & 
-- (((\pro0|e0|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sequencing_mode~1_combout\,
	datab => \pro0|co|c0|Equal3~3_combout\,
	datac => \pro0|co|Add1~2_combout\,
	datad => \pro0|e0|Add0~0_combout\,
	combout => \pro0|co|Add1~4_combout\);

-- Location: LCCOMB_X26_Y17_N0
\pro0|e0|y[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[3]~6_combout\ = (\pro0|co|c0|immed_x2~0_combout\ & (\pro0|co|ir\(2))) # (!\pro0|co|c0|immed_x2~0_combout\ & ((\pro0|co|ir\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|ir\(2),
	datac => \pro0|co|c0|immed_x2~0_combout\,
	datad => \pro0|co|ir\(3),
	combout => \pro0|e0|y[3]~6_combout\);

-- Location: LCCOMB_X29_Y18_N14
\pro0|e0|alu0|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~9_combout\ = (!\pro0|co|c0|op[1]~9_combout\ & (!\pro0|co|c0|op[2]~7_combout\ & \pro0|co|c0|op_group~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[1]~9_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datad => \pro0|co|c0|op_group~2_combout\,
	combout => \pro0|e0|alu0|Mux12~9_combout\);

-- Location: LCCOMB_X27_Y17_N4
\pro0|co|c0|op[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|op[0]~1_combout\ = (\pro0|co|ir\(3) & (((\pro0|co|c0|op_group~0_combout\ & \pro0|co|ir\(8))) # (!\pro0|co|c0|op~0_combout\))) # (!\pro0|co|ir\(3) & (\pro0|co|c0|op_group~0_combout\ & (\pro0|co|ir\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(3),
	datab => \pro0|co|c0|op_group~0_combout\,
	datac => \pro0|co|ir\(8),
	datad => \pro0|co|c0|op~0_combout\,
	combout => \pro0|co|c0|op[0]~1_combout\);

-- Location: LCCOMB_X27_Y17_N26
\pro0|co|c0|op[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|op[0]~5_combout\ = (\pro0|co|c0|op[0]~1_combout\) # ((\pro0|co|c0|op[0]~4_combout\ & (!\pro0|co|c0|Equal3~2_combout\ & !\pro0|co|c0|reti~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~4_combout\,
	datab => \pro0|co|c0|op[0]~1_combout\,
	datac => \pro0|co|c0|Equal3~2_combout\,
	datad => \pro0|co|c0|reti~combout\,
	combout => \pro0|co|c0|op[0]~5_combout\);

-- Location: LCCOMB_X29_Y18_N26
\pro0|e0|alu0|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~6_combout\ = (\pro0|co|c0|op[1]~9_combout\ & (\pro0|co|c0|Equal3~4_combout\ & ((\pro0|co|c0|op[2]~7_combout\) # (!\pro0|co|c0|op[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[1]~9_combout\,
	datab => \pro0|co|c0|op[0]~5_combout\,
	datac => \pro0|co|c0|op[2]~7_combout\,
	datad => \pro0|co|c0|Equal3~4_combout\,
	combout => \pro0|e0|alu0|Mux12~6_combout\);

-- Location: LCCOMB_X29_Y18_N0
\pro0|co|c0|op_group[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|op_group[0]~3_combout\ = (!\pro0|co|c0|Equal3~3_combout\ & !\pro0|co|c0|op_group~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|Equal3~3_combout\,
	datac => \pro0|co|c0|op_group~0_combout\,
	combout => \pro0|co|c0|op_group[0]~3_combout\);

-- Location: LCCOMB_X29_Y18_N22
\pro0|e0|alu0|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~7_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|co|c0|op[1]~9_combout\) # ((\pro0|co|c0|op[2]~7_combout\ & !\pro0|co|c0|op_group[0]~3_combout\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (((!\pro0|co|c0|op_group[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[1]~9_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|co|c0|op_group[0]~3_combout\,
	combout => \pro0|e0|alu0|Mux12~7_combout\);

-- Location: LCCOMB_X29_Y18_N24
\pro0|e0|alu0|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~8_combout\ = (!\pro0|co|c0|op_group~2_combout\ & ((\pro0|e0|alu0|Mux12~6_combout\) # ((\pro0|e0|alu0|Mux12~7_combout\ & !\pro0|co|c0|Equal3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op_group~2_combout\,
	datab => \pro0|e0|alu0|Mux12~6_combout\,
	datac => \pro0|e0|alu0|Mux12~7_combout\,
	datad => \pro0|co|c0|Equal3~4_combout\,
	combout => \pro0|e0|alu0|Mux12~8_combout\);

-- Location: LCCOMB_X23_Y16_N14
\pro0|e0|alu0|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~10_combout\ = (\pro0|e0|alu0|Mux12~9_combout\ & ((\pro0|co|c0|op[0]~5_combout\))) # (!\pro0|e0|alu0|Mux12~9_combout\ & (\pro0|e0|alu0|Mux12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~9_combout\,
	datab => \pro0|e0|alu0|Mux12~8_combout\,
	datad => \pro0|co|c0|op[0]~5_combout\,
	combout => \pro0|e0|alu0|Mux12~10_combout\);

-- Location: LCCOMB_X29_Y17_N30
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X25_Y14_N14
\pro0|co|c0|addr_a[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|addr_a[0]~2_combout\ = (\pro0|co|c0|Equal3~0_combout\ & (\pro0|co|ir\(9))) # (!\pro0|co|c0|Equal3~0_combout\ & ((\pro0|co|ir\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \pro0|co|ir\(6),
	datad => \pro0|co|c0|Equal3~0_combout\,
	combout => \pro0|co|c0|addr_a[0]~2_combout\);

-- Location: LCCOMB_X25_Y14_N0
\pro0|co|c0|addr_b[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|addr_b[0]~2_combout\ = (\pro0|co|m0|Selector1~0_combout\ & ((\pro0|co|c0|addr_b~0_combout\ & (\pro0|co|ir\(9))) # (!\pro0|co|c0|addr_b~0_combout\ & ((\pro0|co|ir\(0)))))) # (!\pro0|co|m0|Selector1~0_combout\ & (\pro0|co|ir\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(9),
	datab => \pro0|co|ir\(0),
	datac => \pro0|co|m0|Selector1~0_combout\,
	datad => \pro0|co|c0|addr_b~0_combout\,
	combout => \pro0|co|c0|addr_b[0]~2_combout\);

-- Location: LCCOMB_X24_Y12_N6
\pro0|e0|reg0|regs[7][1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[7][1]~10_combout\ = (\pro0|co|ir\(11) & (\pro0|co|ir\(9) & (\pro0|co|m0|Selector1~2_combout\ & \pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|m0|Selector1~2_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs[7][1]~10_combout\);

-- Location: LCFF_X24_Y14_N21
\pro0|e0|reg0|regs[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector14~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][1]~regout\);

-- Location: LCCOMB_X24_Y12_N26
\pro0|e0|reg0|regs[4][1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[4][1]~6_combout\ = (\pro0|co|ir\(11) & (!\pro0|co|ir\(9) & (\pro0|co|m0|Selector1~2_combout\ & !\pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|m0|Selector1~2_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs[4][1]~6_combout\);

-- Location: LCFF_X24_Y14_N29
\pro0|e0|reg0|regs[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector14~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][1]~regout\);

-- Location: LCCOMB_X24_Y14_N28
\pro0|e0|reg0|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux30~2_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[6][1]~regout\)) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[6][1]~regout\,
	datab => \pro0|co|c0|addr_b[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[4][1]~regout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux30~2_combout\);

-- Location: LCCOMB_X24_Y14_N20
\pro0|e0|reg0|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux30~3_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux30~2_combout\ & ((\pro0|e0|reg0|regs[7][1]~regout\))) # (!\pro0|e0|reg0|Mux30~2_combout\ & (\pro0|e0|reg0|regs[5][1]~regout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & 
-- (((\pro0|e0|reg0|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[5][1]~regout\,
	datab => \pro0|co|c0|addr_b[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[7][1]~regout\,
	datad => \pro0|e0|reg0|Mux30~2_combout\,
	combout => \pro0|e0|reg0|Mux30~3_combout\);

-- Location: LCCOMB_X20_Y13_N4
\pro0|e0|reg0|regs[3][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[3][1]~feeder_combout\ = \pro0|e0|Selector14~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector14~4_combout\,
	combout => \pro0|e0|reg0|regs[3][1]~feeder_combout\);

-- Location: LCFF_X20_Y13_N5
\pro0|e0|reg0|regs[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[3][1]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][1]~regout\);

-- Location: LCCOMB_X24_Y12_N28
\pro0|e0|reg0|regs[2][1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[2][1]~3_combout\ = (!\pro0|co|ir\(11) & (!\pro0|co|ir\(9) & (\pro0|co|m0|Selector1~2_combout\ & \pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|m0|Selector1~2_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs[2][1]~3_combout\);

-- Location: LCFF_X25_Y13_N9
\pro0|e0|reg0|regs[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector14~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][1]~regout\);

-- Location: LCFF_X21_Y14_N15
\pro0|e0|reg0|regs[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector14~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][1]~regout\);

-- Location: LCCOMB_X21_Y14_N8
\pro0|e0|reg0|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux30~0_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|regs[1][1]~regout\) # ((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|e0|reg0|regs[0][1]~regout\ & 
-- !\pro0|co|c0|addr_b[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[1][1]~regout\,
	datab => \pro0|e0|reg0|regs[0][1]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux30~0_combout\);

-- Location: LCCOMB_X25_Y13_N8
\pro0|e0|reg0|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux30~1_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|Mux30~0_combout\ & (\pro0|e0|reg0|regs[3][1]~regout\)) # (!\pro0|e0|reg0|Mux30~0_combout\ & ((\pro0|e0|reg0|regs[2][1]~regout\))))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & 
-- (((\pro0|e0|reg0|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[3][1]~regout\,
	datac => \pro0|e0|reg0|regs[2][1]~regout\,
	datad => \pro0|e0|reg0|Mux30~0_combout\,
	combout => \pro0|e0|reg0|Mux30~1_combout\);

-- Location: LCCOMB_X25_Y17_N12
\io|regs[8][1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[8][1]~0_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux30~3_combout\)) # (!\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|addr_b[2]~3_combout\,
	datac => \pro0|e0|reg0|Mux30~3_combout\,
	datad => \pro0|e0|reg0|Mux30~1_combout\,
	combout => \io|regs[8][1]~0_combout\);

-- Location: LCCOMB_X25_Y17_N16
\io|regs[8][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[8][1]~feeder_combout\ = \io|regs[8][1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io|regs[8][1]~0_combout\,
	combout => \io|regs[8][1]~feeder_combout\);

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(1),
	combout => \SW~combout\(1));

-- Location: LCCOMB_X30_Y14_N26
\io|process_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|process_0~2_combout\ = (!\pro0|co|ir\(2) & \pro0|co|ir\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|ir\(2),
	datad => \pro0|co|ir\(3),
	combout => \io|process_0~2_combout\);

-- Location: LCCOMB_X30_Y14_N20
\pro0|co|c0|Equal11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal11~2_combout\ = (!\pro0|co|ir\(0) & !\pro0|co|ir\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|ir\(0),
	datad => \pro0|co|ir\(1),
	combout => \pro0|co|c0|Equal11~2_combout\);

-- Location: LCCOMB_X30_Y14_N2
\io|regs[8][7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[8][7]~8_combout\ = (((!\io|process_0~4_combout\) # (!\pro0|co|c0|Equal11~2_combout\)) # (!\io|process_0~2_combout\)) # (!\io|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|process_0~1_combout\,
	datab => \io|process_0~2_combout\,
	datac => \pro0|co|c0|Equal11~2_combout\,
	datad => \io|process_0~4_combout\,
	combout => \io|regs[8][7]~8_combout\);

-- Location: LCFF_X25_Y17_N17
\io|regs[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs[8][1]~feeder_combout\,
	sdata => \SW~combout\(1),
	sload => \io|regs[8][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[8][1]~regout\);

-- Location: LCCOMB_X30_Y14_N10
\io|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|process_0~0_combout\ = (\pro0|co|ir\(0) & \pro0|co|ir\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|ir\(0),
	datad => \pro0|co|ir\(1),
	combout => \io|process_0~0_combout\);

-- Location: LCCOMB_X30_Y14_N14
\pro0|e0|Selector14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector14~1_combout\ = (\pro0|co|ir\(2) & ((\pro0|co|ir\(3)) # ((\io|regs[7][1]~regout\ & \io|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|regs[7][1]~regout\,
	datab => \pro0|co|ir\(2),
	datac => \pro0|co|ir\(3),
	datad => \io|process_0~0_combout\,
	combout => \pro0|e0|Selector14~1_combout\);

-- Location: LCCOMB_X26_Y14_N26
\pro0|e0|Selector14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector14~2_combout\ = (\pro0|co|ir\(3) & (\pro0|co|c0|Equal11~2_combout\ & (\io|regs[8][1]~regout\ & !\pro0|e0|Selector14~1_combout\))) # (!\pro0|co|ir\(3) & (((\pro0|e0|Selector14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal11~2_combout\,
	datab => \io|regs[8][1]~regout\,
	datac => \pro0|co|ir\(3),
	datad => \pro0|e0|Selector14~1_combout\,
	combout => \pro0|e0|Selector14~2_combout\);

-- Location: LCCOMB_X18_Y14_N4
\io|process_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|process_0~1_combout\ = (!\pro0|co|ir\(4) & (!\pro0|co|ir\(5) & (!\pro0|co|ir\(7) & !\pro0|co|ir\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(4),
	datab => \pro0|co|ir\(5),
	datac => \pro0|co|ir\(7),
	datad => \pro0|co|ir\(6),
	combout => \io|process_0~1_combout\);

-- Location: LCCOMB_X21_Y14_N24
\pro0|e0|Selector14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector14~3_combout\ = (\pro0|e0|Selector14~2_combout\ & \io|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|Selector14~2_combout\,
	datad => \io|process_0~1_combout\,
	combout => \pro0|e0|Selector14~3_combout\);

-- Location: LCCOMB_X21_Y14_N2
\mem0|sramContr|dataReaded[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[1]~0_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & ((\pro0|e0|alu0|Mux15~10_combout\ & (\SRAM_DQ[9]~9\)) # (!\pro0|e0|alu0|Mux15~10_combout\ & ((\SRAM_DQ[1]~1\))))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & 
-- (((\SRAM_DQ[1]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[9]~9\,
	datab => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datac => \SRAM_DQ[1]~1\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[1]~0_combout\);

-- Location: LCCOMB_X21_Y14_N28
\pro0|e0|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector14~0_combout\ = (\pro0|e0|Selector9~1_combout\ & ((\mem0|sramContr|dataReaded[1]~0_combout\) # ((\pro0|e0|Selector9~0_combout\)))) # (!\pro0|e0|Selector9~1_combout\ & (((!\pro0|e0|Selector9~0_combout\ & \pro0|e0|alu0|Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~1_combout\,
	datab => \mem0|sramContr|dataReaded[1]~0_combout\,
	datac => \pro0|e0|Selector9~0_combout\,
	datad => \pro0|e0|alu0|Mux14~9_combout\,
	combout => \pro0|e0|Selector14~0_combout\);

-- Location: LCCOMB_X21_Y14_N10
\pro0|e0|Selector14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector14~4_combout\ = (\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|Selector14~0_combout\ & ((\pro0|e0|Selector14~3_combout\))) # (!\pro0|e0|Selector14~0_combout\ & (\pro0|e0|Add0~0_combout\)))) # (!\pro0|e0|Selector9~0_combout\ & 
-- (((\pro0|e0|Selector14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~0_combout\,
	datab => \pro0|e0|Selector14~3_combout\,
	datac => \pro0|e0|Selector9~0_combout\,
	datad => \pro0|e0|Selector14~0_combout\,
	combout => \pro0|e0|Selector14~4_combout\);

-- Location: LCCOMB_X25_Y11_N20
\pro0|e0|regS|regs~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~11_combout\ = (\pro0|e0|regS|regs[4][1]~10_combout\ & (\pro0|e0|regS|Mux30~4_combout\)) # (!\pro0|e0|regS|regs[4][1]~10_combout\ & ((\pro0|e0|Selector14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|Mux30~4_combout\,
	datac => \pro0|e0|regS|regs[4][1]~10_combout\,
	datad => \pro0|e0|Selector14~4_combout\,
	combout => \pro0|e0|regS|regs~11_combout\);

-- Location: LCFF_X25_Y11_N21
\pro0|e0|regS|regs[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~11_combout\,
	ena => \pro0|e0|regS|regs[4][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[4][1]~regout\);

-- Location: LCCOMB_X26_Y11_N2
\pro0|e0|regS|regs[0][12]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs[0][12]~8_combout\ = (!\pro0|co|ir\(11) & (!\pro0|co|ir\(9) & (\pro0|co|c0|reti~combout\ & !\pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|c0|reti~combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|regS|regs[0][12]~8_combout\);

-- Location: LCCOMB_X22_Y14_N28
\pro0|e0|regS|regs~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~9_combout\ = (\pro0|e0|regS|regs[0][12]~8_combout\ & (\pro0|e0|regS|Mux30~4_combout\)) # (!\pro0|e0|regS|regs[0][12]~8_combout\ & ((\pro0|e0|Selector14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|Mux30~4_combout\,
	datac => \pro0|e0|regS|regs[0][12]~8_combout\,
	datad => \pro0|e0|Selector14~4_combout\,
	combout => \pro0|e0|regS|regs~9_combout\);

-- Location: LCFF_X22_Y14_N29
\pro0|e0|regS|regs[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~9_combout\,
	ena => \pro0|e0|regS|regs[0][12]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[0][1]~regout\);

-- Location: LCCOMB_X24_Y14_N2
\pro0|e0|reg_out[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[1]~4_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & (((\pro0|e0|regS|regs[0][1]~regout\) # (\pro0|co|c0|addr_a[2]~0_combout\)))) # (!\pro0|co|c0|sel_reg_out~combout\ & (\pro0|e0|reg0|regs[0][1]~regout\ & 
-- ((!\pro0|co|c0|addr_a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[0][1]~regout\,
	datab => \pro0|e0|regS|regs[0][1]~regout\,
	datac => \pro0|co|c0|sel_reg_out~combout\,
	datad => \pro0|co|c0|addr_a[2]~0_combout\,
	combout => \pro0|e0|reg_out[1]~4_combout\);

-- Location: LCCOMB_X24_Y14_N8
\pro0|e0|reg_out[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[1]~5_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg_out[1]~4_combout\ & ((\pro0|e0|regS|regs[4][1]~regout\))) # (!\pro0|e0|reg_out[1]~4_combout\ & (\pro0|e0|reg0|regs[4][1]~regout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ & 
-- (((\pro0|e0|reg_out[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[4][1]~regout\,
	datab => \pro0|co|c0|addr_a[2]~0_combout\,
	datac => \pro0|e0|regS|regs[4][1]~regout\,
	datad => \pro0|e0|reg_out[1]~4_combout\,
	combout => \pro0|e0|reg_out[1]~5_combout\);

-- Location: LCCOMB_X24_Y14_N22
\pro0|e0|regS|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux30~0_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|regS|regs[6][1]~regout\) # ((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|e0|regS|regs[4][1]~regout\ & 
-- !\pro0|co|c0|addr_b[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[6][1]~regout\,
	datab => \pro0|co|c0|addr_b[1]~1_combout\,
	datac => \pro0|e0|regS|regs[4][1]~regout\,
	datad => \pro0|co|c0|addr_b[0]~2_combout\,
	combout => \pro0|e0|regS|Mux30~0_combout\);

-- Location: LCCOMB_X24_Y11_N30
\pro0|e0|regS|regs~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~15_combout\ = (\pro0|e0|regS|regs[7][10]~14_combout\ & (\pro0|e0|regS|Mux30~4_combout\)) # (!\pro0|e0|regS|regs[7][10]~14_combout\ & ((\pro0|e0|Selector14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|regS|regs[7][10]~14_combout\,
	datac => \pro0|e0|regS|Mux30~4_combout\,
	datad => \pro0|e0|Selector14~4_combout\,
	combout => \pro0|e0|regS|regs~15_combout\);

-- Location: LCFF_X24_Y11_N31
\pro0|e0|regS|regs[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~15_combout\,
	ena => \pro0|e0|regS|regs[7][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[7][1]~regout\);

-- Location: LCCOMB_X24_Y14_N12
\pro0|e0|regS|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux30~1_combout\ = (\pro0|e0|regS|Mux30~0_combout\ & (((\pro0|e0|regS|regs[7][1]~regout\) # (!\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|e0|regS|Mux30~0_combout\ & (\pro0|e0|regS|regs[5][1]~regout\ & 
-- ((\pro0|co|c0|addr_b[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[5][1]~regout\,
	datab => \pro0|e0|regS|Mux30~0_combout\,
	datac => \pro0|e0|regS|regs[7][1]~regout\,
	datad => \pro0|co|c0|addr_b[0]~2_combout\,
	combout => \pro0|e0|regS|Mux30~1_combout\);

-- Location: LCCOMB_X24_Y14_N10
\pro0|e0|regS|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux30~2_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|regS|regs[1][1]~regout\) # ((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|e0|regS|regs[0][1]~regout\ & 
-- !\pro0|co|c0|addr_b[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[1][1]~regout\,
	datab => \pro0|e0|regS|regs[0][1]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|regS|Mux30~2_combout\);

-- Location: LCCOMB_X24_Y11_N28
\pro0|e0|regS|regs~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~13_combout\ = (\pro0|e0|regS|regs[3][1]~12_combout\ & (\pro0|e0|regS|Mux30~4_combout\)) # (!\pro0|e0|regS|regs[3][1]~12_combout\ & ((\pro0|e0|Selector14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[3][1]~12_combout\,
	datac => \pro0|e0|regS|Mux30~4_combout\,
	datad => \pro0|e0|Selector14~4_combout\,
	combout => \pro0|e0|regS|regs~13_combout\);

-- Location: LCFF_X24_Y11_N29
\pro0|e0|regS|regs[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~13_combout\,
	ena => \pro0|e0|regS|regs[3][1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[3][1]~regout\);

-- Location: LCCOMB_X29_Y14_N0
\pro0|e0|regS|regs~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~1_combout\ = (\pro0|e0|regS|regs[2][13]~0_combout\ & (\pro0|e0|regS|Mux30~4_combout\)) # (!\pro0|e0|regS|regs[2][13]~0_combout\ & ((\pro0|e0|Selector14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|regS|regs[2][13]~0_combout\,
	datac => \pro0|e0|regS|Mux30~4_combout\,
	datad => \pro0|e0|Selector14~4_combout\,
	combout => \pro0|e0|regS|regs~1_combout\);

-- Location: LCFF_X29_Y14_N1
\pro0|e0|regS|regs[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~1_combout\,
	ena => \pro0|e0|regS|regs[2][13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[2][1]~regout\);

-- Location: LCCOMB_X24_Y11_N18
\pro0|e0|regS|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux30~3_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|regS|Mux30~2_combout\ & (\pro0|e0|regS|regs[3][1]~regout\)) # (!\pro0|e0|regS|Mux30~2_combout\ & ((\pro0|e0|regS|regs[2][1]~regout\))))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & 
-- (\pro0|e0|regS|Mux30~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|regS|Mux30~2_combout\,
	datac => \pro0|e0|regS|regs[3][1]~regout\,
	datad => \pro0|e0|regS|regs[2][1]~regout\,
	combout => \pro0|e0|regS|Mux30~3_combout\);

-- Location: LCCOMB_X24_Y11_N24
\pro0|e0|regS|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux30~4_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|regS|Mux30~1_combout\)) # (!\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|regS|Mux30~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[2]~3_combout\,
	datab => \pro0|e0|regS|Mux30~1_combout\,
	datad => \pro0|e0|regS|Mux30~3_combout\,
	combout => \pro0|e0|regS|Mux30~4_combout\);

-- Location: LCCOMB_X26_Y14_N2
\pro0|e0|regS|regs~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~7_combout\ = (\pro0|e0|regS|regs[5][11]~6_combout\ & (\pro0|e0|regS|Mux30~4_combout\)) # (!\pro0|e0|regS|regs[5][11]~6_combout\ & ((\pro0|e0|Selector14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|regS|Mux30~4_combout\,
	datac => \pro0|e0|regS|regs[5][11]~6_combout\,
	datad => \pro0|e0|Selector14~4_combout\,
	combout => \pro0|e0|regS|regs~7_combout\);

-- Location: LCFF_X26_Y14_N3
\pro0|e0|regS|regs[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~7_combout\,
	ena => \pro0|e0|regS|regs[5][11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[5][1]~regout\);

-- Location: LCCOMB_X24_Y12_N16
\pro0|e0|reg0|regs[1][1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[1][1]~5_combout\ = (!\pro0|co|ir\(11) & (\pro0|co|ir\(9) & (\pro0|co|m0|Selector1~2_combout\ & !\pro0|co|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(11),
	datab => \pro0|co|ir\(9),
	datac => \pro0|co|m0|Selector1~2_combout\,
	datad => \pro0|co|ir\(10),
	combout => \pro0|e0|reg0|regs[1][1]~5_combout\);

-- Location: LCFF_X21_Y14_N25
\pro0|e0|reg0|regs[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector14~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][1]~regout\);

-- Location: LCCOMB_X22_Y12_N22
\pro0|e0|reg_out[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[1]~2_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg0|regs[5][1]~regout\) # ((\pro0|co|c0|sel_reg_out~combout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|e0|reg0|regs[1][1]~regout\ & 
-- !\pro0|co|c0|sel_reg_out~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[5][1]~regout\,
	datab => \pro0|e0|reg0|regs[1][1]~regout\,
	datac => \pro0|co|c0|addr_a[2]~0_combout\,
	datad => \pro0|co|c0|sel_reg_out~combout\,
	combout => \pro0|e0|reg_out[1]~2_combout\);

-- Location: LCCOMB_X24_Y14_N30
\pro0|e0|reg_out[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[1]~3_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg_out[1]~2_combout\ & ((\pro0|e0|regS|regs[5][1]~regout\))) # (!\pro0|e0|reg_out[1]~2_combout\ & (\pro0|e0|regS|regs[1][1]~regout\)))) # (!\pro0|co|c0|sel_reg_out~combout\ & 
-- (((\pro0|e0|reg_out[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[1][1]~regout\,
	datab => \pro0|e0|regS|regs[5][1]~regout\,
	datac => \pro0|co|c0|sel_reg_out~combout\,
	datad => \pro0|e0|reg_out[1]~2_combout\,
	combout => \pro0|e0|reg_out[1]~3_combout\);

-- Location: LCCOMB_X24_Y14_N14
\pro0|e0|reg_out[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[1]~6_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|co|c0|addr_a[0]~2_combout\)) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg_out[1]~3_combout\))) # (!\pro0|co|c0|addr_a[0]~2_combout\ & 
-- (\pro0|e0|reg_out[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|co|c0|addr_a[0]~2_combout\,
	datac => \pro0|e0|reg_out[1]~5_combout\,
	datad => \pro0|e0|reg_out[1]~3_combout\,
	combout => \pro0|e0|reg_out[1]~6_combout\);

-- Location: LCCOMB_X20_Y13_N6
\pro0|e0|reg_out[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[1]~7_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg0|regs[7][1]~regout\) # ((\pro0|co|c0|sel_reg_out~combout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|e0|reg0|regs[3][1]~regout\ & 
-- !\pro0|co|c0|sel_reg_out~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[7][1]~regout\,
	datab => \pro0|e0|reg0|regs[3][1]~regout\,
	datac => \pro0|co|c0|addr_a[2]~0_combout\,
	datad => \pro0|co|c0|sel_reg_out~combout\,
	combout => \pro0|e0|reg_out[1]~7_combout\);

-- Location: LCCOMB_X24_Y14_N18
\pro0|e0|reg_out[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[1]~8_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg_out[1]~7_combout\ & (\pro0|e0|regS|regs[7][1]~regout\)) # (!\pro0|e0|reg_out[1]~7_combout\ & ((\pro0|e0|regS|regs[3][1]~regout\))))) # (!\pro0|co|c0|sel_reg_out~combout\ & 
-- (((\pro0|e0|reg_out[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[7][1]~regout\,
	datab => \pro0|e0|regS|regs[3][1]~regout\,
	datac => \pro0|co|c0|sel_reg_out~combout\,
	datad => \pro0|e0|reg_out[1]~7_combout\,
	combout => \pro0|e0|reg_out[1]~8_combout\);

-- Location: LCCOMB_X24_Y14_N24
\pro0|e0|reg_out[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[1]~9_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg_out[1]~6_combout\ & ((\pro0|e0|reg_out[1]~8_combout\))) # (!\pro0|e0|reg_out[1]~6_combout\ & (\pro0|e0|reg_out[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & 
-- (((\pro0|e0|reg_out[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[1]~1_combout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg_out[1]~6_combout\,
	datad => \pro0|e0|reg_out[1]~8_combout\,
	combout => \pro0|e0|reg_out[1]~9_combout\);

-- Location: LCCOMB_X23_Y16_N24
\mem0|sramContr|dataReaded[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[2]~3_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & ((\pro0|e0|alu0|Mux15~10_combout\ & (\SRAM_DQ[10]~10\)) # (!\pro0|e0|alu0|Mux15~10_combout\ & ((\SRAM_DQ[2]~2\))))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & 
-- (((\SRAM_DQ[2]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[10]~10\,
	datab => \SRAM_DQ[2]~2\,
	datac => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[2]~3_combout\);

-- Location: LCFF_X24_Y16_N1
\pro0|e0|reg0|regs[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector13~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][2]~regout\);

-- Location: LCFF_X27_Y16_N15
\pro0|e0|reg0|regs[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector13~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][2]~regout\);

-- Location: LCCOMB_X27_Y16_N12
\pro0|e0|reg0|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux29~2_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[6][2]~regout\)) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[6][2]~regout\,
	datab => \pro0|e0|reg0|regs[4][2]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux29~2_combout\);

-- Location: LCCOMB_X24_Y16_N0
\pro0|e0|reg0|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux29~3_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux29~2_combout\ & (\pro0|e0|reg0|regs[7][2]~regout\)) # (!\pro0|e0|reg0|Mux29~2_combout\ & ((\pro0|e0|reg0|regs[5][2]~regout\))))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & 
-- (((\pro0|e0|reg0|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[7][2]~regout\,
	datab => \pro0|co|c0|addr_b[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[5][2]~regout\,
	datad => \pro0|e0|reg0|Mux29~2_combout\,
	combout => \pro0|e0|reg0|Mux29~3_combout\);

-- Location: LCCOMB_X24_Y17_N28
\io|regs[7][2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[7][2]~6_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux29~3_combout\))) # (!\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux29~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|Mux29~1_combout\,
	datab => \pro0|co|c0|addr_b[2]~3_combout\,
	datad => \pro0|e0|reg0|Mux29~3_combout\,
	combout => \io|regs[7][2]~6_combout\);

-- Location: LCCOMB_X25_Y13_N0
\pro0|co|c0|immed[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|immed[2]~3_combout\ = (\pro0|co|ir\(2)) # ((\pro0|co|c0|Equal3~1_combout\ & (!\pro0|co|c0|Equal11~1_combout\ & \pro0|co|c0|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal3~1_combout\,
	datab => \pro0|co|ir\(2),
	datac => \pro0|co|c0|Equal11~1_combout\,
	datad => \pro0|co|c0|Equal10~1_combout\,
	combout => \pro0|co|c0|immed[2]~3_combout\);

-- Location: LCCOMB_X25_Y17_N0
\pro0|e0|y[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[2]~4_combout\ = (!\pro0|co|c0|Rb_N~combout\ & ((\pro0|co|c0|immed_x2~0_combout\ & ((\pro0|co|c0|immed[1]~0_combout\))) # (!\pro0|co|c0|immed_x2~0_combout\ & (\pro0|co|c0|immed[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|co|c0|immed_x2~0_combout\,
	datac => \pro0|co|c0|immed[2]~3_combout\,
	datad => \pro0|co|c0|immed[1]~0_combout\,
	combout => \pro0|e0|y[2]~4_combout\);

-- Location: LCCOMB_X23_Y16_N2
\pro0|e0|alu0|output~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|output~1_combout\ = (\pro0|e0|reg_out[2]~35_combout\ & ((\pro0|e0|y[2]~4_combout\) # ((\pro0|co|c0|Rb_N~combout\ & \io|regs[7][2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \io|regs[7][2]~6_combout\,
	datac => \pro0|e0|reg_out[2]~35_combout\,
	datad => \pro0|e0|y[2]~4_combout\,
	combout => \pro0|e0|alu0|output~1_combout\);

-- Location: LCCOMB_X22_Y16_N12
\pro0|e0|alu0|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~11_combout\ = (\pro0|e0|alu0|Mux4~5_combout\ & ((\pro0|co|c0|op[1]~9_combout\ & (!\pro0|co|c0|op[2]~7_combout\)) # (!\pro0|co|c0|op[1]~9_combout\ & ((\pro0|e0|alu0|Mux4~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~5_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|co|c0|op[1]~9_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux12~11_combout\);

-- Location: LCFF_X26_Y11_N15
\pro0|e0|regS|regs[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|regS|Mux21~4_combout\,
	sload => VCC,
	ena => \pro0|e0|regS|regs[0][12]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[0][10]~regout\);

-- Location: LCCOMB_X26_Y11_N26
\pro0|e0|regS|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux21~2_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|regS|regs[1][10]~regout\)) # 
-- (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|regS|regs[0][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[1][10]~regout\,
	datab => \pro0|co|c0|addr_b[1]~1_combout\,
	datac => \pro0|e0|regS|regs[0][10]~regout\,
	datad => \pro0|co|c0|addr_b[0]~2_combout\,
	combout => \pro0|e0|regS|Mux21~2_combout\);

-- Location: LCCOMB_X24_Y11_N6
\pro0|e0|regS|regs[3][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs[3][10]~feeder_combout\ = \pro0|e0|regS|Mux21~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|regS|Mux21~4_combout\,
	combout => \pro0|e0|regS|regs[3][10]~feeder_combout\);

-- Location: LCFF_X24_Y11_N7
\pro0|e0|regS|regs[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs[3][10]~feeder_combout\,
	ena => \pro0|e0|regS|regs[3][1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[3][10]~regout\);

-- Location: LCCOMB_X24_Y11_N26
\pro0|e0|regS|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux21~3_combout\ = (\pro0|e0|regS|Mux21~2_combout\ & (((\pro0|e0|regS|regs[3][10]~regout\) # (!\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|e0|regS|Mux21~2_combout\ & (\pro0|e0|regS|regs[2][10]~regout\ & 
-- (\pro0|co|c0|addr_b[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[2][10]~regout\,
	datab => \pro0|e0|regS|Mux21~2_combout\,
	datac => \pro0|co|c0|addr_b[1]~1_combout\,
	datad => \pro0|e0|regS|regs[3][10]~regout\,
	combout => \pro0|e0|regS|Mux21~3_combout\);

-- Location: LCCOMB_X24_Y11_N12
\pro0|e0|regS|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux21~4_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|regS|Mux21~1_combout\)) # (!\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|regS|Mux21~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|Mux21~1_combout\,
	datab => \pro0|e0|regS|Mux21~3_combout\,
	datad => \pro0|co|c0|addr_b[2]~3_combout\,
	combout => \pro0|e0|regS|Mux21~4_combout\);

-- Location: LCFF_X26_Y14_N13
\pro0|e0|regS|regs[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|regS|Mux21~4_combout\,
	sload => VCC,
	ena => \pro0|e0|regS|regs[1][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[1][10]~regout\);

-- Location: LCCOMB_X25_Y11_N14
\pro0|e0|reg_out[15]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[15]~20_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|regS|regs[1][10]~regout\))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|e0|regS|regs[0][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[0][10]~regout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|regS|regs[1][10]~regout\,
	datad => \pro0|co|c0|addr_a[0]~2_combout\,
	combout => \pro0|e0|reg_out[15]~20_combout\);

-- Location: LCCOMB_X27_Y11_N8
\pro0|e0|regS|regs[2][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs[2][10]~feeder_combout\ = \pro0|e0|regS|Mux21~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|regS|Mux21~4_combout\,
	combout => \pro0|e0|regS|regs[2][10]~feeder_combout\);

-- Location: LCFF_X27_Y11_N9
\pro0|e0|regS|regs[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs[2][10]~feeder_combout\,
	ena => \pro0|e0|regS|regs[2][13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[2][10]~regout\);

-- Location: LCCOMB_X24_Y11_N16
\pro0|e0|reg_out[15]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[15]~21_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg_out[15]~20_combout\ & (\pro0|e0|regS|regs[3][10]~regout\)) # (!\pro0|e0|reg_out[15]~20_combout\ & ((\pro0|e0|regS|regs[2][10]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg_out[15]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[3][10]~regout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg_out[15]~20_combout\,
	datad => \pro0|e0|regS|regs[2][10]~regout\,
	combout => \pro0|e0|reg_out[15]~21_combout\);

-- Location: LCFF_X24_Y13_N29
\pro0|e0|reg0|regs[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector12~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][3]~regout\);

-- Location: LCCOMB_X23_Y13_N0
\pro0|e0|reg_out[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[3]~38_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg0|regs[1][3]~regout\) # ((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|e0|reg0|regs[0][3]~regout\ & 
-- !\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[1][3]~regout\,
	datab => \pro0|e0|reg0|regs[0][3]~regout\,
	datac => \pro0|co|c0|addr_a[0]~2_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg_out[3]~38_combout\);

-- Location: LCCOMB_X23_Y13_N2
\pro0|e0|reg_out[3]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[3]~39_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg_out[3]~38_combout\ & (\pro0|e0|reg0|regs[3][3]~regout\)) # (!\pro0|e0|reg_out[3]~38_combout\ & ((\pro0|e0|reg0|regs[2][3]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg_out[3]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[3][3]~regout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[2][3]~regout\,
	datad => \pro0|e0|reg_out[3]~38_combout\,
	combout => \pro0|e0|reg_out[3]~39_combout\);

-- Location: LCCOMB_X23_Y13_N14
\pro0|e0|reg_out[3]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[3]~40_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & (\pro0|co|c0|sel_reg_out~combout\)) # (!\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|co|c0|sel_reg_out~combout\ & (\pro0|e0|reg_out[15]~21_combout\)) # (!\pro0|co|c0|sel_reg_out~combout\ 
-- & ((\pro0|e0|reg_out[3]~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~0_combout\,
	datab => \pro0|co|c0|sel_reg_out~combout\,
	datac => \pro0|e0|reg_out[15]~21_combout\,
	datad => \pro0|e0|reg_out[3]~39_combout\,
	combout => \pro0|e0|reg_out[3]~40_combout\);

-- Location: LCFF_X23_Y14_N31
\pro0|e0|reg0|regs[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector12~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][3]~regout\);

-- Location: LCCOMB_X23_Y14_N18
\pro0|e0|reg_out[3]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[3]~36_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs[6][3]~regout\))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[4][3]~regout\,
	datab => \pro0|e0|reg0|regs[6][3]~regout\,
	datac => \pro0|co|c0|addr_a[0]~2_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg_out[3]~36_combout\);

-- Location: LCFF_X24_Y12_N19
\pro0|e0|reg0|regs[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector12~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][3]~regout\);

-- Location: LCFF_X24_Y12_N13
\pro0|e0|reg0|regs[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector12~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][3]~regout\);

-- Location: LCCOMB_X24_Y12_N18
\pro0|e0|reg_out[3]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[3]~37_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg_out[3]~36_combout\ & (\pro0|e0|reg0|regs[7][3]~regout\)) # (!\pro0|e0|reg_out[3]~36_combout\ & ((\pro0|e0|reg0|regs[5][3]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|e0|reg_out[3]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~2_combout\,
	datab => \pro0|e0|reg_out[3]~36_combout\,
	datac => \pro0|e0|reg0|regs[7][3]~regout\,
	datad => \pro0|e0|reg0|regs[5][3]~regout\,
	combout => \pro0|e0|reg_out[3]~37_combout\);

-- Location: LCFF_X29_Y14_N11
\pro0|e0|regS|regs[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|regS|Mux21~4_combout\,
	sload => VCC,
	ena => \pro0|e0|regS|regs[7][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[7][10]~regout\);

-- Location: LCFF_X25_Y11_N3
\pro0|e0|regS|regs[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|regS|Mux21~4_combout\,
	sload => VCC,
	ena => \pro0|e0|regS|regs[4][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[4][10]~regout\);

-- Location: LCCOMB_X25_Y11_N8
\pro0|e0|reg_out[15]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[15]~27_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|regS|regs[6][10]~regout\) # ((\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|regS|regs[4][10]~regout\ & 
-- !\pro0|co|c0|addr_a[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[6][10]~regout\,
	datab => \pro0|e0|regS|regs[4][10]~regout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|co|c0|addr_a[0]~2_combout\,
	combout => \pro0|e0|reg_out[15]~27_combout\);

-- Location: LCCOMB_X26_Y14_N0
\pro0|e0|reg_out[15]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[15]~28_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg_out[15]~27_combout\ & ((\pro0|e0|regS|regs[7][10]~regout\))) # (!\pro0|e0|reg_out[15]~27_combout\ & (\pro0|e0|regS|regs[5][10]~regout\)))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|e0|reg_out[15]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[5][10]~regout\,
	datab => \pro0|co|c0|addr_a[0]~2_combout\,
	datac => \pro0|e0|regS|regs[7][10]~regout\,
	datad => \pro0|e0|reg_out[15]~27_combout\,
	combout => \pro0|e0|reg_out[15]~28_combout\);

-- Location: LCCOMB_X23_Y13_N8
\pro0|e0|reg_out[3]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[3]~41_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg_out[3]~40_combout\ & ((\pro0|e0|reg_out[15]~28_combout\))) # (!\pro0|e0|reg_out[3]~40_combout\ & (\pro0|e0|reg_out[3]~37_combout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ 
-- & (\pro0|e0|reg_out[3]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~0_combout\,
	datab => \pro0|e0|reg_out[3]~40_combout\,
	datac => \pro0|e0|reg_out[3]~37_combout\,
	datad => \pro0|e0|reg_out[15]~28_combout\,
	combout => \pro0|e0|reg_out[3]~41_combout\);

-- Location: LCCOMB_X25_Y19_N4
\pro0|e0|reg0|regs[7][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[7][4]~feeder_combout\ = \pro0|e0|Selector11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector11~4_combout\,
	combout => \pro0|e0|reg0|regs[7][4]~feeder_combout\);

-- Location: LCFF_X25_Y19_N5
\pro0|e0|reg0|regs[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[7][4]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][4]~regout\);

-- Location: LCCOMB_X25_Y15_N0
\pro0|e0|reg0|regs[6][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[6][4]~feeder_combout\ = \pro0|e0|Selector11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector11~4_combout\,
	combout => \pro0|e0|reg0|regs[6][4]~feeder_combout\);

-- Location: LCFF_X25_Y15_N1
\pro0|e0|reg0|regs[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[6][4]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][4]~regout\);

-- Location: LCCOMB_X25_Y19_N16
\pro0|e0|reg0|regs[4][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[4][4]~feeder_combout\ = \pro0|e0|Selector11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector11~4_combout\,
	combout => \pro0|e0|reg0|regs[4][4]~feeder_combout\);

-- Location: LCFF_X25_Y19_N17
\pro0|e0|reg0|regs[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[4][4]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][4]~regout\);

-- Location: LCCOMB_X25_Y15_N8
\pro0|e0|reg_out[4]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[4]~42_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs[6][4]~regout\)) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~2_combout\,
	datab => \pro0|e0|reg0|regs[6][4]~regout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|e0|reg0|regs[4][4]~regout\,
	combout => \pro0|e0|reg_out[4]~42_combout\);

-- Location: LCCOMB_X25_Y19_N14
\pro0|e0|reg_out[4]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[4]~43_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg_out[4]~42_combout\ & ((\pro0|e0|reg0|regs[7][4]~regout\))) # (!\pro0|e0|reg_out[4]~42_combout\ & (\pro0|e0|reg0|regs[5][4]~regout\)))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|e0|reg_out[4]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[5][4]~regout\,
	datab => \pro0|e0|reg0|regs[7][4]~regout\,
	datac => \pro0|co|c0|addr_a[0]~2_combout\,
	datad => \pro0|e0|reg_out[4]~42_combout\,
	combout => \pro0|e0|reg_out[4]~43_combout\);

-- Location: LCFF_X24_Y13_N19
\pro0|e0|reg0|regs[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector11~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][4]~regout\);

-- Location: LCFF_X24_Y13_N1
\pro0|e0|reg0|regs[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector11~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][4]~regout\);

-- Location: LCFF_X24_Y15_N11
\pro0|e0|reg0|regs[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector11~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][4]~regout\);

-- Location: LCCOMB_X24_Y15_N24
\pro0|e0|reg_out[4]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[4]~44_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg0|regs[1][4]~regout\))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|e0|reg0|regs[0][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[0][4]~regout\,
	datac => \pro0|e0|reg0|regs[1][4]~regout\,
	datad => \pro0|co|c0|addr_a[0]~2_combout\,
	combout => \pro0|e0|reg_out[4]~44_combout\);

-- Location: LCCOMB_X24_Y19_N14
\pro0|e0|reg_out[4]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[4]~45_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg_out[4]~44_combout\ & (\pro0|e0|reg0|regs[3][4]~regout\)) # (!\pro0|e0|reg_out[4]~44_combout\ & ((\pro0|e0|reg0|regs[2][4]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg_out[4]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[3][4]~regout\,
	datac => \pro0|e0|reg0|regs[2][4]~regout\,
	datad => \pro0|e0|reg_out[4]~44_combout\,
	combout => \pro0|e0|reg_out[4]~45_combout\);

-- Location: LCCOMB_X25_Y19_N28
\pro0|e0|reg_out[4]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[4]~46_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & (\pro0|co|c0|addr_a[2]~0_combout\)) # (!\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|co|c0|addr_a[2]~0_combout\ & (\pro0|e0|reg_out[4]~43_combout\)) # (!\pro0|co|c0|addr_a[2]~0_combout\ & 
-- ((\pro0|e0|reg_out[4]~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sel_reg_out~combout\,
	datab => \pro0|co|c0|addr_a[2]~0_combout\,
	datac => \pro0|e0|reg_out[4]~43_combout\,
	datad => \pro0|e0|reg_out[4]~45_combout\,
	combout => \pro0|e0|reg_out[4]~46_combout\);

-- Location: LCCOMB_X25_Y19_N18
\pro0|e0|reg_out[4]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[4]~47_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg_out[4]~46_combout\ & (\pro0|e0|reg_out[15]~28_combout\)) # (!\pro0|e0|reg_out[4]~46_combout\ & ((\pro0|e0|reg_out[15]~21_combout\))))) # 
-- (!\pro0|co|c0|sel_reg_out~combout\ & (\pro0|e0|reg_out[4]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sel_reg_out~combout\,
	datab => \pro0|e0|reg_out[4]~46_combout\,
	datac => \pro0|e0|reg_out[15]~28_combout\,
	datad => \pro0|e0|reg_out[15]~21_combout\,
	combout => \pro0|e0|reg_out[4]~47_combout\);

-- Location: LCFF_X24_Y19_N1
\pro0|e0|reg0|regs[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector10~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][5]~regout\);

-- Location: LCCOMB_X24_Y13_N30
\pro0|e0|reg0|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux26~1_combout\ = (\pro0|e0|reg0|Mux26~0_combout\ & (((\pro0|e0|reg0|regs[3][5]~regout\) # (!\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|e0|reg0|Mux26~0_combout\ & (\pro0|e0|reg0|regs[2][5]~regout\ & 
-- ((\pro0|co|c0|addr_b[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|Mux26~0_combout\,
	datab => \pro0|e0|reg0|regs[2][5]~regout\,
	datac => \pro0|e0|reg0|regs[3][5]~regout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux26~1_combout\);

-- Location: LCCOMB_X25_Y19_N8
\pro0|e0|reg0|regs[7][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[7][5]~feeder_combout\ = \pro0|e0|Selector10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector10~4_combout\,
	combout => \pro0|e0|reg0|regs[7][5]~feeder_combout\);

-- Location: LCFF_X25_Y19_N9
\pro0|e0|reg0|regs[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[7][5]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][5]~regout\);

-- Location: LCCOMB_X25_Y15_N22
\pro0|e0|reg0|regs[6][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[6][5]~feeder_combout\ = \pro0|e0|Selector10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector10~4_combout\,
	combout => \pro0|e0|reg0|regs[6][5]~feeder_combout\);

-- Location: LCFF_X25_Y15_N23
\pro0|e0|reg0|regs[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[6][5]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][5]~regout\);

-- Location: LCFF_X26_Y15_N25
\pro0|e0|reg0|regs[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector10~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][5]~regout\);

-- Location: LCCOMB_X26_Y15_N24
\pro0|e0|reg0|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux26~2_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[6][5]~regout\)) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[0]~2_combout\,
	datab => \pro0|e0|reg0|regs[6][5]~regout\,
	datac => \pro0|e0|reg0|regs[4][5]~regout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux26~2_combout\);

-- Location: LCCOMB_X27_Y15_N22
\pro0|e0|reg0|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux26~3_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux26~2_combout\ & ((\pro0|e0|reg0|regs[7][5]~regout\))) # (!\pro0|e0|reg0|Mux26~2_combout\ & (\pro0|e0|reg0|regs[5][5]~regout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & 
-- (((\pro0|e0|reg0|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[5][5]~regout\,
	datab => \pro0|e0|reg0|regs[7][5]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|e0|reg0|Mux26~2_combout\,
	combout => \pro0|e0|reg0|Mux26~3_combout\);

-- Location: LCCOMB_X24_Y17_N10
\io|regs[8][5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[8][5]~3_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux26~3_combout\))) # (!\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux26~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|addr_b[2]~3_combout\,
	datac => \pro0|e0|reg0|Mux26~1_combout\,
	datad => \pro0|e0|reg0|Mux26~3_combout\,
	combout => \io|regs[8][5]~3_combout\);

-- Location: LCCOMB_X26_Y17_N22
\io|regs[8][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[8][5]~feeder_combout\ = \io|regs[8][5]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io|regs[8][5]~3_combout\,
	combout => \io|regs[8][5]~feeder_combout\);

-- Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(5),
	combout => \SW~combout\(5));

-- Location: LCFF_X26_Y17_N23
\io|regs[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs[8][5]~feeder_combout\,
	sdata => \SW~combout\(5),
	sload => \io|regs[8][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[8][5]~regout\);

-- Location: LCCOMB_X26_Y17_N24
\pro0|e0|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector10~1_combout\ = (\pro0|co|ir\(1) & (((\pro0|co|ir\(0))))) # (!\pro0|co|ir\(1) & (\io|process_0~2_combout\ & (\io|regs[8][5]~regout\ & !\pro0|co|ir\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|process_0~2_combout\,
	datab => \io|regs[8][5]~regout\,
	datac => \pro0|co|ir\(1),
	datad => \pro0|co|ir\(0),
	combout => \pro0|e0|Selector10~1_combout\);

-- Location: LCCOMB_X18_Y14_N12
\io|regs[7][1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[7][1]~9_combout\ = (\io|process_0~0_combout\ & (\io|process_0~1_combout\ & (\io|process_0~4_combout\ & \pro0|co|c0|reti~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|process_0~0_combout\,
	datab => \io|process_0~1_combout\,
	datac => \io|process_0~4_combout\,
	datad => \pro0|co|c0|reti~0_combout\,
	combout => \io|regs[7][1]~9_combout\);

-- Location: LCFF_X24_Y17_N11
\io|regs[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs[8][5]~3_combout\,
	ena => \io|regs[7][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[7][5]~regout\);

-- Location: LCCOMB_X18_Y14_N18
\pro0|e0|Selector10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector10~2_combout\ = (\pro0|e0|Selector10~1_combout\ & (((\pro0|co|c0|reti~0_combout\ & \io|regs[7][5]~regout\)) # (!\pro0|co|ir\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(1),
	datab => \pro0|co|c0|reti~0_combout\,
	datac => \pro0|e0|Selector10~1_combout\,
	datad => \io|regs[7][5]~regout\,
	combout => \pro0|e0|Selector10~2_combout\);

-- Location: LCCOMB_X18_Y14_N0
\pro0|e0|Selector10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector10~3_combout\ = (\io|process_0~1_combout\ & \pro0|e0|Selector10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io|process_0~1_combout\,
	datad => \pro0|e0|Selector10~2_combout\,
	combout => \pro0|e0|Selector10~3_combout\);

-- Location: LCCOMB_X21_Y13_N4
\pro0|co|c0|Equal15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal15~2_combout\ = (((!\pro0|co|ir\(6)) # (!\pro0|co|ir\(5))) # (!\pro0|co|ir\(8))) # (!\pro0|co|ir\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(7),
	datab => \pro0|co|ir\(8),
	datac => \pro0|co|ir\(5),
	datad => \pro0|co|ir\(6),
	combout => \pro0|co|c0|Equal15~2_combout\);

-- Location: LCCOMB_X26_Y12_N14
\pro0|co|c0|Equal15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal15~3_combout\ = (((!\pro0|co|ir\(13)) # (!\pro0|co|ir\(14))) # (!\pro0|co|ir\(15))) # (!\pro0|co|ir\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(12),
	datab => \pro0|co|ir\(15),
	datac => \pro0|co|ir\(14),
	datad => \pro0|co|ir\(13),
	combout => \pro0|co|c0|Equal15~3_combout\);

-- Location: LCCOMB_X16_Y15_N26
\pro0|co|booted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|booted~0_combout\ = (\SW~combout\(9)) # (\pro0|co|booted~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW~combout\(9),
	datac => \pro0|co|booted~regout\,
	combout => \pro0|co|booted~0_combout\);

-- Location: LCFF_X16_Y15_N27
\pro0|co|booted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|booted~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|booted~regout\);

-- Location: LCCOMB_X16_Y15_N0
\pro0|co|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|process_0~0_combout\ = (\pro0|co|booted~regout\ & \pro0|co|m0|state.DEMW~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|booted~regout\,
	datac => \pro0|co|m0|state.DEMW~regout\,
	combout => \pro0|co|process_0~0_combout\);

-- Location: LCCOMB_X16_Y15_N2
\pro0|co|process_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|process_0~1_combout\ = ((!\pro0|co|c0|Equal15~1_combout\ & (!\pro0|co|c0|Equal15~2_combout\ & !\pro0|co|c0|Equal15~3_combout\))) # (!\pro0|co|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal15~1_combout\,
	datab => \pro0|co|c0|Equal15~2_combout\,
	datac => \pro0|co|c0|Equal15~3_combout\,
	datad => \pro0|co|process_0~0_combout\,
	combout => \pro0|co|process_0~1_combout\);

-- Location: LCCOMB_X22_Y14_N0
\pro0|co|c0|sequencing_mode.RELATIVE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|sequencing_mode.RELATIVE~0_combout\ = (\pro0|co|c0|sequencing_mode~1_combout\ & \pro0|co|c0|Equal3~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|co|c0|sequencing_mode~1_combout\,
	datad => \pro0|co|c0|Equal3~3_combout\,
	combout => \pro0|co|c0|sequencing_mode.RELATIVE~0_combout\);

-- Location: LCCOMB_X27_Y15_N26
\pro0|co|c0|sequencing_mode~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|sequencing_mode~2_combout\ = (\pro0|co|c0|reti~combout\) # ((\pro0|co|c0|sequencing_mode~1_combout\ & \pro0|co|c0|Equal3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sequencing_mode~1_combout\,
	datab => \pro0|co|c0|reti~combout\,
	datad => \pro0|co|c0|Equal3~2_combout\,
	combout => \pro0|co|c0|sequencing_mode~2_combout\);

-- Location: LCCOMB_X16_Y15_N10
\pro0|co|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~20_combout\ = (!\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|co|c0|sequencing_mode.RELATIVE~0_combout\ & (\pro0|co|Add1~18_combout\)) # (!\pro0|co|c0|sequencing_mode.RELATIVE~0_combout\ & ((\pro0|e0|Add0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|Add1~18_combout\,
	datab => \pro0|co|c0|sequencing_mode.RELATIVE~0_combout\,
	datac => \pro0|co|c0|sequencing_mode~2_combout\,
	datad => \pro0|e0|Add0~8_combout\,
	combout => \pro0|co|Add1~20_combout\);

-- Location: LCCOMB_X25_Y13_N14
\pro0|co|c0|immed[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|immed[4]~5_combout\ = (\pro0|co|ir\(4)) # ((\pro0|co|c0|Equal3~1_combout\ & (!\pro0|co|c0|Equal11~1_combout\ & \pro0|co|c0|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(4),
	datab => \pro0|co|c0|Equal3~1_combout\,
	datac => \pro0|co|c0|Equal11~1_combout\,
	datad => \pro0|co|c0|Equal10~1_combout\,
	combout => \pro0|co|c0|immed[4]~5_combout\);

-- Location: LCCOMB_X24_Y17_N14
\pro0|co|c0|Rb_N\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Rb_N~combout\ = (\pro0|co|c0|Equal3~2_combout\) # ((\pro0|co|c0|Equal3~3_combout\) # (!\pro0|co|c0|op~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal3~2_combout\,
	datab => \pro0|co|c0|op~0_combout\,
	datad => \pro0|co|c0|Equal3~3_combout\,
	combout => \pro0|co|c0|Rb_N~combout\);

-- Location: LCCOMB_X25_Y13_N26
\pro0|e0|y[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[5]~10_combout\ = (!\pro0|co|c0|Rb_N~combout\ & ((\pro0|co|c0|immed_x2~0_combout\ & ((\pro0|co|c0|immed[4]~5_combout\))) # (!\pro0|co|c0|immed_x2~0_combout\ & (\pro0|co|c0|immed[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[5]~6_combout\,
	datab => \pro0|co|c0|immed_x2~0_combout\,
	datac => \pro0|co|c0|immed[4]~5_combout\,
	datad => \pro0|co|c0|Rb_N~combout\,
	combout => \pro0|e0|y[5]~10_combout\);

-- Location: LCCOMB_X24_Y17_N6
\pro0|e0|y[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[5]~11_combout\ = (\pro0|e0|y[5]~10_combout\) # ((\pro0|co|c0|Rb_N~combout\ & \io|regs[8][5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|e0|y[5]~10_combout\,
	datad => \io|regs[8][5]~3_combout\,
	combout => \pro0|e0|y[5]~11_combout\);

-- Location: LCCOMB_X25_Y17_N18
\pro0|e0|y[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[1]~0_combout\ = (!\pro0|co|c0|Rb_N~combout\ & ((\pro0|co|c0|immed_x2~0_combout\ & (\pro0|co|ir\(0))) # (!\pro0|co|c0|immed_x2~0_combout\ & ((\pro0|co|c0|immed[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|co|c0|immed_x2~0_combout\,
	datac => \pro0|co|ir\(0),
	datad => \pro0|co|c0|immed[1]~0_combout\,
	combout => \pro0|e0|y[1]~0_combout\);

-- Location: LCCOMB_X25_Y17_N20
\pro0|e0|y[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[1]~1_combout\ = (\pro0|e0|y[1]~0_combout\) # ((\pro0|co|c0|Rb_N~combout\ & \io|regs[8][1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|e0|y[1]~0_combout\,
	datad => \io|regs[8][1]~0_combout\,
	combout => \pro0|e0|y[1]~1_combout\);

-- Location: LCCOMB_X25_Y20_N28
\pro0|e0|alu0|Add2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~3_combout\ = \pro0|e0|y[1]~1_combout\ $ (((\pro0|e0|y[0]~2_combout\ & \pro0|e0|y[4]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|e0|y[4]~9_combout\,
	datad => \pro0|e0|y[1]~1_combout\,
	combout => \pro0|e0|alu0|Add2~3_combout\);

-- Location: LCFF_X25_Y15_N15
\pro0|e0|reg0|regs[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector6~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][9]~regout\);

-- Location: LCFF_X24_Y15_N5
\pro0|e0|reg0|regs[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector6~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][9]~regout\);

-- Location: LCFF_X24_Y13_N15
\pro0|e0|reg0|regs[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector6~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][9]~regout\);

-- Location: LCCOMB_X24_Y13_N14
\pro0|e0|reg0|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux22~2_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|reg0|regs[1][9]~regout\)) # 
-- (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|regs[0][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[1][9]~regout\,
	datac => \pro0|e0|reg0|regs[0][9]~regout\,
	datad => \pro0|co|c0|addr_b[0]~2_combout\,
	combout => \pro0|e0|reg0|Mux22~2_combout\);

-- Location: LCCOMB_X25_Y15_N14
\pro0|e0|reg0|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux22~3_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|Mux22~2_combout\ & ((\pro0|e0|reg0|regs[3][9]~regout\))) # (!\pro0|e0|reg0|Mux22~2_combout\ & (\pro0|e0|reg0|regs[2][9]~regout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & 
-- (((\pro0|e0|reg0|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[2][9]~regout\,
	datab => \pro0|co|c0|addr_b[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[3][9]~regout\,
	datad => \pro0|e0|reg0|Mux22~2_combout\,
	combout => \pro0|e0|reg0|Mux22~3_combout\);

-- Location: LCFF_X24_Y12_N23
\pro0|e0|reg0|regs[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector6~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][9]~regout\);

-- Location: LCFF_X25_Y15_N21
\pro0|e0|reg0|regs[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector6~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][9]~regout\);

-- Location: LCFF_X26_Y12_N27
\pro0|e0|reg0|regs[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector6~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][9]~regout\);

-- Location: LCCOMB_X26_Y12_N26
\pro0|e0|reg0|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux22~0_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[6][9]~regout\)) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[0]~2_combout\,
	datab => \pro0|e0|reg0|regs[6][9]~regout\,
	datac => \pro0|e0|reg0|regs[4][9]~regout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux22~0_combout\);

-- Location: LCCOMB_X24_Y12_N22
\pro0|e0|reg0|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux22~1_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux22~0_combout\ & ((\pro0|e0|reg0|regs[7][9]~regout\))) # (!\pro0|e0|reg0|Mux22~0_combout\ & (\pro0|e0|reg0|regs[5][9]~regout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & 
-- (((\pro0|e0|reg0|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[5][9]~regout\,
	datab => \pro0|co|c0|addr_b[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[7][9]~regout\,
	datad => \pro0|e0|reg0|Mux22~0_combout\,
	combout => \pro0|e0|reg0|Mux22~1_combout\);

-- Location: LCCOMB_X23_Y17_N22
\pro0|e0|reg0|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux22~4_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux22~1_combout\))) # (!\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux22~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[2]~3_combout\,
	datac => \pro0|e0|reg0|Mux22~3_combout\,
	datad => \pro0|e0|reg0|Mux22~1_combout\,
	combout => \pro0|e0|reg0|Mux22~4_combout\);

-- Location: LCCOMB_X23_Y17_N4
\io|regs_rtl_0_bypass[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs_rtl_0_bypass[24]~feeder_combout\ = \pro0|e0|reg0|Mux22~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|reg0|Mux22~4_combout\,
	combout => \io|regs_rtl_0_bypass[24]~feeder_combout\);

-- Location: LCFF_X23_Y17_N5
\io|regs_rtl_0_bypass[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(24));

-- Location: LCFF_X25_Y13_N17
\io|regs_rtl_0_bypass[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|reg0|Mux18~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(20));

-- Location: LCFF_X22_Y13_N29
\io|regs_rtl_0_bypass[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|Mux20~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(22));

-- Location: LCCOMB_X23_Y14_N16
\mem0|sramContr|dataReaded[11]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[11]~15_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & (((\SRAM_DQ[15]~15\ & \pro0|e0|alu0|Mux15~10_combout\)))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & (\SRAM_DQ[11]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[11]~11\,
	datab => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datac => \SRAM_DQ[15]~15\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[11]~15_combout\);

-- Location: LCCOMB_X23_Y12_N6
\mem0|sramContr|SRAM_UB_N~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_UB_N~3_combout\ = ((\pro0|e0|alu0|Mux15~10_combout\) # (!\pro0|co|c0|word_byte~0_combout\)) # (!\pro0|co|m0|state.DEMW~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state.DEMW~regout\,
	datab => \pro0|co|c0|word_byte~0_combout\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|SRAM_UB_N~3_combout\);

-- Location: LCCOMB_X23_Y14_N14
\mem0|sramContr|dataReaded[11]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[11]~16_combout\ = (\mem0|sramContr|dataReaded[11]~15_combout\) # ((\SRAM_DQ[7]~7\ & !\mem0|sramContr|SRAM_UB_N~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[7]~7\,
	datac => \mem0|sramContr|dataReaded[11]~15_combout\,
	datad => \mem0|sramContr|SRAM_UB_N~3_combout\,
	combout => \mem0|sramContr|dataReaded[11]~16_combout\);

-- Location: LCCOMB_X22_Y14_N8
\pro0|co|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~44_combout\ = (\pro0|co|c0|Equal3~3_combout\ & ((\pro0|co|c0|sequencing_mode~1_combout\ & (\pro0|co|Add1~42_combout\)) # (!\pro0|co|c0|sequencing_mode~1_combout\ & ((\pro0|e0|Add0~20_combout\))))) # (!\pro0|co|c0|Equal3~3_combout\ & 
-- (((\pro0|e0|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|Add1~42_combout\,
	datab => \pro0|co|c0|Equal3~3_combout\,
	datac => \pro0|e0|Add0~20_combout\,
	datad => \pro0|co|c0|sequencing_mode~1_combout\,
	combout => \pro0|co|Add1~44_combout\);

-- Location: LCCOMB_X27_Y15_N28
\pro0|e0|alu0|Mux12~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~33_combout\ = (\pro0|co|c0|op[2]~7_combout\) # (!\pro0|co|c0|op[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux12~33_combout\);

-- Location: LCCOMB_X29_Y18_N28
\pro0|e0|alu0|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~16_combout\ = (!\pro0|e0|alu0|Mux4~5_combout\ & (\pro0|e0|alu0|Mux4~4_combout\ & ((!\pro0|e0|alu0|Mux12~33_combout\) # (!\pro0|co|c0|op[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[1]~9_combout\,
	datab => \pro0|e0|alu0|Mux12~33_combout\,
	datac => \pro0|e0|alu0|Mux4~5_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux4~16_combout\);

-- Location: LCCOMB_X25_Y20_N24
\pro0|e0|alu0|ShiftRight1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~26_combout\ = (!\pro0|e0|y[1]~0_combout\ & (!\pro0|e0|y[0]~2_combout\ & ((!\io|regs[8][1]~0_combout\) # (!\pro0|co|c0|Rb_N~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|e0|y[1]~0_combout\,
	datac => \io|regs[8][1]~0_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~26_combout\);

-- Location: LCCOMB_X25_Y17_N30
\pro0|e0|y[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[2]~5_combout\ = (\pro0|e0|y[2]~4_combout\) # ((\pro0|co|c0|Rb_N~combout\ & \io|regs[7][2]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|e0|y[2]~4_combout\,
	datad => \io|regs[7][2]~6_combout\,
	combout => \pro0|e0|y[2]~5_combout\);

-- Location: LCCOMB_X30_Y16_N16
\pro0|e0|alu0|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~2_combout\ = \pro0|e0|y[2]~5_combout\ $ ((((!\pro0|e0|y[0]~2_combout\ & !\pro0|e0|y[1]~1_combout\)) # (!\pro0|e0|y[4]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|y[2]~5_combout\,
	datac => \pro0|e0|y[1]~1_combout\,
	datad => \pro0|e0|y[4]~9_combout\,
	combout => \pro0|e0|alu0|Add2~2_combout\);

-- Location: LCFF_X24_Y13_N11
\pro0|e0|reg0|regs[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector0~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][15]~regout\);

-- Location: LCFF_X25_Y11_N11
\pro0|e0|reg0|regs[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector0~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][15]~regout\);

-- Location: LCFF_X24_Y13_N13
\pro0|e0|reg0|regs[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector0~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][15]~regout\);

-- Location: LCCOMB_X25_Y11_N10
\pro0|e0|reg_out[15]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[15]~24_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\) # ((\pro0|e0|reg0|regs[1][15]~regout\)))) # (!\pro0|co|c0|addr_a[0]~2_combout\ & (!\pro0|co|c0|addr_a[1]~1_combout\ & 
-- ((\pro0|e0|reg0|regs[0][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~2_combout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[1][15]~regout\,
	datad => \pro0|e0|reg0|regs[0][15]~regout\,
	combout => \pro0|e0|reg_out[15]~24_combout\);

-- Location: LCCOMB_X24_Y12_N20
\pro0|e0|reg_out[15]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[15]~25_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg_out[15]~24_combout\ & ((\pro0|e0|reg0|regs[3][15]~regout\))) # (!\pro0|e0|reg_out[15]~24_combout\ & (\pro0|e0|reg0|regs[2][15]~regout\)))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg_out[15]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[2][15]~regout\,
	datac => \pro0|e0|reg0|regs[3][15]~regout\,
	datad => \pro0|e0|reg_out[15]~24_combout\,
	combout => \pro0|e0|reg_out[15]~25_combout\);

-- Location: LCCOMB_X23_Y15_N8
\pro0|e0|reg0|regs[5][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[5][15]~feeder_combout\ = \pro0|e0|Selector0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector0~2_combout\,
	combout => \pro0|e0|reg0|regs[5][15]~feeder_combout\);

-- Location: LCFF_X23_Y15_N9
\pro0|e0|reg0|regs[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[5][15]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][15]~regout\);

-- Location: LCFF_X23_Y14_N1
\pro0|e0|reg0|regs[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector0~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][15]~regout\);

-- Location: LCCOMB_X23_Y14_N12
\pro0|e0|reg_out[15]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[15]~22_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs[6][15]~regout\))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[4][15]~regout\,
	datab => \pro0|e0|reg0|regs[6][15]~regout\,
	datac => \pro0|co|c0|addr_a[0]~2_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg_out[15]~22_combout\);

-- Location: LCCOMB_X26_Y15_N0
\pro0|e0|reg_out[15]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[15]~23_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg_out[15]~22_combout\ & (\pro0|e0|reg0|regs[7][15]~regout\)) # (!\pro0|e0|reg_out[15]~22_combout\ & ((\pro0|e0|reg0|regs[5][15]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|e0|reg_out[15]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[7][15]~regout\,
	datab => \pro0|e0|reg0|regs[5][15]~regout\,
	datac => \pro0|co|c0|addr_a[0]~2_combout\,
	datad => \pro0|e0|reg_out[15]~22_combout\,
	combout => \pro0|e0|reg_out[15]~23_combout\);

-- Location: LCCOMB_X25_Y16_N6
\pro0|e0|reg_out[15]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[15]~26_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & (\pro0|co|c0|addr_a[2]~0_combout\)) # (!\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg_out[15]~23_combout\))) # 
-- (!\pro0|co|c0|addr_a[2]~0_combout\ & (\pro0|e0|reg_out[15]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sel_reg_out~combout\,
	datab => \pro0|co|c0|addr_a[2]~0_combout\,
	datac => \pro0|e0|reg_out[15]~25_combout\,
	datad => \pro0|e0|reg_out[15]~23_combout\,
	combout => \pro0|e0|reg_out[15]~26_combout\);

-- Location: LCCOMB_X24_Y16_N14
\pro0|e0|reg_out[15]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[15]~29_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg_out[15]~26_combout\ & (\pro0|e0|reg_out[15]~28_combout\)) # (!\pro0|e0|reg_out[15]~26_combout\ & ((\pro0|e0|reg_out[15]~21_combout\))))) # 
-- (!\pro0|co|c0|sel_reg_out~combout\ & (((\pro0|e0|reg_out[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sel_reg_out~combout\,
	datab => \pro0|e0|reg_out[15]~28_combout\,
	datac => \pro0|e0|reg_out[15]~21_combout\,
	datad => \pro0|e0|reg_out[15]~26_combout\,
	combout => \pro0|e0|reg_out[15]~29_combout\);

-- Location: LCCOMB_X25_Y20_N6
\pro0|e0|alu0|ShiftRight1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~21_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight1~20_combout\)) # (!\pro0|e0|alu0|Add2~2_combout\ & (((\pro0|e0|alu0|ShiftRight1~26_combout\ & \pro0|e0|reg_out[15]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~20_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~26_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|reg_out[15]~29_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~21_combout\);

-- Location: LCCOMB_X26_Y13_N30
\pro0|e0|y[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[11]~21_combout\ = (\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux20~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|co|c0|immed[7]~2_combout\,
	datad => \pro0|e0|reg0|Mux20~4_combout\,
	combout => \pro0|e0|y[11]~21_combout\);

-- Location: LCFF_X25_Y15_N5
\pro0|e0|reg0|regs[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector4~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][11]~regout\);

-- Location: LCFF_X26_Y15_N5
\pro0|e0|reg0|regs[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector4~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][11]~regout\);

-- Location: LCCOMB_X25_Y15_N4
\pro0|e0|reg_out[11]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[11]~88_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|co|c0|addr_a[1]~1_combout\)) # (!\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs[6][11]~regout\)) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~2_combout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[6][11]~regout\,
	datad => \pro0|e0|reg0|regs[4][11]~regout\,
	combout => \pro0|e0|reg_out[11]~88_combout\);

-- Location: LCFF_X26_Y15_N11
\pro0|e0|reg0|regs[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector4~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][11]~regout\);

-- Location: LCFF_X22_Y13_N21
\pro0|e0|reg0|regs[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector4~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][11]~regout\);

-- Location: LCCOMB_X26_Y15_N10
\pro0|e0|reg_out[11]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[11]~89_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg_out[11]~88_combout\ & (\pro0|e0|reg0|regs[7][11]~regout\)) # (!\pro0|e0|reg_out[11]~88_combout\ & ((\pro0|e0|reg0|regs[5][11]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|e0|reg_out[11]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~2_combout\,
	datab => \pro0|e0|reg_out[11]~88_combout\,
	datac => \pro0|e0|reg0|regs[7][11]~regout\,
	datad => \pro0|e0|reg0|regs[5][11]~regout\,
	combout => \pro0|e0|reg_out[11]~89_combout\);

-- Location: LCCOMB_X24_Y15_N6
\pro0|e0|reg0|regs[1][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[1][11]~feeder_combout\ = \pro0|e0|Selector4~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector4~2_combout\,
	combout => \pro0|e0|reg0|regs[1][11]~feeder_combout\);

-- Location: LCFF_X24_Y15_N7
\pro0|e0|reg0|regs[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[1][11]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][11]~regout\);

-- Location: LCFF_X26_Y16_N19
\pro0|e0|reg0|regs[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector4~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][11]~regout\);

-- Location: LCCOMB_X24_Y15_N20
\pro0|e0|reg_out[11]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[11]~90_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|e0|reg0|regs[1][11]~regout\)) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg0|regs[0][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[1][11]~regout\,
	datac => \pro0|e0|reg0|regs[0][11]~regout\,
	datad => \pro0|co|c0|addr_a[0]~2_combout\,
	combout => \pro0|e0|reg_out[11]~90_combout\);

-- Location: LCCOMB_X25_Y15_N18
\pro0|e0|reg_out[11]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[11]~91_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg_out[11]~90_combout\ & ((\pro0|e0|reg0|regs[3][11]~regout\))) # (!\pro0|e0|reg_out[11]~90_combout\ & (\pro0|e0|reg0|regs[2][11]~regout\)))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg_out[11]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[2][11]~regout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg_out[11]~90_combout\,
	datad => \pro0|e0|reg0|regs[3][11]~regout\,
	combout => \pro0|e0|reg_out[11]~91_combout\);

-- Location: LCCOMB_X25_Y16_N16
\pro0|e0|reg_out[11]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[11]~92_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg_out[11]~89_combout\) # ((\pro0|co|c0|sel_reg_out~combout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|e0|reg_out[11]~91_combout\ & 
-- !\pro0|co|c0|sel_reg_out~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~0_combout\,
	datab => \pro0|e0|reg_out[11]~89_combout\,
	datac => \pro0|e0|reg_out[11]~91_combout\,
	datad => \pro0|co|c0|sel_reg_out~combout\,
	combout => \pro0|e0|reg_out[11]~92_combout\);

-- Location: LCCOMB_X25_Y16_N30
\pro0|e0|reg_out[11]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[11]~93_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg_out[11]~92_combout\ & ((\pro0|e0|reg_out[15]~28_combout\))) # (!\pro0|e0|reg_out[11]~92_combout\ & (\pro0|e0|reg_out[15]~21_combout\)))) # 
-- (!\pro0|co|c0|sel_reg_out~combout\ & (((\pro0|e0|reg_out[11]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sel_reg_out~combout\,
	datab => \pro0|e0|reg_out[15]~21_combout\,
	datac => \pro0|e0|reg_out[11]~92_combout\,
	datad => \pro0|e0|reg_out[15]~28_combout\,
	combout => \pro0|e0|reg_out[11]~93_combout\);

-- Location: LCCOMB_X30_Y18_N20
\pro0|e0|alu0|Mux12~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~32_combout\ = (\pro0|co|c0|op[1]~9_combout\) # (\pro0|co|c0|op[2]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[1]~9_combout\,
	datac => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux12~32_combout\);

-- Location: LCCOMB_X27_Y18_N18
\pro0|e0|alu0|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~17_combout\ = (\pro0|e0|alu0|Mux4~6_combout\ & (\pro0|e0|y[11]~21_combout\ & (\pro0|e0|reg_out[11]~93_combout\ & !\pro0|e0|alu0|Mux12~32_combout\))) # (!\pro0|e0|alu0|Mux4~6_combout\ & ((\pro0|e0|y[11]~21_combout\) # 
-- ((\pro0|e0|reg_out[11]~93_combout\) # (\pro0|e0|alu0|Mux12~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~6_combout\,
	datab => \pro0|e0|y[11]~21_combout\,
	datac => \pro0|e0|reg_out[11]~93_combout\,
	datad => \pro0|e0|alu0|Mux12~32_combout\,
	combout => \pro0|e0|alu0|Mux4~17_combout\);

-- Location: LCCOMB_X26_Y13_N10
\pro0|e0|alu0|Add0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~67_combout\ = \pro0|co|c0|op[0]~5_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & (\pro0|e0|reg0|Mux20~4_combout\)) # (!\pro0|co|c0|Rb_N~combout\ & ((\pro0|co|c0|immed[7]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|e0|reg0|Mux20~4_combout\,
	datac => \pro0|co|c0|immed[7]~2_combout\,
	datad => \pro0|co|c0|Rb_N~combout\,
	combout => \pro0|e0|alu0|Add0~67_combout\);

-- Location: LCCOMB_X22_Y11_N30
\pro0|e0|reg0|regs[7][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[7][10]~feeder_combout\ = \pro0|e0|Selector5~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector5~2_combout\,
	combout => \pro0|e0|reg0|regs[7][10]~feeder_combout\);

-- Location: LCFF_X22_Y11_N31
\pro0|e0|reg0|regs[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[7][10]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][10]~regout\);

-- Location: LCCOMB_X23_Y11_N26
\pro0|e0|reg0|regs[6][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[6][10]~feeder_combout\ = \pro0|e0|Selector5~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector5~2_combout\,
	combout => \pro0|e0|reg0|regs[6][10]~feeder_combout\);

-- Location: LCFF_X23_Y11_N27
\pro0|e0|reg0|regs[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[6][10]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][10]~regout\);

-- Location: LCCOMB_X23_Y11_N22
\pro0|e0|reg0|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux21~0_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[6][10]~regout\))) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[4][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[4][10]~regout\,
	datab => \pro0|e0|reg0|regs[6][10]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux21~0_combout\);

-- Location: LCCOMB_X23_Y11_N8
\pro0|e0|reg0|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux21~1_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux21~0_combout\ & ((\pro0|e0|reg0|regs[7][10]~regout\))) # (!\pro0|e0|reg0|Mux21~0_combout\ & (\pro0|e0|reg0|regs[5][10]~regout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ 
-- & (((\pro0|e0|reg0|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[5][10]~regout\,
	datab => \pro0|co|c0|addr_b[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[7][10]~regout\,
	datad => \pro0|e0|reg0|Mux21~0_combout\,
	combout => \pro0|e0|reg0|Mux21~1_combout\);

-- Location: LCFF_X23_Y13_N5
\pro0|e0|reg0|regs[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector5~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][10]~regout\);

-- Location: LCFF_X23_Y13_N23
\pro0|e0|reg0|regs[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector5~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][10]~regout\);

-- Location: LCFF_X24_Y13_N5
\pro0|e0|reg0|regs[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector5~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][10]~regout\);

-- Location: LCCOMB_X24_Y13_N4
\pro0|e0|reg0|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux21~2_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|reg0|regs[1][10]~regout\)) # 
-- (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|regs[0][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[1][10]~regout\,
	datac => \pro0|e0|reg0|regs[0][10]~regout\,
	datad => \pro0|co|c0|addr_b[0]~2_combout\,
	combout => \pro0|e0|reg0|Mux21~2_combout\);

-- Location: LCCOMB_X23_Y13_N4
\pro0|e0|reg0|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux21~3_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|Mux21~2_combout\ & (\pro0|e0|reg0|regs[3][10]~regout\)) # (!\pro0|e0|reg0|Mux21~2_combout\ & ((\pro0|e0|reg0|regs[2][10]~regout\))))) # (!\pro0|co|c0|addr_b[1]~1_combout\ 
-- & (((\pro0|e0|reg0|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[3][10]~regout\,
	datab => \pro0|co|c0|addr_b[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[2][10]~regout\,
	datad => \pro0|e0|reg0|Mux21~2_combout\,
	combout => \pro0|e0|reg0|Mux21~3_combout\);

-- Location: LCCOMB_X22_Y13_N0
\pro0|e0|reg0|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux21~4_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux21~1_combout\)) # (!\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux21~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|addr_b[2]~3_combout\,
	datac => \pro0|e0|reg0|Mux21~1_combout\,
	datad => \pro0|e0|reg0|Mux21~3_combout\,
	combout => \pro0|e0|reg0|Mux21~4_combout\);

-- Location: LCFF_X22_Y13_N1
\io|regs_rtl_0_bypass[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|Mux21~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs_rtl_0_bypass\(23));

-- Location: LCCOMB_X25_Y13_N24
\pro0|e0|alu0|Add0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~35_combout\ = \pro0|e0|y[7]~15_combout\ $ (\pro0|co|c0|op[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[7]~15_combout\,
	datad => \pro0|co|c0|op[0]~5_combout\,
	combout => \pro0|e0|alu0|Add0~35_combout\);

-- Location: LCCOMB_X25_Y13_N12
\pro0|co|c0|immed[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|immed[1]~1_combout\ = (!\pro0|co|ir\(2) & (!\pro0|co|ir\(3) & (\pro0|co|c0|Equal3~1_combout\ & \pro0|co|c0|Equal11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(2),
	datab => \pro0|co|ir\(3),
	datac => \pro0|co|c0|Equal3~1_combout\,
	datad => \pro0|co|c0|Equal11~0_combout\,
	combout => \pro0|co|c0|immed[1]~1_combout\);

-- Location: LCCOMB_X25_Y14_N6
\pro0|co|c0|immed[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|immed[7]~7_combout\ = (\pro0|co|ir\(5) & (!\pro0|co|c0|immed[1]~1_combout\ & !\pro0|co|c0|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(5),
	datac => \pro0|co|c0|immed[1]~1_combout\,
	datad => \pro0|co|c0|Equal3~0_combout\,
	combout => \pro0|co|c0|immed[7]~7_combout\);

-- Location: LCCOMB_X25_Y14_N20
\pro0|e0|y[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[6]~12_combout\ = (\pro0|co|c0|Equal3~0_combout\ & ((\pro0|co|c0|immed_x2~0_combout\ & ((\pro0|co|ir\(5)))) # (!\pro0|co|c0|immed_x2~0_combout\ & (\pro0|co|ir\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed_x2~0_combout\,
	datab => \pro0|co|ir\(6),
	datac => \pro0|co|ir\(5),
	datad => \pro0|co|c0|Equal3~0_combout\,
	combout => \pro0|e0|y[6]~12_combout\);

-- Location: LCFF_X18_Y14_N11
\io|regs[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \io|regs[8][6]~2_combout\,
	sload => VCC,
	ena => \io|regs[7][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[7][6]~regout\);

-- Location: LCCOMB_X26_Y17_N28
\io|regs[8][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[8][6]~feeder_combout\ = \io|regs[8][6]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io|regs[8][6]~2_combout\,
	combout => \io|regs[8][6]~feeder_combout\);

-- Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(6),
	combout => \SW~combout\(6));

-- Location: LCFF_X26_Y17_N29
\io|regs[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs[8][6]~feeder_combout\,
	sdata => \SW~combout\(6),
	sload => \io|regs[8][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[8][6]~regout\);

-- Location: LCCOMB_X30_Y14_N24
\pro0|e0|Selector9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector9~3_combout\ = (\pro0|co|ir\(3) & ((\pro0|co|ir\(2)) # ((\pro0|co|c0|Equal11~2_combout\ & \io|regs[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal11~2_combout\,
	datab => \pro0|co|ir\(2),
	datac => \pro0|co|ir\(3),
	datad => \io|regs[8][6]~regout\,
	combout => \pro0|e0|Selector9~3_combout\);

-- Location: LCCOMB_X18_Y14_N10
\pro0|e0|Selector9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector9~4_combout\ = (\pro0|co|ir\(2) & (\io|process_0~0_combout\ & (\io|regs[7][6]~regout\ & !\pro0|e0|Selector9~3_combout\))) # (!\pro0|co|ir\(2) & (((\pro0|e0|Selector9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|process_0~0_combout\,
	datab => \pro0|co|ir\(2),
	datac => \io|regs[7][6]~regout\,
	datad => \pro0|e0|Selector9~3_combout\,
	combout => \pro0|e0|Selector9~4_combout\);

-- Location: LCCOMB_X18_Y14_N24
\pro0|e0|Selector9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector9~5_combout\ = (\io|process_0~1_combout\ & \pro0|e0|Selector9~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io|process_0~1_combout\,
	datad => \pro0|e0|Selector9~4_combout\,
	combout => \pro0|e0|Selector9~5_combout\);

-- Location: LCCOMB_X19_Y14_N6
\pro0|e0|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Add0~6_combout\ = (\pro0|co|pc_reg\(4) & (!\pro0|e0|Add0~5\)) # (!\pro0|co|pc_reg\(4) & ((\pro0|e0|Add0~5\) # (GND)))
-- \pro0|e0|Add0~7\ = CARRY((!\pro0|e0|Add0~5\) # (!\pro0|co|pc_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(4),
	datad => VCC,
	cin => \pro0|e0|Add0~5\,
	combout => \pro0|e0|Add0~6_combout\,
	cout => \pro0|e0|Add0~7\);

-- Location: LCCOMB_X19_Y14_N8
\pro0|e0|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Add0~8_combout\ = (\pro0|co|pc_reg\(5) & (\pro0|e0|Add0~7\ $ (GND))) # (!\pro0|co|pc_reg\(5) & (!\pro0|e0|Add0~7\ & VCC))
-- \pro0|e0|Add0~9\ = CARRY((\pro0|co|pc_reg\(5) & !\pro0|e0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(5),
	datad => VCC,
	cin => \pro0|e0|Add0~7\,
	combout => \pro0|e0|Add0~8_combout\,
	cout => \pro0|e0|Add0~9\);

-- Location: LCCOMB_X19_Y14_N10
\pro0|e0|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Add0~10_combout\ = (\pro0|co|pc_reg\(6) & (!\pro0|e0|Add0~9\)) # (!\pro0|co|pc_reg\(6) & ((\pro0|e0|Add0~9\) # (GND)))
-- \pro0|e0|Add0~11\ = CARRY((!\pro0|e0|Add0~9\) # (!\pro0|co|pc_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(6),
	datad => VCC,
	cin => \pro0|e0|Add0~9\,
	combout => \pro0|e0|Add0~10_combout\,
	cout => \pro0|e0|Add0~11\);

-- Location: LCCOMB_X27_Y15_N10
\mem0|sramContr|dataReaded[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[6]~7_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & ((\pro0|e0|alu0|Mux15~10_combout\ & ((\SRAM_DQ[14]~14\))) # (!\pro0|e0|alu0|Mux15~10_combout\ & (\SRAM_DQ[6]~6\)))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & 
-- (\SRAM_DQ[6]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datab => \SRAM_DQ[6]~6\,
	datac => \SRAM_DQ[14]~14\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[6]~7_combout\);

-- Location: LCCOMB_X27_Y19_N4
\pro0|e0|alu0|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~0_combout\ = (!\pro0|e0|y[2]~5_combout\ & (!\pro0|e0|y[1]~1_combout\ & (!\pro0|e0|y[0]~2_combout\ & \pro0|e0|y[4]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|y[1]~1_combout\,
	datac => \pro0|e0|y[0]~2_combout\,
	datad => \pro0|e0|y[4]~9_combout\,
	combout => \pro0|e0|alu0|Add2~0_combout\);

-- Location: LCCOMB_X26_Y19_N28
\pro0|e0|alu0|ShiftRight0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~8_combout\ = (!\pro0|e0|alu0|Add2~0_combout\ & (\pro0|e0|y[4]~9_combout\ $ (!\pro0|e0|y[3]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Add2~0_combout\,
	datac => \pro0|e0|y[4]~9_combout\,
	datad => \pro0|e0|y[3]~7_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~8_combout\);

-- Location: LCCOMB_X30_Y15_N12
\pro0|e0|alu0|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~17_combout\ = ((!\pro0|e0|y[15]~3_combout\) # (!\pro0|e0|alu0|ShiftRight0~8_combout\)) # (!\pro0|co|c0|op[2]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|e0|y[15]~3_combout\,
	combout => \pro0|e0|alu0|Mux12~17_combout\);

-- Location: LCCOMB_X30_Y15_N0
\pro0|e0|alu0|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~16_combout\ = (\pro0|co|c0|op_group~2_combout\ & (\pro0|co|c0|op[1]~9_combout\ & (!\pro0|e0|alu0|Add2~2_combout\ & !\pro0|e0|alu0|Mux12~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op_group~2_combout\,
	datab => \pro0|co|c0|op[1]~9_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|Mux12~17_combout\,
	combout => \pro0|e0|alu0|Mux11~16_combout\);

-- Location: LCCOMB_X21_Y14_N16
\pro0|e0|alu0|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~19_combout\ = (\pro0|co|c0|op[1]~9_combout\ & ((\pro0|e0|alu0|Mux4~5_combout\ & (\pro0|co|c0|op[2]~7_combout\)) # (!\pro0|e0|alu0|Mux4~5_combout\ & ((!\pro0|e0|alu0|Mux4~4_combout\))))) # (!\pro0|co|c0|op[1]~9_combout\ & 
-- (((!\pro0|e0|alu0|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|co|c0|op[1]~9_combout\,
	datac => \pro0|e0|alu0|Mux4~5_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux12~19_combout\);

-- Location: LCFF_X26_Y15_N31
\pro0|e0|reg0|regs[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|Selector9~6_combout\,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][6]~regout\);

-- Location: LCCOMB_X26_Y15_N26
\pro0|e0|reg0|regs[4][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[4][6]~feeder_combout\ = \pro0|e0|Selector9~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector9~6_combout\,
	combout => \pro0|e0|reg0|regs[4][6]~feeder_combout\);

-- Location: LCFF_X26_Y15_N27
\pro0|e0|reg0|regs[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[4][6]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][6]~regout\);

-- Location: LCCOMB_X25_Y15_N28
\pro0|e0|reg_out[6]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[6]~54_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs[6][6]~regout\) # ((\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg0|regs[4][6]~regout\ & 
-- !\pro0|co|c0|addr_a[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[6][6]~regout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[4][6]~regout\,
	datad => \pro0|co|c0|addr_a[0]~2_combout\,
	combout => \pro0|e0|reg_out[6]~54_combout\);

-- Location: LCCOMB_X25_Y15_N26
\pro0|e0|reg_out[6]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[6]~55_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg_out[6]~54_combout\ & (\pro0|e0|reg0|regs[7][6]~regout\)) # (!\pro0|e0|reg_out[6]~54_combout\ & ((\pro0|e0|reg0|regs[5][6]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|e0|reg_out[6]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~2_combout\,
	datab => \pro0|e0|reg0|regs[7][6]~regout\,
	datac => \pro0|e0|reg0|regs[5][6]~regout\,
	datad => \pro0|e0|reg_out[6]~54_combout\,
	combout => \pro0|e0|reg_out[6]~55_combout\);

-- Location: LCCOMB_X25_Y14_N12
\pro0|e0|reg_out[6]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[6]~58_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|co|c0|sel_reg_out~combout\) # (\pro0|e0|reg_out[6]~55_combout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ & (\pro0|e0|reg_out[6]~57_combout\ & 
-- (!\pro0|co|c0|sel_reg_out~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[6]~57_combout\,
	datab => \pro0|co|c0|addr_a[2]~0_combout\,
	datac => \pro0|co|c0|sel_reg_out~combout\,
	datad => \pro0|e0|reg_out[6]~55_combout\,
	combout => \pro0|e0|reg_out[6]~58_combout\);

-- Location: LCCOMB_X25_Y14_N30
\pro0|e0|reg_out[6]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[6]~59_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg_out[6]~58_combout\ & ((\pro0|e0|reg_out[15]~28_combout\))) # (!\pro0|e0|reg_out[6]~58_combout\ & (\pro0|e0|reg_out[15]~21_combout\)))) # 
-- (!\pro0|co|c0|sel_reg_out~combout\ & (((\pro0|e0|reg_out[6]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~21_combout\,
	datab => \pro0|co|c0|sel_reg_out~combout\,
	datac => \pro0|e0|reg_out[15]~28_combout\,
	datad => \pro0|e0|reg_out[6]~58_combout\,
	combout => \pro0|e0|reg_out[6]~59_combout\);

-- Location: LCCOMB_X30_Y17_N14
\pro0|e0|alu0|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~1_combout\ = ((!\pro0|e0|alu0|ShiftRight0~8_combout\ & \pro0|e0|y[15]~3_combout\)) # (!\pro0|co|c0|op[2]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux11~1_combout\);

-- Location: LCCOMB_X26_Y19_N24
\pro0|e0|alu0|Add2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~1_combout\ = (\pro0|e0|alu0|Add2~0_combout\ & (\pro0|e0|y[4]~9_combout\ $ (\pro0|e0|y[3]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Add2~0_combout\,
	datac => \pro0|e0|y[4]~9_combout\,
	datad => \pro0|e0|y[3]~7_combout\,
	combout => \pro0|e0|alu0|Add2~1_combout\);

-- Location: LCCOMB_X30_Y17_N22
\pro0|e0|alu0|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~8_combout\ = (\pro0|e0|alu0|Mux11~1_combout\ & ((!\pro0|e0|alu0|Add2~1_combout\) # (!\pro0|e0|alu0|Mux11~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~7_combout\,
	datab => \pro0|e0|alu0|Mux11~1_combout\,
	datac => \pro0|e0|alu0|Add2~1_combout\,
	combout => \pro0|e0|alu0|Mux11~8_combout\);

-- Location: LCCOMB_X29_Y15_N0
\pro0|e0|alu0|output~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|output~6_combout\ = \pro0|e0|y[6]~13_combout\ $ (\pro0|e0|reg_out[6]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|y[6]~13_combout\,
	datad => \pro0|e0|reg_out[6]~59_combout\,
	combout => \pro0|e0|alu0|output~6_combout\);

-- Location: LCCOMB_X29_Y15_N8
\pro0|e0|alu0|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~12_combout\ = (\pro0|co|c0|op[2]~7_combout\ & !\pro0|co|c0|op[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|co|c0|op[2]~7_combout\,
	datad => \pro0|co|c0|op[0]~5_combout\,
	combout => \pro0|e0|alu0|Mux12~12_combout\);

-- Location: LCCOMB_X30_Y15_N6
\pro0|e0|alu0|Mux12~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~34_combout\ = (\pro0|co|c0|op[0]~5_combout\) # ((\pro0|e0|alu0|Add2~1_combout\ & \pro0|co|c0|op[2]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Add2~1_combout\,
	datac => \pro0|co|c0|op[2]~7_combout\,
	datad => \pro0|co|c0|op[0]~5_combout\,
	combout => \pro0|e0|alu0|Mux12~34_combout\);

-- Location: LCCOMB_X29_Y15_N14
\pro0|e0|alu0|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~3_combout\ = (\pro0|e0|alu0|Mux12~12_combout\ & ((\pro0|e0|alu0|ShiftRight0~18_combout\) # ((\pro0|e0|alu0|Mux12~34_combout\)))) # (!\pro0|e0|alu0|Mux12~12_combout\ & (((\pro0|e0|alu0|output~6_combout\ & 
-- !\pro0|e0|alu0|Mux12~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight0~18_combout\,
	datab => \pro0|e0|alu0|output~6_combout\,
	datac => \pro0|e0|alu0|Mux12~12_combout\,
	datad => \pro0|e0|alu0|Mux12~34_combout\,
	combout => \pro0|e0|alu0|Mux9~3_combout\);

-- Location: LCCOMB_X29_Y15_N28
\pro0|e0|alu0|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~4_combout\ = (\pro0|e0|alu0|Mux12~34_combout\ & ((\pro0|e0|alu0|Mux9~3_combout\ & (\pro0|e0|reg_out[15]~29_combout\)) # (!\pro0|e0|alu0|Mux9~3_combout\ & ((!\pro0|e0|reg_out[6]~59_combout\))))) # (!\pro0|e0|alu0|Mux12~34_combout\ & 
-- (\pro0|e0|alu0|Mux9~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~34_combout\,
	datab => \pro0|e0|alu0|Mux9~3_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|reg_out[6]~59_combout\,
	combout => \pro0|e0|alu0|Mux9~4_combout\);

-- Location: LCCOMB_X29_Y13_N26
\pro0|e0|alu0|ShiftRight0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~10_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[7]~69_combout\)) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[6]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[7]~69_combout\,
	datab => \pro0|e0|reg_out[6]~59_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~10_combout\);

-- Location: LCFF_X24_Y12_N11
\pro0|e0|reg0|regs[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector7~8_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][8]~regout\);

-- Location: LCFF_X26_Y12_N5
\pro0|e0|reg0|regs[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector7~8_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][8]~regout\);

-- Location: LCCOMB_X25_Y15_N24
\pro0|e0|reg_out[8]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[8]~70_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs[6][8]~regout\) # ((\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & (((!\pro0|co|c0|addr_a[0]~2_combout\ & 
-- \pro0|e0|reg0|regs[4][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[6][8]~regout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|co|c0|addr_a[0]~2_combout\,
	datad => \pro0|e0|reg0|regs[4][8]~regout\,
	combout => \pro0|e0|reg_out[8]~70_combout\);

-- Location: LCCOMB_X24_Y12_N10
\pro0|e0|reg_out[8]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[8]~71_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg_out[8]~70_combout\ & (\pro0|e0|reg0|regs[7][8]~regout\)) # (!\pro0|e0|reg_out[8]~70_combout\ & ((\pro0|e0|reg0|regs[5][8]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|e0|reg_out[8]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[7][8]~regout\,
	datab => \pro0|co|c0|addr_a[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[5][8]~regout\,
	datad => \pro0|e0|reg_out[8]~70_combout\,
	combout => \pro0|e0|reg_out[8]~71_combout\);

-- Location: LCCOMB_X26_Y16_N8
\pro0|e0|reg0|regs[0][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[0][8]~feeder_combout\ = \pro0|e0|Selector7~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector7~8_combout\,
	combout => \pro0|e0|reg0|regs[0][8]~feeder_combout\);

-- Location: LCFF_X26_Y16_N9
\pro0|e0|reg0|regs[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[0][8]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][8]~regout\);

-- Location: LCCOMB_X26_Y16_N20
\pro0|e0|reg_out[8]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[8]~72_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|e0|reg0|regs[1][8]~regout\)) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg0|regs[0][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[1][8]~regout\,
	datab => \pro0|e0|reg0|regs[0][8]~regout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|co|c0|addr_a[0]~2_combout\,
	combout => \pro0|e0|reg_out[8]~72_combout\);

-- Location: LCCOMB_X23_Y13_N18
\pro0|e0|reg_out[8]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[8]~73_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg_out[8]~72_combout\ & (\pro0|e0|reg0|regs[3][8]~regout\)) # (!\pro0|e0|reg_out[8]~72_combout\ & ((\pro0|e0|reg0|regs[2][8]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg_out[8]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[3][8]~regout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[2][8]~regout\,
	datad => \pro0|e0|reg_out[8]~72_combout\,
	combout => \pro0|e0|reg_out[8]~73_combout\);

-- Location: LCCOMB_X23_Y13_N30
\pro0|e0|reg_out[8]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[8]~74_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & (\pro0|co|c0|sel_reg_out~combout\)) # (!\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|co|c0|sel_reg_out~combout\ & (\pro0|e0|reg_out[15]~21_combout\)) # (!\pro0|co|c0|sel_reg_out~combout\ 
-- & ((\pro0|e0|reg_out[8]~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~0_combout\,
	datab => \pro0|co|c0|sel_reg_out~combout\,
	datac => \pro0|e0|reg_out[15]~21_combout\,
	datad => \pro0|e0|reg_out[8]~73_combout\,
	combout => \pro0|e0|reg_out[8]~74_combout\);

-- Location: LCCOMB_X23_Y13_N24
\pro0|e0|reg_out[8]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[8]~75_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg_out[8]~74_combout\ & (\pro0|e0|reg_out[15]~28_combout\)) # (!\pro0|e0|reg_out[8]~74_combout\ & ((\pro0|e0|reg_out[8]~71_combout\))))) # (!\pro0|co|c0|addr_a[2]~0_combout\ 
-- & (((\pro0|e0|reg_out[8]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~0_combout\,
	datab => \pro0|e0|reg_out[15]~28_combout\,
	datac => \pro0|e0|reg_out[8]~71_combout\,
	datad => \pro0|e0|reg_out[8]~74_combout\,
	combout => \pro0|e0|reg_out[8]~75_combout\);

-- Location: LCCOMB_X29_Y20_N26
\pro0|e0|alu0|ShiftRight0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~9_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[9]~81_combout\)) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[8]~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[9]~81_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|e0|reg_out[8]~75_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~9_combout\);

-- Location: LCCOMB_X29_Y13_N28
\pro0|e0|alu0|ShiftRight1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~19_combout\ = (\pro0|e0|alu0|Add2~3_combout\ & ((\pro0|e0|alu0|ShiftRight0~9_combout\))) # (!\pro0|e0|alu0|Add2~3_combout\ & (\pro0|e0|alu0|ShiftRight0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftRight0~10_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~9_combout\,
	datad => \pro0|e0|alu0|Add2~3_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~19_combout\);

-- Location: LCCOMB_X24_Y19_N30
\pro0|e0|alu0|ShiftLeft0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~16_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[5]~53_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[6]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[6]~59_combout\,
	datad => \pro0|e0|reg_out[5]~53_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X30_Y16_N12
\pro0|e0|alu0|ShiftLeft0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~11_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[3]~41_combout\)) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[4]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[3]~41_combout\,
	datac => \pro0|e0|reg_out[4]~47_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X27_Y19_N18
\pro0|e0|alu0|ShiftLeft0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~17_combout\ = (\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|ShiftLeft0~11_combout\))) # (!\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|ShiftLeft0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|y[1]~1_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~16_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~11_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X30_Y16_N18
\pro0|e0|alu0|ShiftLeft0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~5_combout\ = (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|reg_out[0]~19_combout\))) # (!\pro0|e0|y[1]~1_combout\ & (\pro0|e0|reg_out[2]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|reg_out[2]~35_combout\,
	datac => \pro0|e0|y[0]~2_combout\,
	datad => \pro0|e0|reg_out[0]~19_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~5_combout\);

-- Location: LCCOMB_X30_Y16_N28
\pro0|e0|alu0|ShiftLeft0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~6_combout\ = (\pro0|e0|alu0|ShiftLeft0~5_combout\) # ((\pro0|e0|y[0]~2_combout\ & (!\pro0|e0|y[1]~1_combout\ & \pro0|e0|reg_out[1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~5_combout\,
	datac => \pro0|e0|y[1]~1_combout\,
	datad => \pro0|e0|reg_out[1]~9_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~6_combout\);

-- Location: LCCOMB_X30_Y17_N12
\pro0|e0|alu0|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~5_combout\ = (\pro0|e0|alu0|Mux11~0_combout\ & ((\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|ShiftLeft0~6_combout\))) # (!\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|ShiftLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~17_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~6_combout\,
	datad => \pro0|e0|alu0|Mux11~0_combout\,
	combout => \pro0|e0|alu0|Mux9~5_combout\);

-- Location: LCCOMB_X30_Y17_N10
\pro0|e0|alu0|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~6_combout\ = (\pro0|e0|alu0|Mux11~7_combout\ & (\pro0|e0|alu0|ShiftRight1~19_combout\ & (!\pro0|e0|alu0|Mux11~1_combout\))) # (!\pro0|e0|alu0|Mux11~7_combout\ & (((\pro0|e0|alu0|Mux11~1_combout\) # (\pro0|e0|alu0|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~7_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~19_combout\,
	datac => \pro0|e0|alu0|Mux11~1_combout\,
	datad => \pro0|e0|alu0|Mux9~5_combout\,
	combout => \pro0|e0|alu0|Mux9~6_combout\);

-- Location: LCCOMB_X30_Y17_N0
\pro0|e0|alu0|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~7_combout\ = (\pro0|e0|alu0|Mux11~8_combout\ & ((\pro0|e0|alu0|Mux9~6_combout\ & ((\pro0|e0|alu0|Mux9~4_combout\))) # (!\pro0|e0|alu0|Mux9~6_combout\ & (\pro0|e0|alu0|ShiftRight1~25_combout\)))) # (!\pro0|e0|alu0|Mux11~8_combout\ & 
-- (((\pro0|e0|alu0|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~25_combout\,
	datab => \pro0|e0|alu0|Mux11~8_combout\,
	datac => \pro0|e0|alu0|Mux9~4_combout\,
	datad => \pro0|e0|alu0|Mux9~6_combout\,
	combout => \pro0|e0|alu0|Mux9~7_combout\);

-- Location: LCCOMB_X29_Y15_N16
\pro0|e0|alu0|Add0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~29_combout\ = \pro0|co|c0|op[0]~5_combout\ $ (((\pro0|e0|y[5]~10_combout\) # ((\pro0|co|c0|Rb_N~combout\ & \io|regs[8][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~10_combout\,
	datab => \pro0|co|c0|op[0]~5_combout\,
	datac => \pro0|co|c0|Rb_N~combout\,
	datad => \io|regs[8][5]~3_combout\,
	combout => \pro0|e0|alu0|Add0~29_combout\);

-- Location: LCCOMB_X29_Y14_N4
\pro0|e0|alu0|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~26_combout\ = \pro0|co|c0|op[0]~5_combout\ $ (\pro0|e0|y[4]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|y[4]~9_combout\,
	combout => \pro0|e0|alu0|Add0~26_combout\);

-- Location: LCCOMB_X23_Y16_N10
\pro0|e0|alu0|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~20_combout\ = \pro0|co|c0|op[0]~5_combout\ $ (((\pro0|e0|y[2]~4_combout\) # ((\io|regs[7][2]~6_combout\ & \pro0|co|c0|Rb_N~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \io|regs[7][2]~6_combout\,
	datac => \pro0|co|c0|Rb_N~combout\,
	datad => \pro0|e0|y[2]~4_combout\,
	combout => \pro0|e0|alu0|Add0~20_combout\);

-- Location: LCCOMB_X29_Y14_N26
\pro0|e0|alu0|Add0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~27_combout\ = (\pro0|e0|reg_out[4]~47_combout\ & ((\pro0|e0|alu0|Add0~26_combout\ & (\pro0|e0|alu0|Add0~25\ & VCC)) # (!\pro0|e0|alu0|Add0~26_combout\ & (!\pro0|e0|alu0|Add0~25\)))) # (!\pro0|e0|reg_out[4]~47_combout\ & 
-- ((\pro0|e0|alu0|Add0~26_combout\ & (!\pro0|e0|alu0|Add0~25\)) # (!\pro0|e0|alu0|Add0~26_combout\ & ((\pro0|e0|alu0|Add0~25\) # (GND)))))
-- \pro0|e0|alu0|Add0~28\ = CARRY((\pro0|e0|reg_out[4]~47_combout\ & (!\pro0|e0|alu0|Add0~26_combout\ & !\pro0|e0|alu0|Add0~25\)) # (!\pro0|e0|reg_out[4]~47_combout\ & ((!\pro0|e0|alu0|Add0~25\) # (!\pro0|e0|alu0|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[4]~47_combout\,
	datab => \pro0|e0|alu0|Add0~26_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~25\,
	combout => \pro0|e0|alu0|Add0~27_combout\,
	cout => \pro0|e0|alu0|Add0~28\);

-- Location: LCCOMB_X29_Y14_N30
\pro0|e0|alu0|Add0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~33_combout\ = (\pro0|e0|reg_out[6]~59_combout\ & ((\pro0|e0|alu0|Add0~32_combout\ & (\pro0|e0|alu0|Add0~31\ & VCC)) # (!\pro0|e0|alu0|Add0~32_combout\ & (!\pro0|e0|alu0|Add0~31\)))) # (!\pro0|e0|reg_out[6]~59_combout\ & 
-- ((\pro0|e0|alu0|Add0~32_combout\ & (!\pro0|e0|alu0|Add0~31\)) # (!\pro0|e0|alu0|Add0~32_combout\ & ((\pro0|e0|alu0|Add0~31\) # (GND)))))
-- \pro0|e0|alu0|Add0~34\ = CARRY((\pro0|e0|reg_out[6]~59_combout\ & (!\pro0|e0|alu0|Add0~32_combout\ & !\pro0|e0|alu0|Add0~31\)) # (!\pro0|e0|reg_out[6]~59_combout\ & ((!\pro0|e0|alu0|Add0~31\) # (!\pro0|e0|alu0|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[6]~59_combout\,
	datab => \pro0|e0|alu0|Add0~32_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~31\,
	combout => \pro0|e0|alu0|Add0~33_combout\,
	cout => \pro0|e0|alu0|Add0~34\);

-- Location: LCCOMB_X30_Y18_N2
\pro0|e0|alu0|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~6_combout\ = (!\pro0|co|c0|op[1]~9_combout\ & ((\pro0|co|c0|op[2]~7_combout\) # (!\pro0|co|c0|op[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[1]~9_combout\,
	datab => \pro0|co|c0|op[0]~5_combout\,
	datac => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux4~6_combout\);

-- Location: LCCOMB_X30_Y18_N26
\pro0|e0|alu0|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~12_combout\ = (\pro0|e0|alu0|Mux4~6_combout\ & ((\pro0|e0|alu0|Mux12~32_combout\) # ((\pro0|e0|reg_out[6]~59_combout\ & \pro0|e0|y[6]~13_combout\)))) # (!\pro0|e0|alu0|Mux4~6_combout\ & (!\pro0|e0|alu0|Mux12~32_combout\ & 
-- ((\pro0|e0|reg_out[6]~59_combout\) # (\pro0|e0|y[6]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[6]~59_combout\,
	datab => \pro0|e0|alu0|Mux4~6_combout\,
	datac => \pro0|e0|alu0|Mux12~32_combout\,
	datad => \pro0|e0|y[6]~13_combout\,
	combout => \pro0|e0|alu0|Mux9~12_combout\);

-- Location: LCCOMB_X30_Y18_N4
\pro0|e0|alu0|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~13_combout\ = (\pro0|e0|alu0|Mux12~32_combout\ & ((\pro0|e0|alu0|Mux9~12_combout\ & ((\pro0|e0|alu0|Add0~33_combout\))) # (!\pro0|e0|alu0|Mux9~12_combout\ & (\pro0|e0|alu0|Mux9~7_combout\)))) # (!\pro0|e0|alu0|Mux12~32_combout\ & 
-- (((\pro0|e0|alu0|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~32_combout\,
	datab => \pro0|e0|alu0|Mux9~7_combout\,
	datac => \pro0|e0|alu0|Add0~33_combout\,
	datad => \pro0|e0|alu0|Mux9~12_combout\,
	combout => \pro0|e0|alu0|Mux9~13_combout\);

-- Location: LCCOMB_X30_Y18_N28
\pro0|e0|alu0|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~8_combout\ = (\pro0|e0|alu0|Mux12~36_combout\ & (((\pro0|e0|reg_out[6]~59_combout\)) # (!\pro0|e0|alu0|Mux12~19_combout\))) # (!\pro0|e0|alu0|Mux12~36_combout\ & (\pro0|e0|alu0|Mux12~19_combout\ & ((\pro0|e0|alu0|Mux9~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~36_combout\,
	datab => \pro0|e0|alu0|Mux12~19_combout\,
	datac => \pro0|e0|reg_out[6]~59_combout\,
	datad => \pro0|e0|alu0|Mux9~13_combout\,
	combout => \pro0|e0|alu0|Mux9~8_combout\);

-- Location: LCFF_X24_Y12_N5
\pro0|e0|reg0|regs[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector8~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][7]~regout\);

-- Location: LCCOMB_X23_Y11_N28
\pro0|e0|reg0|regs[6][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[6][7]~feeder_combout\ = \pro0|e0|Selector8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector8~4_combout\,
	combout => \pro0|e0|reg0|regs[6][7]~feeder_combout\);

-- Location: LCFF_X23_Y11_N29
\pro0|e0|reg0|regs[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[6][7]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][7]~regout\);

-- Location: LCCOMB_X23_Y11_N12
\pro0|e0|reg0|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux24~2_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[6][7]~regout\))) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[4][7]~regout\,
	datab => \pro0|e0|reg0|regs[6][7]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux24~2_combout\);

-- Location: LCCOMB_X24_Y12_N4
\pro0|e0|reg0|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux24~3_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux24~2_combout\ & ((\pro0|e0|reg0|regs[7][7]~regout\))) # (!\pro0|e0|reg0|Mux24~2_combout\ & (\pro0|e0|reg0|regs[5][7]~regout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & 
-- (((\pro0|e0|reg0|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[5][7]~regout\,
	datab => \pro0|co|c0|addr_b[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[7][7]~regout\,
	datad => \pro0|e0|reg0|Mux24~2_combout\,
	combout => \pro0|e0|reg0|Mux24~3_combout\);

-- Location: LCCOMB_X24_Y19_N22
\pro0|e0|reg0|regs[2][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[2][7]~feeder_combout\ = \pro0|e0|Selector8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector8~4_combout\,
	combout => \pro0|e0|reg0|regs[2][7]~feeder_combout\);

-- Location: LCFF_X24_Y19_N23
\pro0|e0|reg0|regs[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[2][7]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][7]~regout\);

-- Location: LCFF_X25_Y12_N5
\pro0|e0|reg0|regs[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector8~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][7]~regout\);

-- Location: LCFF_X25_Y11_N1
\pro0|e0|reg0|regs[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector8~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][7]~regout\);

-- Location: LCCOMB_X25_Y12_N6
\pro0|e0|reg0|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux24~0_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|e0|reg0|regs[1][7]~regout\) # (\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|reg0|regs[0][7]~regout\ & 
-- ((!\pro0|co|c0|addr_b[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[0][7]~regout\,
	datab => \pro0|e0|reg0|regs[1][7]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux24~0_combout\);

-- Location: LCCOMB_X24_Y19_N24
\pro0|e0|reg0|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux24~1_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|Mux24~0_combout\ & ((\pro0|e0|reg0|regs[3][7]~regout\))) # (!\pro0|e0|reg0|Mux24~0_combout\ & (\pro0|e0|reg0|regs[2][7]~regout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & 
-- (((\pro0|e0|reg0|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[2][7]~regout\,
	datac => \pro0|e0|reg0|regs[3][7]~regout\,
	datad => \pro0|e0|reg0|Mux24~0_combout\,
	combout => \pro0|e0|reg0|Mux24~1_combout\);

-- Location: LCCOMB_X23_Y17_N20
\io|regs[8][7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[8][7]~1_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux24~3_combout\)) # (!\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[2]~3_combout\,
	datac => \pro0|e0|reg0|Mux24~3_combout\,
	datad => \pro0|e0|reg0|Mux24~1_combout\,
	combout => \io|regs[8][7]~1_combout\);

-- Location: LCCOMB_X23_Y17_N2
\io|regs[8][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[8][7]~feeder_combout\ = \io|regs[8][7]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io|regs[8][7]~1_combout\,
	combout => \io|regs[8][7]~feeder_combout\);

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(7),
	combout => \SW~combout\(7));

-- Location: LCFF_X23_Y17_N3
\io|regs[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \io|regs[8][7]~feeder_combout\,
	sdata => \SW~combout\(7),
	sload => \io|regs[8][7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \io|regs[8][7]~regout\);

-- Location: LCCOMB_X26_Y17_N18
\pro0|e0|Selector8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector8~1_combout\ = (\pro0|co|ir\(1) & (((\pro0|co|ir\(0))))) # (!\pro0|co|ir\(1) & (\io|process_0~2_combout\ & (\io|regs[8][7]~regout\ & !\pro0|co|ir\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|process_0~2_combout\,
	datab => \io|regs[8][7]~regout\,
	datac => \pro0|co|ir\(1),
	datad => \pro0|co|ir\(0),
	combout => \pro0|e0|Selector8~1_combout\);

-- Location: LCCOMB_X26_Y17_N16
\pro0|e0|Selector8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector8~2_combout\ = (\pro0|e0|Selector8~1_combout\ & (((\io|regs[7][7]~regout\ & \pro0|co|c0|reti~0_combout\)) # (!\pro0|co|ir\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|regs[7][7]~regout\,
	datab => \pro0|e0|Selector8~1_combout\,
	datac => \pro0|co|c0|reti~0_combout\,
	datad => \pro0|co|ir\(0),
	combout => \pro0|e0|Selector8~2_combout\);

-- Location: LCCOMB_X23_Y14_N30
\pro0|e0|Selector8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector8~3_combout\ = (\io|process_0~1_combout\ & \pro0|e0|Selector8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io|process_0~1_combout\,
	datad => \pro0|e0|Selector8~2_combout\,
	combout => \pro0|e0|Selector8~3_combout\);

-- Location: LCCOMB_X23_Y11_N20
\mem0|sramContr|dataReaded[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[7]~8_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & ((\pro0|e0|alu0|Mux15~10_combout\ & ((\SRAM_DQ[15]~15\))) # (!\pro0|e0|alu0|Mux15~10_combout\ & (\SRAM_DQ[7]~7\)))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & 
-- (\SRAM_DQ[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[7]~7\,
	datab => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datac => \SRAM_DQ[15]~15\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[7]~8_combout\);

-- Location: LCCOMB_X19_Y14_N12
\pro0|e0|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Add0~12_combout\ = (\pro0|co|pc_reg\(7) & (\pro0|e0|Add0~11\ $ (GND))) # (!\pro0|co|pc_reg\(7) & (!\pro0|e0|Add0~11\ & VCC))
-- \pro0|e0|Add0~13\ = CARRY((\pro0|co|pc_reg\(7) & !\pro0|e0|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(7),
	datad => VCC,
	cin => \pro0|e0|Add0~11\,
	combout => \pro0|e0|Add0~12_combout\,
	cout => \pro0|e0|Add0~13\);

-- Location: LCCOMB_X22_Y16_N14
\pro0|e0|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector8~0_combout\ = (\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|Add0~12_combout\) # ((\pro0|e0|Selector9~1_combout\)))) # (!\pro0|e0|Selector9~0_combout\ & (((!\pro0|e0|Selector9~1_combout\ & \pro0|e0|alu0|Mux8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~0_combout\,
	datab => \pro0|e0|Add0~12_combout\,
	datac => \pro0|e0|Selector9~1_combout\,
	datad => \pro0|e0|alu0|Mux8~9_combout\,
	combout => \pro0|e0|Selector8~0_combout\);

-- Location: LCCOMB_X23_Y11_N10
\pro0|e0|Selector8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector8~4_combout\ = (\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector8~0_combout\ & (\pro0|e0|Selector8~3_combout\)) # (!\pro0|e0|Selector8~0_combout\ & ((\mem0|sramContr|dataReaded[7]~8_combout\))))) # (!\pro0|e0|Selector9~1_combout\ & 
-- (((\pro0|e0|Selector8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~1_combout\,
	datab => \pro0|e0|Selector8~3_combout\,
	datac => \mem0|sramContr|dataReaded[7]~8_combout\,
	datad => \pro0|e0|Selector8~0_combout\,
	combout => \pro0|e0|Selector8~4_combout\);

-- Location: LCCOMB_X24_Y11_N22
\pro0|e0|regS|regs~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~30_combout\ = (\pro0|e0|regS|regs[3][1]~12_combout\ & (\pro0|e0|regS|Mux24~4_combout\)) # (!\pro0|e0|regS|regs[3][1]~12_combout\ & ((\pro0|e0|Selector8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[3][1]~12_combout\,
	datac => \pro0|e0|regS|Mux24~4_combout\,
	datad => \pro0|e0|Selector8~4_combout\,
	combout => \pro0|e0|regS|regs~30_combout\);

-- Location: LCFF_X24_Y11_N23
\pro0|e0|regS|regs[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~30_combout\,
	ena => \pro0|e0|regS|regs[3][1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[3][7]~regout\);

-- Location: LCCOMB_X26_Y11_N0
\pro0|e0|regS|regs~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~28_combout\ = (\pro0|e0|regS|regs[0][12]~8_combout\ & (\pro0|e0|regS|Mux24~4_combout\)) # (!\pro0|e0|regS|regs[0][12]~8_combout\ & ((\pro0|e0|Selector8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|regS|Mux24~4_combout\,
	datac => \pro0|e0|regS|regs[0][12]~8_combout\,
	datad => \pro0|e0|Selector8~4_combout\,
	combout => \pro0|e0|regS|regs~28_combout\);

-- Location: LCFF_X26_Y11_N1
\pro0|e0|regS|regs[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~28_combout\,
	ena => \pro0|e0|regS|regs[0][12]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[0][7]~regout\);

-- Location: LCCOMB_X26_Y12_N8
\pro0|e0|regS|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux24~2_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|regS|regs[1][7]~regout\)) # 
-- (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|regS|regs[0][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[1][7]~regout\,
	datab => \pro0|co|c0|addr_b[1]~1_combout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|e0|regS|regs[0][7]~regout\,
	combout => \pro0|e0|regS|Mux24~2_combout\);

-- Location: LCCOMB_X27_Y12_N8
\pro0|e0|regS|regs~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~24_combout\ = (\pro0|e0|regS|regs[2][13]~0_combout\ & (\pro0|e0|regS|Mux24~4_combout\)) # (!\pro0|e0|regS|regs[2][13]~0_combout\ & ((\pro0|e0|Selector8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[2][13]~0_combout\,
	datac => \pro0|e0|regS|Mux24~4_combout\,
	datad => \pro0|e0|Selector8~4_combout\,
	combout => \pro0|e0|regS|regs~24_combout\);

-- Location: LCFF_X27_Y12_N9
\pro0|e0|regS|regs[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~24_combout\,
	ena => \pro0|e0|regS|regs[2][13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[2][7]~regout\);

-- Location: LCCOMB_X25_Y12_N30
\pro0|e0|regS|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux24~3_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|regS|Mux24~2_combout\ & (\pro0|e0|regS|regs[3][7]~regout\)) # (!\pro0|e0|regS|Mux24~2_combout\ & ((\pro0|e0|regS|regs[2][7]~regout\))))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & 
-- (((\pro0|e0|regS|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|regS|regs[3][7]~regout\,
	datac => \pro0|e0|regS|Mux24~2_combout\,
	datad => \pro0|e0|regS|regs[2][7]~regout\,
	combout => \pro0|e0|regS|Mux24~3_combout\);

-- Location: LCCOMB_X25_Y12_N8
\pro0|e0|regS|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|Mux24~4_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|regS|Mux24~1_combout\)) # (!\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|regS|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|Mux24~1_combout\,
	datab => \pro0|e0|regS|Mux24~3_combout\,
	datad => \pro0|co|c0|addr_b[2]~3_combout\,
	combout => \pro0|e0|regS|Mux24~4_combout\);

-- Location: LCCOMB_X24_Y11_N20
\pro0|e0|regS|regs~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~31_combout\ = (\pro0|e0|regS|regs[7][10]~14_combout\ & (\pro0|e0|regS|Mux24~4_combout\)) # (!\pro0|e0|regS|regs[7][10]~14_combout\ & ((\pro0|e0|Selector8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|regS|regs[7][10]~14_combout\,
	datac => \pro0|e0|regS|Mux24~4_combout\,
	datad => \pro0|e0|Selector8~4_combout\,
	combout => \pro0|e0|regS|regs~31_combout\);

-- Location: LCFF_X24_Y11_N21
\pro0|e0|regS|regs[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~31_combout\,
	ena => \pro0|e0|regS|regs[7][10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[7][7]~regout\);

-- Location: LCCOMB_X25_Y12_N4
\pro0|e0|reg_out[7]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[7]~67_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & (\pro0|co|c0|addr_a[2]~0_combout\)) # (!\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg0|regs[7][7]~regout\))) # 
-- (!\pro0|co|c0|addr_a[2]~0_combout\ & (\pro0|e0|reg0|regs[3][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sel_reg_out~combout\,
	datab => \pro0|co|c0|addr_a[2]~0_combout\,
	datac => \pro0|e0|reg0|regs[3][7]~regout\,
	datad => \pro0|e0|reg0|regs[7][7]~regout\,
	combout => \pro0|e0|reg_out[7]~67_combout\);

-- Location: LCCOMB_X25_Y12_N22
\pro0|e0|reg_out[7]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[7]~68_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg_out[7]~67_combout\ & (\pro0|e0|regS|regs[7][7]~regout\)) # (!\pro0|e0|reg_out[7]~67_combout\ & ((\pro0|e0|regS|regs[3][7]~regout\))))) # 
-- (!\pro0|co|c0|sel_reg_out~combout\ & (((\pro0|e0|reg_out[7]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sel_reg_out~combout\,
	datab => \pro0|e0|regS|regs[7][7]~regout\,
	datac => \pro0|e0|reg_out[7]~67_combout\,
	datad => \pro0|e0|regS|regs[3][7]~regout\,
	combout => \pro0|e0|reg_out[7]~68_combout\);

-- Location: LCCOMB_X26_Y14_N28
\pro0|e0|regS|regs~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~27_combout\ = (\pro0|e0|regS|regs[5][11]~6_combout\ & (\pro0|e0|regS|Mux24~4_combout\)) # (!\pro0|e0|regS|regs[5][11]~6_combout\ & ((\pro0|e0|Selector8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|Mux24~4_combout\,
	datac => \pro0|e0|regS|regs[5][11]~6_combout\,
	datad => \pro0|e0|Selector8~4_combout\,
	combout => \pro0|e0|regS|regs~27_combout\);

-- Location: LCFF_X26_Y14_N29
\pro0|e0|regS|regs[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~27_combout\,
	ena => \pro0|e0|regS|regs[5][11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[5][7]~regout\);

-- Location: LCCOMB_X22_Y12_N28
\pro0|e0|reg0|regs[5][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[5][7]~feeder_combout\ = \pro0|e0|Selector8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector8~4_combout\,
	combout => \pro0|e0|reg0|regs[5][7]~feeder_combout\);

-- Location: LCFF_X22_Y12_N29
\pro0|e0|reg0|regs[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[5][7]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][7]~regout\);

-- Location: LCCOMB_X25_Y11_N0
\pro0|e0|reg_out[7]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[7]~62_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|co|c0|sel_reg_out~combout\) # ((\pro0|e0|reg0|regs[5][7]~regout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ & (!\pro0|co|c0|sel_reg_out~combout\ & 
-- (\pro0|e0|reg0|regs[1][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~0_combout\,
	datab => \pro0|co|c0|sel_reg_out~combout\,
	datac => \pro0|e0|reg0|regs[1][7]~regout\,
	datad => \pro0|e0|reg0|regs[5][7]~regout\,
	combout => \pro0|e0|reg_out[7]~62_combout\);

-- Location: LCCOMB_X25_Y12_N26
\pro0|e0|reg_out[7]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[7]~63_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg_out[7]~62_combout\ & ((\pro0|e0|regS|regs[5][7]~regout\))) # (!\pro0|e0|reg_out[7]~62_combout\ & (\pro0|e0|regS|regs[1][7]~regout\)))) # 
-- (!\pro0|co|c0|sel_reg_out~combout\ & (((\pro0|e0|reg_out[7]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|regS|regs[1][7]~regout\,
	datab => \pro0|e0|regS|regs[5][7]~regout\,
	datac => \pro0|co|c0|sel_reg_out~combout\,
	datad => \pro0|e0|reg_out[7]~62_combout\,
	combout => \pro0|e0|reg_out[7]~63_combout\);

-- Location: LCCOMB_X23_Y11_N14
\pro0|e0|reg0|regs[4][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[4][7]~feeder_combout\ = \pro0|e0|Selector8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector8~4_combout\,
	combout => \pro0|e0|reg0|regs[4][7]~feeder_combout\);

-- Location: LCFF_X23_Y11_N15
\pro0|e0|reg0|regs[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[4][7]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][7]~regout\);

-- Location: LCCOMB_X25_Y11_N18
\pro0|e0|regS|regs~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~29_combout\ = (\pro0|e0|regS|regs[4][1]~10_combout\ & (\pro0|e0|regS|Mux24~4_combout\)) # (!\pro0|e0|regS|regs[4][1]~10_combout\ & ((\pro0|e0|Selector8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|regS|Mux24~4_combout\,
	datac => \pro0|e0|regS|regs[4][1]~10_combout\,
	datad => \pro0|e0|Selector8~4_combout\,
	combout => \pro0|e0|regS|regs~29_combout\);

-- Location: LCFF_X25_Y11_N19
\pro0|e0|regS|regs[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~29_combout\,
	ena => \pro0|e0|regS|regs[4][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[4][7]~regout\);

-- Location: LCFF_X25_Y12_N9
\pro0|e0|reg0|regs[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector8~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][7]~regout\);

-- Location: LCCOMB_X25_Y12_N12
\pro0|e0|reg_out[7]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[7]~64_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|co|c0|sel_reg_out~combout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|regS|regs[0][7]~regout\))) # 
-- (!\pro0|co|c0|sel_reg_out~combout\ & (\pro0|e0|reg0|regs[0][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~0_combout\,
	datab => \pro0|e0|reg0|regs[0][7]~regout\,
	datac => \pro0|co|c0|sel_reg_out~combout\,
	datad => \pro0|e0|regS|regs[0][7]~regout\,
	combout => \pro0|e0|reg_out[7]~64_combout\);

-- Location: LCCOMB_X25_Y12_N10
\pro0|e0|reg_out[7]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[7]~65_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg_out[7]~64_combout\ & ((\pro0|e0|regS|regs[4][7]~regout\))) # (!\pro0|e0|reg_out[7]~64_combout\ & (\pro0|e0|reg0|regs[4][7]~regout\)))) # 
-- (!\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|e0|reg_out[7]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~0_combout\,
	datab => \pro0|e0|reg0|regs[4][7]~regout\,
	datac => \pro0|e0|regS|regs[4][7]~regout\,
	datad => \pro0|e0|reg_out[7]~64_combout\,
	combout => \pro0|e0|reg_out[7]~65_combout\);

-- Location: LCCOMB_X25_Y12_N20
\pro0|e0|reg_out[7]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[7]~66_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|e0|reg_out[7]~63_combout\)) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg_out[7]~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg_out[7]~63_combout\,
	datac => \pro0|co|c0|addr_a[0]~2_combout\,
	datad => \pro0|e0|reg_out[7]~65_combout\,
	combout => \pro0|e0|reg_out[7]~66_combout\);

-- Location: LCCOMB_X27_Y11_N0
\pro0|e0|regS|regs~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|regS|regs~25_combout\ = (\pro0|e0|regS|regs[6][0]~2_combout\ & (\pro0|e0|regS|Mux24~4_combout\)) # (!\pro0|e0|regS|regs[6][0]~2_combout\ & ((\pro0|e0|Selector8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|regS|regs[6][0]~2_combout\,
	datac => \pro0|e0|regS|Mux24~4_combout\,
	datad => \pro0|e0|Selector8~4_combout\,
	combout => \pro0|e0|regS|regs~25_combout\);

-- Location: LCFF_X27_Y11_N1
\pro0|e0|regS|regs[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|regS|regs~25_combout\,
	ena => \pro0|e0|regS|regs[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|regS|regs[6][7]~regout\);

-- Location: LCCOMB_X25_Y12_N14
\pro0|e0|reg_out[7]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[7]~60_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|co|c0|sel_reg_out~combout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|co|c0|sel_reg_out~combout\ & (\pro0|e0|regS|regs[2][7]~regout\)) # 
-- (!\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg0|regs[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~0_combout\,
	datab => \pro0|e0|regS|regs[2][7]~regout\,
	datac => \pro0|co|c0|sel_reg_out~combout\,
	datad => \pro0|e0|reg0|regs[2][7]~regout\,
	combout => \pro0|e0|reg_out[7]~60_combout\);

-- Location: LCCOMB_X25_Y12_N28
\pro0|e0|reg_out[7]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[7]~61_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg_out[7]~60_combout\ & (\pro0|e0|regS|regs[6][7]~regout\)) # (!\pro0|e0|reg_out[7]~60_combout\ & ((\pro0|e0|reg0|regs[6][7]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|e0|reg_out[7]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~0_combout\,
	datab => \pro0|e0|regS|regs[6][7]~regout\,
	datac => \pro0|e0|reg_out[7]~60_combout\,
	datad => \pro0|e0|reg0|regs[6][7]~regout\,
	combout => \pro0|e0|reg_out[7]~61_combout\);

-- Location: LCCOMB_X25_Y12_N16
\pro0|e0|reg_out[7]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[7]~69_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg_out[7]~66_combout\ & (\pro0|e0|reg_out[7]~68_combout\)) # (!\pro0|e0|reg_out[7]~66_combout\ & ((\pro0|e0|reg_out[7]~61_combout\))))) # (!\pro0|co|c0|addr_a[1]~1_combout\ 
-- & (((\pro0|e0|reg_out[7]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg_out[7]~68_combout\,
	datac => \pro0|e0|reg_out[7]~66_combout\,
	datad => \pro0|e0|reg_out[7]~61_combout\,
	combout => \pro0|e0|reg_out[7]~69_combout\);

-- Location: LCCOMB_X25_Y16_N22
\pro0|e0|reg0|regs[7][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[7][12]~feeder_combout\ = \pro0|e0|Selector3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector3~2_combout\,
	combout => \pro0|e0|reg0|regs[7][12]~feeder_combout\);

-- Location: LCFF_X25_Y16_N23
\pro0|e0|reg0|regs[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[7][12]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][12]~regout\);

-- Location: LCFF_X23_Y14_N27
\pro0|e0|reg0|regs[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector3~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][12]~regout\);

-- Location: LCFF_X23_Y14_N9
\pro0|e0|reg0|regs[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector3~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][12]~regout\);

-- Location: LCCOMB_X23_Y14_N4
\pro0|e0|reg_out[12]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[12]~94_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs[6][12]~regout\))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs[4][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~2_combout\,
	datab => \pro0|e0|reg0|regs[4][12]~regout\,
	datac => \pro0|e0|reg0|regs[6][12]~regout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg_out[12]~94_combout\);

-- Location: LCCOMB_X25_Y16_N8
\pro0|e0|reg_out[12]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[12]~95_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg_out[12]~94_combout\ & ((\pro0|e0|reg0|regs[7][12]~regout\))) # (!\pro0|e0|reg_out[12]~94_combout\ & (\pro0|e0|reg0|regs[5][12]~regout\)))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|e0|reg_out[12]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[5][12]~regout\,
	datab => \pro0|e0|reg0|regs[7][12]~regout\,
	datac => \pro0|co|c0|addr_a[0]~2_combout\,
	datad => \pro0|e0|reg_out[12]~94_combout\,
	combout => \pro0|e0|reg_out[12]~95_combout\);

-- Location: LCFF_X23_Y13_N29
\pro0|e0|reg0|regs[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector3~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][12]~regout\);

-- Location: LCFF_X23_Y13_N27
\pro0|e0|reg0|regs[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector3~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][12]~regout\);

-- Location: LCCOMB_X23_Y13_N26
\pro0|e0|reg_out[12]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[12]~96_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg0|regs[1][12]~regout\))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|e0|reg0|regs[0][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[0][12]~regout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[1][12]~regout\,
	datad => \pro0|co|c0|addr_a[0]~2_combout\,
	combout => \pro0|e0|reg_out[12]~96_combout\);

-- Location: LCCOMB_X23_Y13_N28
\pro0|e0|reg_out[12]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[12]~97_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg_out[12]~96_combout\ & (\pro0|e0|reg0|regs[3][12]~regout\)) # (!\pro0|e0|reg_out[12]~96_combout\ & ((\pro0|e0|reg0|regs[2][12]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg_out[12]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[3][12]~regout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[2][12]~regout\,
	datad => \pro0|e0|reg_out[12]~96_combout\,
	combout => \pro0|e0|reg_out[12]~97_combout\);

-- Location: LCCOMB_X24_Y16_N22
\pro0|e0|reg_out[12]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[12]~98_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|co|c0|addr_a[2]~0_combout\) # ((\pro0|e0|reg_out[15]~21_combout\)))) # (!\pro0|co|c0|sel_reg_out~combout\ & (!\pro0|co|c0|addr_a[2]~0_combout\ & 
-- ((\pro0|e0|reg_out[12]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sel_reg_out~combout\,
	datab => \pro0|co|c0|addr_a[2]~0_combout\,
	datac => \pro0|e0|reg_out[15]~21_combout\,
	datad => \pro0|e0|reg_out[12]~97_combout\,
	combout => \pro0|e0|reg_out[12]~98_combout\);

-- Location: LCCOMB_X25_Y16_N14
\pro0|e0|reg_out[12]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[12]~99_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg_out[12]~98_combout\ & (\pro0|e0|reg_out[15]~28_combout\)) # (!\pro0|e0|reg_out[12]~98_combout\ & ((\pro0|e0|reg_out[12]~95_combout\))))) # 
-- (!\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|e0|reg_out[12]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~28_combout\,
	datab => \pro0|co|c0|addr_a[2]~0_combout\,
	datac => \pro0|e0|reg_out[12]~95_combout\,
	datad => \pro0|e0|reg_out[12]~98_combout\,
	combout => \pro0|e0|reg_out[12]~99_combout\);

-- Location: LCFF_X25_Y13_N5
\pro0|e0|reg0|regs[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector2~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][13]~regout\);

-- Location: LCCOMB_X26_Y10_N30
\pro0|e0|reg_out[13]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[13]~103_combout\ = (\pro0|e0|reg_out[13]~102_combout\ & (((\pro0|e0|reg0|regs[3][13]~regout\) # (!\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|e0|reg_out[13]~102_combout\ & (\pro0|e0|reg0|regs[2][13]~regout\ & 
-- ((\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[13]~102_combout\,
	datab => \pro0|e0|reg0|regs[2][13]~regout\,
	datac => \pro0|e0|reg0|regs[3][13]~regout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg_out[13]~103_combout\);

-- Location: LCFF_X24_Y14_N27
\pro0|e0|reg0|regs[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector2~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][13]~regout\);

-- Location: LCFF_X23_Y12_N25
\pro0|e0|reg0|regs[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector2~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][13]~regout\);

-- Location: LCFF_X24_Y14_N17
\pro0|e0|reg0|regs[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector2~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][13]~regout\);

-- Location: LCCOMB_X24_Y14_N0
\pro0|e0|reg_out[13]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[13]~100_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs[6][13]~regout\)) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[6][13]~regout\,
	datab => \pro0|co|c0|addr_a[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[4][13]~regout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg_out[13]~100_combout\);

-- Location: LCCOMB_X23_Y12_N24
\pro0|e0|reg_out[13]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[13]~101_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg_out[13]~100_combout\ & (\pro0|e0|reg0|regs[7][13]~regout\)) # (!\pro0|e0|reg_out[13]~100_combout\ & ((\pro0|e0|reg0|regs[5][13]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|e0|reg_out[13]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~2_combout\,
	datab => \pro0|e0|reg0|regs[7][13]~regout\,
	datac => \pro0|e0|reg0|regs[5][13]~regout\,
	datad => \pro0|e0|reg_out[13]~100_combout\,
	combout => \pro0|e0|reg_out[13]~101_combout\);

-- Location: LCCOMB_X26_Y10_N0
\pro0|e0|reg_out[13]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[13]~104_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|co|c0|sel_reg_out~combout\) # (\pro0|e0|reg_out[13]~101_combout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ & (\pro0|e0|reg_out[13]~103_combout\ & 
-- (!\pro0|co|c0|sel_reg_out~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~0_combout\,
	datab => \pro0|e0|reg_out[13]~103_combout\,
	datac => \pro0|co|c0|sel_reg_out~combout\,
	datad => \pro0|e0|reg_out[13]~101_combout\,
	combout => \pro0|e0|reg_out[13]~104_combout\);

-- Location: LCCOMB_X26_Y10_N18
\pro0|e0|reg_out[13]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[13]~105_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg_out[13]~104_combout\ & (\pro0|e0|reg_out[15]~28_combout\)) # (!\pro0|e0|reg_out[13]~104_combout\ & ((\pro0|e0|reg_out[15]~21_combout\))))) # 
-- (!\pro0|co|c0|sel_reg_out~combout\ & (((\pro0|e0|reg_out[13]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sel_reg_out~combout\,
	datab => \pro0|e0|reg_out[15]~28_combout\,
	datac => \pro0|e0|reg_out[15]~21_combout\,
	datad => \pro0|e0|reg_out[13]~104_combout\,
	combout => \pro0|e0|reg_out[13]~105_combout\);

-- Location: LCFF_X24_Y12_N1
\pro0|e0|reg0|regs[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector1~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][14]~regout\);

-- Location: LCFF_X24_Y12_N15
\pro0|e0|reg0|regs[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector1~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][14]~regout\);

-- Location: LCCOMB_X24_Y12_N14
\pro0|e0|reg_out[14]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[14]~107_combout\ = (\pro0|e0|reg_out[14]~106_combout\ & (((\pro0|e0|reg0|regs[7][14]~regout\) # (!\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|e0|reg_out[14]~106_combout\ & (\pro0|e0|reg0|regs[5][14]~regout\ & 
-- ((\pro0|co|c0|addr_a[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[14]~106_combout\,
	datab => \pro0|e0|reg0|regs[5][14]~regout\,
	datac => \pro0|e0|reg0|regs[7][14]~regout\,
	datad => \pro0|co|c0|addr_a[0]~2_combout\,
	combout => \pro0|e0|reg_out[14]~107_combout\);

-- Location: LCCOMB_X24_Y16_N16
\pro0|e0|reg_out[14]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[14]~111_combout\ = (\pro0|e0|reg_out[14]~110_combout\ & (((\pro0|e0|reg_out[15]~28_combout\)) # (!\pro0|co|c0|addr_a[2]~0_combout\))) # (!\pro0|e0|reg_out[14]~110_combout\ & (\pro0|co|c0|addr_a[2]~0_combout\ & 
-- ((\pro0|e0|reg_out[14]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[14]~110_combout\,
	datab => \pro0|co|c0|addr_a[2]~0_combout\,
	datac => \pro0|e0|reg_out[15]~28_combout\,
	datad => \pro0|e0|reg_out[14]~107_combout\,
	combout => \pro0|e0|reg_out[14]~111_combout\);

-- Location: LCCOMB_X24_Y17_N0
\pro0|e0|y[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[7]~14_combout\ = (\pro0|co|c0|Equal3~0_combout\ & ((\pro0|co|c0|immed_x2~0_combout\ & (\pro0|co|ir\(6))) # (!\pro0|co|c0|immed_x2~0_combout\ & ((\pro0|co|ir\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(6),
	datab => \pro0|co|c0|immed_x2~0_combout\,
	datac => \pro0|co|ir\(7),
	datad => \pro0|co|c0|Equal3~0_combout\,
	combout => \pro0|e0|y[7]~14_combout\);

-- Location: LCCOMB_X23_Y17_N12
\pro0|e0|y[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[7]~15_combout\ = (\pro0|co|c0|Rb_N~combout\ & (((\io|regs[8][7]~1_combout\)))) # (!\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|y[7]~14_combout\) # ((\pro0|co|c0|immed[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|e0|y[7]~14_combout\,
	datac => \io|regs[8][7]~1_combout\,
	datad => \pro0|co|c0|immed[7]~7_combout\,
	combout => \pro0|e0|y[7]~15_combout\);

-- Location: LCCOMB_X26_Y17_N12
\pro0|e0|y[8]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[8]~22_combout\ = (\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux23~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datac => \pro0|co|c0|Rb_N~combout\,
	datad => \pro0|e0|reg0|Mux23~4_combout\,
	combout => \pro0|e0|y[8]~22_combout\);

-- Location: LCCOMB_X23_Y17_N8
\pro0|e0|y[9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[9]~19_combout\ = (\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux22~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|co|c0|immed[7]~2_combout\,
	datad => \pro0|e0|reg0|Mux22~4_combout\,
	combout => \pro0|e0|y[9]~19_combout\);

-- Location: LCCOMB_X26_Y13_N12
\pro0|e0|y[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[10]~20_combout\ = (\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux21~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datac => \pro0|e0|reg0|Mux21~4_combout\,
	datad => \pro0|co|c0|Rb_N~combout\,
	combout => \pro0|e0|y[10]~20_combout\);

-- Location: LCCOMB_X22_Y13_N6
\pro0|e0|y[12]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[12]~18_combout\ = (\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux19~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|immed[7]~2_combout\,
	datac => \pro0|e0|reg0|Mux19~4_combout\,
	datad => \pro0|co|c0|Rb_N~combout\,
	combout => \pro0|e0|y[12]~18_combout\);

-- Location: LCCOMB_X22_Y13_N26
\pro0|e0|y[13]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[13]~16_combout\ = (\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux18~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|co|c0|immed[7]~2_combout\,
	datad => \pro0|e0|reg0|Mux18~4_combout\,
	combout => \pro0|e0|y[13]~16_combout\);

-- Location: LCCOMB_X22_Y13_N24
\pro0|e0|y[14]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[14]~17_combout\ = (\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux17~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|co|c0|immed[7]~2_combout\,
	datad => \pro0|e0|reg0|Mux17~4_combout\,
	combout => \pro0|e0|y[14]~17_combout\);

-- Location: DSPMULT_X28_Y17_N0
\pro0|e0|alu0|Mult1|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \pro0|e0|alu0|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPMULT_X28_Y18_N0
\pro0|e0|alu0|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \pro0|e0|alu0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X22_Y13_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ = (!\pro0|e0|y[14]~17_combout\ & (!\pro0|e0|y[13]~16_combout\ & (!\pro0|e0|y[15]~3_combout\ & !\pro0|e0|y[12]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[14]~17_combout\,
	datab => \pro0|e0|y[13]~16_combout\,
	datac => \pro0|e0|y[15]~3_combout\,
	datad => \pro0|e0|y[12]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\);

-- Location: LCCOMB_X27_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[12]~99_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[12]~99_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\pro0|e0|reg_out[12]~99_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[12]~99_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X27_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\ & ((\pro0|e0|y[1]~1_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # (!\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\ & ((\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))) # (!\pro0|e0|y[1]~1_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\ & (\pro0|e0|y[1]~1_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\ & ((\pro0|e0|y[1]~1_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\,
	datab => \pro0|e0|y[1]~1_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X26_Y13_N0
\pro0|e0|alu0|Equal1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal1~6_combout\ = (!\pro0|e0|y[10]~20_combout\ & (!\pro0|e0|y[11]~21_combout\ & (!\pro0|e0|y[9]~19_combout\ & \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[10]~20_combout\,
	datab => \pro0|e0|y[11]~21_combout\,
	datac => \pro0|e0|y[9]~19_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	combout => \pro0|e0|alu0|Equal1~6_combout\);

-- Location: LCCOMB_X26_Y13_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\ = (!\pro0|e0|y[7]~15_combout\ & (!\pro0|e0|y[6]~13_combout\ & (!\pro0|e0|y[8]~22_combout\ & \pro0|e0|alu0|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[7]~15_combout\,
	datab => \pro0|e0|y[6]~13_combout\,
	datac => \pro0|e0|y[8]~22_combout\,
	datad => \pro0|e0|alu0|Equal1~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\);

-- Location: LCCOMB_X26_Y13_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~4_combout\ = (\pro0|e0|y[2]~5_combout\) # ((\pro0|e0|y[0]~2_combout\ & (!\pro0|e0|reg_out[14]~111_combout\ & \pro0|e0|y[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|y[2]~5_combout\,
	datac => \pro0|e0|reg_out[14]~111_combout\,
	datad => \pro0|e0|y[1]~1_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~4_combout\);

-- Location: LCCOMB_X26_Y13_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~5_combout\ = (\pro0|e0|y[5]~11_combout\) # (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~4_combout\) # (!\pro0|e0|alu0|Mux11~0_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~11_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~4_combout\,
	datad => \pro0|e0|alu0|Mux11~0_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~5_combout\);

-- Location: LCCOMB_X26_Y13_N6
\pro0|e0|alu0|Equal1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal1~8_combout\ = (!\pro0|e0|y[2]~5_combout\ & (!\pro0|e0|y[1]~0_combout\ & ((!\pro0|co|c0|Rb_N~combout\) # (!\io|regs[8][1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|regs[8][1]~0_combout\,
	datab => \pro0|e0|y[2]~5_combout\,
	datac => \pro0|e0|y[1]~0_combout\,
	datad => \pro0|co|c0|Rb_N~combout\,
	combout => \pro0|e0|alu0|Equal1~8_combout\);

-- Location: LCCOMB_X26_Y13_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0_combout\ = (\pro0|e0|reg_out[15]~29_combout\ & (((!\pro0|e0|alu0|Equal1~8_combout\) # (!\pro0|e0|alu0|Equal1~7_combout\)) # (!\pro0|e0|y[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|alu0|Equal1~7_combout\,
	datad => \pro0|e0|alu0|Equal1~8_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0_combout\);

-- Location: LCCOMB_X26_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~6_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~5_combout\) # ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0_combout\ & 
-- ((\pro0|e0|y[1]~1_combout\) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~0_combout\,
	datab => \pro0|e0|y[1]~1_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~5_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~6_combout\);

-- Location: LCCOMB_X26_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\ = \pro0|e0|reg_out[14]~111_combout\ $ (((\pro0|e0|y[0]~2_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|e0|reg_out[14]~111_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\);

-- Location: LCCOMB_X26_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))))) # 
-- (!\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\pro0|e0|y[1]~1_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\))) # (!\pro0|e0|y[1]~1_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X26_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~5_combout\) # 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~0_combout\ $ (\pro0|e0|y[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~0_combout\,
	datab => \pro0|e0|y[1]~1_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~5_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\);

-- Location: LCCOMB_X26_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\pro0|e0|y[2]~5_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)) # (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X26_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X27_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\ = (\pro0|e0|alu0|Equal1~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\))))) # (!\pro0|e0|alu0|Equal1~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2_combout\,
	datab => \pro0|e0|alu0|Equal1~7_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\);

-- Location: LCCOMB_X27_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\pro0|e0|y[2]~5_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)) # (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X27_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X27_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[51]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51) = (\pro0|e0|y[4]~9_combout\) # ((\pro0|e0|y[5]~11_combout\) # ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datab => \pro0|e0|y[5]~11_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51));

-- Location: LCCOMB_X27_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\);

-- Location: LCCOMB_X27_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\ & ((\pro0|e0|y[1]~1_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # (!\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\ & ((\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))) # (!\pro0|e0|y[1]~1_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\ & (\pro0|e0|y[1]~1_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\ & ((\pro0|e0|y[1]~1_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\,
	datab => \pro0|e0|y[1]~1_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X27_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\pro0|e0|y[2]~5_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)) # (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X27_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51),
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\);

-- Location: LCCOMB_X27_Y10_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))))) # 
-- (!\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\pro0|e0|y[3]~7_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\))) # (!\pro0|e0|y[3]~7_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X27_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\ $ (\pro0|e0|y[4]~9_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\) # 
-- (!\pro0|e0|y[4]~9_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\ & (!\pro0|e0|y[4]~9_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datab => \pro0|e0|y[4]~9_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X27_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X29_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\ = (\pro0|e0|alu0|Equal1~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\))))) # (!\pro0|e0|alu0|Equal1~9_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal1~9_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\);

-- Location: LCCOMB_X30_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51) & (\pro0|e0|reg_out[12]~99_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51) & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[12]~99_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\);

-- Location: LCCOMB_X29_Y10_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\ = (\pro0|e0|alu0|Equal1~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\))))) # (!\pro0|e0|alu0|Equal1~9_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal1~9_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\);

-- Location: LCCOMB_X29_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\ & ((\pro0|e0|y[1]~1_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # (!\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\ & ((\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))) # (!\pro0|e0|y[1]~1_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\ & (\pro0|e0|y[1]~1_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\ & ((\pro0|e0|y[1]~1_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\,
	datab => \pro0|e0|y[1]~1_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X29_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\pro0|e0|y[2]~5_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)) # (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X29_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))))) # 
-- (!\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\pro0|e0|y[3]~7_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\))) # (!\pro0|e0|y[3]~7_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X26_Y10_N26
\pro0|e0|alu0|Equal1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal1~9_combout\ = (!\pro0|e0|y[5]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\ & ((!\io|regs[8][5]~3_combout\) # (!\pro0|co|c0|Rb_N~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~10_combout\,
	datab => \pro0|co|c0|Rb_N~combout\,
	datac => \io|regs[8][5]~3_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\,
	combout => \pro0|e0|alu0|Equal1~9_combout\);

-- Location: LCCOMB_X26_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\ = (\pro0|e0|alu0|Equal1~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\))))) # (!\pro0|e0|alu0|Equal1~9_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7_combout\,
	datab => \pro0|e0|alu0|Equal1~9_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\);

-- Location: LCCOMB_X29_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\pro0|e0|y[4]~9_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\pro0|e0|y[4]~9_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)) # (!\pro0|e0|y[4]~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X29_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\ & ((\pro0|e0|y[5]~11_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\pro0|e0|y[5]~11_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\ & ((\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (GND))) # (!\pro0|e0|y[5]~11_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\ & (\pro0|e0|y[5]~11_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\ & ((\pro0|e0|y[5]~11_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\,
	datab => \pro0|e0|y[5]~11_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11\);

-- Location: LCCOMB_X29_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X29_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\);

-- Location: LCCOMB_X29_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\ = (\pro0|e0|alu0|Equal1~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\pro0|e0|reg_out[11]~93_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\)))) # (!\pro0|e0|alu0|Equal1~9_combout\ & 
-- (((\pro0|e0|reg_out[11]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datab => \pro0|e0|reg_out[11]~93_combout\,
	datac => \pro0|e0|alu0|Equal1~9_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\);

-- Location: LCCOMB_X25_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19_combout\);

-- Location: LCCOMB_X25_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\ & ((\pro0|e0|y[3]~7_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\pro0|e0|y[3]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\ & ((\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))) # (!\pro0|e0|y[3]~7_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\ & (\pro0|e0|y[3]~7_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\ & ((\pro0|e0|y[3]~7_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\,
	datab => \pro0|e0|y[3]~7_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X25_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\pro0|e0|y[4]~9_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\pro0|e0|y[4]~9_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)) # (!\pro0|e0|y[4]~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X26_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\ = (\pro0|e0|alu0|Equal1~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\))))) # (!\pro0|e0|alu0|Equal1~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal1~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\);

-- Location: LCCOMB_X27_Y10_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\);

-- Location: LCCOMB_X29_Y10_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\ = (\pro0|e0|alu0|Equal1~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\))))) # (!\pro0|e0|alu0|Equal1~9_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal1~9_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\);

-- Location: LCCOMB_X29_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\);

-- Location: LCCOMB_X25_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\);

-- Location: LCCOMB_X25_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = ((\pro0|e0|y[6]~13_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ = CARRY((\pro0|e0|y[6]~13_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)) # (!\pro0|e0|y[6]~13_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[6]~13_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13\);

-- Location: LCCOMB_X25_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X25_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) = (\pro0|e0|y[7]~15_combout\) # ((\pro0|e0|y[8]~22_combout\) # ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\) # (!\pro0|e0|alu0|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[7]~15_combout\,
	datab => \pro0|e0|y[8]~22_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Equal1~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102));

-- Location: LCCOMB_X24_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\);

-- Location: LCCOMB_X29_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\);

-- Location: LCCOMB_X25_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102),
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24_combout\);

-- Location: LCCOMB_X24_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[8]~75_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[8]~75_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\pro0|e0|reg_out[8]~75_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[8]~75_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X24_Y10_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = (\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # (GND))))) 
-- # (!\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ = CARRY((\pro0|e0|y[5]~11_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\))) # (!\pro0|e0|y[5]~11_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~11_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\);

-- Location: LCCOMB_X24_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\);

-- Location: LCCOMB_X25_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102),
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\);

-- Location: LCCOMB_X24_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = ((\pro0|e0|y[6]~13_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ = CARRY((\pro0|e0|y[6]~13_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)) # (!\pro0|e0|y[6]~13_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[6]~13_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\);

-- Location: LCCOMB_X24_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ = (\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ = CARRY((\pro0|e0|y[7]~15_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\))) # (!\pro0|e0|y[7]~15_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[7]~15_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\);

-- Location: LCCOMB_X24_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X24_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[119]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) = ((\pro0|e0|y[8]~22_combout\) # (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\)) # (!\pro0|e0|alu0|Equal1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Equal1~6_combout\,
	datac => \pro0|e0|y[8]~22_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119));

-- Location: LCCOMB_X23_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\);

-- Location: LCCOMB_X25_Y10_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) & ((\pro0|e0|reg_out[9]~81_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102) & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102),
	datad => \pro0|e0|reg_out[9]~81_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\);

-- Location: LCCOMB_X20_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\);

-- Location: LCCOMB_X19_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & (\pro0|e0|reg_out[8]~75_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[8]~75_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\);

-- Location: LCCOMB_X23_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))))) 
-- # (!\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\pro0|e0|y[1]~1_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\))) # (!\pro0|e0|y[1]~1_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X23_Y10_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\pro0|e0|y[2]~5_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)) # (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X23_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\ & ((\pro0|e0|y[3]~7_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\pro0|e0|y[3]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\ & ((\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))) # (!\pro0|e0|y[3]~7_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\ & (\pro0|e0|y[3]~7_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\ & ((\pro0|e0|y[3]~7_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\,
	datab => \pro0|e0|y[3]~7_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X23_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\ $ (\pro0|e0|y[4]~9_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\) # 
-- (!\pro0|e0|y[4]~9_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\ & (!\pro0|e0|y[4]~9_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\,
	datab => \pro0|e0|y[4]~9_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X23_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\ & ((\pro0|e0|y[5]~11_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\pro0|e0|y[5]~11_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\ & ((\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # (GND))) # (!\pro0|e0|y[5]~11_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\ & (\pro0|e0|y[5]~11_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\ & ((\pro0|e0|y[5]~11_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\,
	datab => \pro0|e0|y[5]~11_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11\);

-- Location: LCCOMB_X23_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = ((\pro0|e0|y[6]~13_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ = CARRY((\pro0|e0|y[6]~13_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)) # (!\pro0|e0|y[6]~13_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[6]~13_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~13\);

-- Location: LCCOMB_X24_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28_combout\);

-- Location: LCCOMB_X24_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119),
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29_combout\);

-- Location: LCCOMB_X23_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ = !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\);

-- Location: LCCOMB_X22_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\ = (\pro0|e0|alu0|Equal1~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\)))) # (!\pro0|e0|alu0|Equal1~6_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal1~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\);

-- Location: LCCOMB_X20_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\ = (\pro0|e0|alu0|Equal1~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\))))) # (!\pro0|e0|alu0|Equal1~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31_combout\,
	datab => \pro0|e0|alu0|Equal1~6_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\);

-- Location: LCCOMB_X19_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\ = (\pro0|e0|alu0|Equal1~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\))))) # (!\pro0|e0|alu0|Equal1~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32_combout\,
	datab => \pro0|e0|alu0|Equal1~6_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\);

-- Location: LCCOMB_X23_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\ = (\pro0|e0|alu0|Equal1~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\))))) # (!\pro0|e0|alu0|Equal1~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal1~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\);

-- Location: LCCOMB_X20_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\ = (\pro0|e0|alu0|Equal1~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\))))) # (!\pro0|e0|alu0|Equal1~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal1~6_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\);

-- Location: LCCOMB_X23_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\ = (\pro0|e0|alu0|Equal1~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|reg_out[7]~69_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\)))) # (!\pro0|e0|alu0|Equal1~6_combout\ & 
-- (((\pro0|e0|reg_out[7]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datab => \pro0|e0|reg_out[7]~69_combout\,
	datac => \pro0|e0|alu0|Equal1~6_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\);

-- Location: LCCOMB_X22_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[6]~59_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[6]~59_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\pro0|e0|reg_out[6]~59_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[6]~59_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X22_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))))) 
-- # (!\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\pro0|e0|y[1]~1_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\))) # (!\pro0|e0|y[1]~1_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X22_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\pro0|e0|y[2]~5_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)) # (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X22_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))))) 
-- # (!\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\pro0|e0|y[3]~7_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\))) # (!\pro0|e0|y[3]~7_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X22_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\ $ (\pro0|e0|y[4]~9_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\) # 
-- (!\pro0|e0|y[4]~9_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\ & (!\pro0|e0|y[4]~9_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\,
	datab => \pro0|e0|y[4]~9_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X22_Y10_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ = (\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # (GND))))) 
-- # (!\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ = CARRY((\pro0|e0|y[5]~11_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\))) # (!\pro0|e0|y[5]~11_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~11_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11\);

-- Location: LCCOMB_X22_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = ((\pro0|e0|y[6]~13_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ = CARRY((\pro0|e0|y[6]~13_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)) # (!\pro0|e0|y[6]~13_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[6]~13_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\);

-- Location: LCCOMB_X22_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ = (\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ = CARRY((\pro0|e0|y[7]~15_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\))) # (!\pro0|e0|y[7]~15_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[7]~15_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15\);

-- Location: LCCOMB_X22_Y10_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\ $ (\pro0|e0|y[8]~22_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15\) # 
-- (!\pro0|e0|y[8]~22_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\ & (!\pro0|e0|y[8]~22_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\,
	datab => \pro0|e0|y[8]~22_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\);

-- Location: LCCOMB_X22_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\ & ((\pro0|e0|y[9]~19_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # (!\pro0|e0|y[9]~19_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\ & ((\pro0|e0|y[9]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # (GND))) # (!\pro0|e0|y[9]~19_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\ & (\pro0|e0|y[9]~19_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\ & ((\pro0|e0|y[9]~19_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\,
	datab => \pro0|e0|y[9]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~19\);

-- Location: LCCOMB_X22_Y10_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ = \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\);

-- Location: LCCOMB_X22_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[153]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) = (\pro0|e0|y[10]~20_combout\) # (((\pro0|e0|y[11]~21_combout\) # (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[10]~20_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	datac => \pro0|e0|y[11]~21_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153));

-- Location: LCCOMB_X23_Y17_N30
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~7_combout\ = \pro0|e0|y[7]~15_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux16~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|co|c0|immed[7]~2_combout\,
	datac => \pro0|e0|reg0|Mux16~4_combout\,
	datad => \pro0|e0|y[7]~15_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~7_combout\);

-- Location: LCCOMB_X22_Y17_N20
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\ = (\pro0|co|c0|Rb_N~combout\ & (\pro0|e0|reg0|Mux23~4_combout\ $ (\pro0|e0|reg0|Mux16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|e0|reg0|Mux23~4_combout\,
	datad => \pro0|e0|reg0|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\);

-- Location: LCCOMB_X25_Y17_N4
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~2_combout\ = (!\pro0|e0|y[1]~1_combout\ & (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|y[15]~3_combout\ & !\pro0|e0|y[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|e0|y[15]~3_combout\,
	datad => \pro0|e0|y[2]~5_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~2_combout\);

-- Location: LCCOMB_X22_Y17_N28
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~3_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~2_combout\ & ((\pro0|e0|y[4]~9_combout\ & (!\pro0|e0|y[15]~3_combout\ & \pro0|e0|y[3]~7_combout\)) # 
-- (!\pro0|e0|y[4]~9_combout\ & (\pro0|e0|y[15]~3_combout\ & !\pro0|e0|y[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|y[3]~7_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~3_combout\);

-- Location: LCCOMB_X22_Y17_N22
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~4_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~3_combout\ & ((\pro0|e0|y[5]~11_combout\ & (!\pro0|e0|y[15]~3_combout\ & \pro0|e0|y[6]~13_combout\)) # 
-- (!\pro0|e0|y[5]~11_combout\ & (\pro0|e0|y[15]~3_combout\ & !\pro0|e0|y[6]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~11_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|y[6]~13_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~3_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~4_combout\);

-- Location: LCCOMB_X22_Y17_N18
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~5_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~7_combout\ & 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~7_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~5_combout\);

-- Location: LCCOMB_X22_Y13_N10
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~5_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & (\pro0|e0|reg0|Mux21~4_combout\ $ (\pro0|e0|reg0|Mux16~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|e0|reg0|Mux21~4_combout\,
	datac => \pro0|e0|reg0|Mux16~4_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~5_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\);

-- Location: LCCOMB_X22_Y13_N22
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~6_combout\ = (\pro0|co|c0|Rb_N~combout\ & (\pro0|e0|reg0|Mux19~4_combout\ $ (\pro0|e0|reg0|Mux16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|e0|reg0|Mux19~4_combout\,
	datad => \pro0|e0|reg0|Mux16~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~6_combout\);

-- Location: LCCOMB_X22_Y13_N14
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\ = (\pro0|co|c0|Rb_N~combout\ & (\pro0|e0|reg0|Mux16~4_combout\ $ (\pro0|e0|reg0|Mux21~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|e0|reg0|Mux16~4_combout\,
	datad => \pro0|e0|reg0|Mux21~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\);

-- Location: LCCOMB_X22_Y13_N16
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~6_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\ & 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~6_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~5_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\);

-- Location: LCCOMB_X22_Y13_N12
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~6_combout\ & 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~6_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~5_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6_combout\);

-- Location: LCCOMB_X22_Y13_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[204]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6_combout\) # ((\pro0|e0|y[14]~17_combout\ & ((!\pro0|e0|y[15]~3_combout\) # (!\pro0|e0|y[13]~16_combout\))) # 
-- (!\pro0|e0|y[14]~17_combout\ & ((\pro0|e0|y[13]~16_combout\) # (\pro0|e0|y[15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[14]~17_combout\,
	datab => \pro0|e0|y[13]~16_combout\,
	datac => \pro0|e0|y[15]~3_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204));

-- Location: LCCOMB_X21_Y17_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[153]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\) # 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\) # (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153));

-- Location: LCCOMB_X22_Y17_N16
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~7_combout\ & 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~7_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\);

-- Location: LCCOMB_X22_Y17_N14
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~7_combout\ & 
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~7_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\);

-- Location: LCCOMB_X21_Y17_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[119]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119));

-- Location: LCCOMB_X22_Y17_N4
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~7_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~7_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\);

-- Location: LCCOMB_X22_Y17_N12
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ = \pro0|e0|y[1]~1_combout\ $ (((\pro0|e0|y[15]~3_combout\ & \pro0|e0|y[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|y[1]~1_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\);

-- Location: LCCOMB_X24_Y16_N24
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (!\pro0|e0|reg_out[2]~35_combout\ & (\pro0|e0|reg_out[15]~29_combout\ & (!\pro0|e0|reg_out[0]~19_combout\ & !\pro0|e0|reg_out[1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[2]~35_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|reg_out[0]~19_combout\,
	datad => \pro0|e0|reg_out[1]~9_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X24_Y16_N2
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\pro0|e0|reg_out[3]~41_combout\ & (!\pro0|e0|reg_out[15]~29_combout\ & \pro0|e0|reg_out[4]~47_combout\)) 
-- # (!\pro0|e0|reg_out[3]~41_combout\ & (\pro0|e0|reg_out[15]~29_combout\ & !\pro0|e0|reg_out[4]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[3]~41_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \pro0|e0|reg_out[4]~47_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X24_Y16_N12
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pro0|e0|reg_out[6]~59_combout\ & (\pro0|e0|reg_out[5]~53_combout\ & !\pro0|e0|reg_out[15]~29_combout\)) 
-- # (!\pro0|e0|reg_out[6]~59_combout\ & (!\pro0|e0|reg_out[5]~53_combout\ & \pro0|e0|reg_out[15]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[6]~59_combout\,
	datab => \pro0|e0|reg_out[5]~53_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X24_Y16_N26
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pro0|e0|reg_out[7]~69_combout\ & (!\pro0|e0|reg_out[15]~29_combout\ & \pro0|e0|reg_out[8]~75_combout\)) 
-- # (!\pro0|e0|reg_out[7]~69_combout\ & (\pro0|e0|reg_out[15]~29_combout\ & !\pro0|e0|reg_out[8]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[7]~69_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|reg_out[8]~75_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X24_Y16_N28
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\pro0|e0|reg_out[15]~29_combout\ & (!\pro0|e0|reg_out[9]~81_combout\ & 
-- !\pro0|e0|reg_out[10]~87_combout\)) # (!\pro0|e0|reg_out[15]~29_combout\ & (\pro0|e0|reg_out[9]~81_combout\ & \pro0|e0|reg_out[10]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~29_combout\,
	datab => \pro0|e0|reg_out[9]~81_combout\,
	datac => \pro0|e0|reg_out[10]~87_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X24_Y16_N20
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & ((\pro0|e0|reg_out[11]~93_combout\ & (!\pro0|e0|reg_out[15]~29_combout\ & 
-- \pro0|e0|reg_out[12]~99_combout\)) # (!\pro0|e0|reg_out[11]~93_combout\ & (\pro0|e0|reg_out[15]~29_combout\ & !\pro0|e0|reg_out[12]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[11]~93_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|reg_out[12]~99_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\);

-- Location: LCCOMB_X22_Y20_N4
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\ = \pro0|e0|reg_out[15]~29_combout\ $ (\pro0|e0|reg_out[13]~105_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|reg_out[13]~105_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\);

-- Location: LCCOMB_X23_Y20_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X23_Y20_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X23_Y17_N10
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ = \pro0|e0|y[15]~3_combout\ $ (\pro0|e0|y[3]~7_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|y[3]~7_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\);

-- Location: LCCOMB_X24_Y17_N26
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ = \pro0|e0|y[2]~5_combout\ $ (((\pro0|e0|y[15]~3_combout\ & ((\pro0|e0|y[0]~2_combout\) # (\pro0|e0|y[1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|e0|y[1]~1_combout\,
	datad => \pro0|e0|y[2]~5_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\);

-- Location: LCCOMB_X25_Y17_N28
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ = \pro0|e0|y[4]~9_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~2_combout\ & ((\pro0|e0|y[3]~7_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~2_combout\ & (\pro0|e0|y[15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|y[4]~9_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~2_combout\,
	datad => \pro0|e0|y[3]~7_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\);

-- Location: LCCOMB_X22_Y17_N24
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ = \pro0|e0|y[6]~13_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~3_combout\ & (\pro0|e0|y[5]~11_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~3_combout\ & ((\pro0|e0|y[15]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~11_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|y[6]~13_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~3_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\);

-- Location: LCCOMB_X22_Y17_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[102]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\) # 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\) # (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102));

-- Location: LCCOMB_X22_Y17_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[51]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\) # 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\) # (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51));

-- Location: LCCOMB_X22_Y17_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17));

-- Location: LCCOMB_X24_Y16_N30
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ & ((\pro0|e0|reg_out[14]~111_combout\ & (!\pro0|e0|reg_out[15]~29_combout\ & 
-- \pro0|e0|reg_out[13]~105_combout\)) # (!\pro0|e0|reg_out[14]~111_combout\ & (\pro0|e0|reg_out[15]~29_combout\ & !\pro0|e0|reg_out[13]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[14]~111_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\,
	datad => \pro0|e0|reg_out[13]~105_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\);

-- Location: LCCOMB_X23_Y20_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17))) # (!\pro0|e0|y[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\);

-- Location: LCCOMB_X23_Y20_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\) # (!\pro0|e0|y[0]~2_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\) # (!\pro0|e0|y[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\);

-- Location: LCCOMB_X23_Y20_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\ $ (((\pro0|e0|y[0]~2_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17) & 
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\);

-- Location: LCCOMB_X24_Y16_N4
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\ = \pro0|e0|reg_out[14]~111_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ & ((\pro0|e0|reg_out[13]~105_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ & (\pro0|e0|reg_out[15]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[14]~111_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\,
	datad => \pro0|e0|reg_out[13]~105_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\);

-- Location: LCCOMB_X24_Y16_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\) # (!\pro0|e0|y[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\);

-- Location: LCCOMB_X23_Y20_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\);

-- Location: LCCOMB_X23_Y20_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X23_Y20_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X23_Y20_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\);

-- Location: LCCOMB_X23_Y20_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\);

-- Location: LCCOMB_X24_Y16_N8
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\ = \pro0|e0|reg_out[12]~99_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (\pro0|e0|reg_out[11]~93_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & ((\pro0|e0|reg_out[15]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[11]~93_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|reg_out[12]~99_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\);

-- Location: LCCOMB_X23_Y20_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X23_Y20_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X23_Y20_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X22_Y20_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\);

-- Location: LCCOMB_X22_Y20_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\);

-- Location: LCCOMB_X22_Y20_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\);

-- Location: LCCOMB_X22_Y20_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\);

-- Location: LCCOMB_X22_Y20_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\ & ((GND) # (!\pro0|e0|y[0]~2_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\ & (\pro0|e0|y[0]~2_combout\ $ (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X22_Y20_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X22_Y20_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X23_Y20_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\);

-- Location: LCCOMB_X22_Y20_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X22_Y20_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X22_Y20_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\);

-- Location: LCCOMB_X22_Y20_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\);

-- Location: LCCOMB_X22_Y17_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[68]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68));

-- Location: LCCOMB_X22_Y20_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13_combout\);

-- Location: LCCOMB_X22_Y20_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\);

-- Location: LCCOMB_X22_Y21_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\ & ((GND) # (!\pro0|e0|y[0]~2_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\ & (\pro0|e0|y[0]~2_combout\ $ (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X22_Y21_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X22_Y21_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X22_Y21_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X22_Y21_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\);

-- Location: LCCOMB_X22_Y21_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\);

-- Location: LCCOMB_X22_Y21_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X21_Y21_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\);

-- Location: LCCOMB_X22_Y21_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\);

-- Location: LCCOMB_X22_Y21_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\);

-- Location: LCCOMB_X22_Y17_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[85]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\) # (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85));

-- Location: LCCOMB_X22_Y21_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\);

-- Location: LCCOMB_X21_Y21_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\ & ((GND) # (!\pro0|e0|y[0]~2_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\ & (\pro0|e0|y[0]~2_combout\ $ (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X21_Y21_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X21_Y21_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X21_Y21_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\);

-- Location: LCCOMB_X22_Y21_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15_combout\);

-- Location: LCCOMB_X21_Y21_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X21_Y21_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22_combout\);

-- Location: LCCOMB_X21_Y21_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\);

-- Location: LCCOMB_X22_Y21_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25_combout\);

-- Location: LCCOMB_X21_Y21_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\);

-- Location: LCCOMB_X22_Y21_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\);

-- Location: LCCOMB_X21_Y20_N24
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\ = \pro0|e0|reg_out[8]~75_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\pro0|e0|reg_out[7]~69_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pro0|e0|reg_out[15]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[7]~69_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datad => \pro0|e0|reg_out[8]~75_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\);

-- Location: LCCOMB_X20_Y21_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X20_Y21_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # (GND))))) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\);

-- Location: LCCOMB_X20_Y21_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\);

-- Location: LCCOMB_X20_Y21_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X20_Y21_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\);

-- Location: LCCOMB_X21_Y21_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\);

-- Location: LCCOMB_X22_Y17_N10
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ = \pro0|e0|y[15]~3_combout\ $ (\pro0|e0|y[5]~11_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|y[5]~11_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~3_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\);

-- Location: LCCOMB_X21_Y21_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33_combout\);

-- Location: LCCOMB_X20_Y21_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\);

-- Location: LCCOMB_X24_Y19_N20
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\pro0|e0|reg_out[7]~69_combout\ $ (\pro0|e0|reg_out[15]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \pro0|e0|reg_out[7]~69_combout\,
	datad => \pro0|e0|reg_out[15]~29_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\);

-- Location: LCCOMB_X21_Y19_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))))) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X21_Y19_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X21_Y19_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X21_Y19_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\);

-- Location: LCCOMB_X21_Y19_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\);

-- Location: LCCOMB_X21_Y19_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\);

-- Location: LCCOMB_X21_Y19_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\);

-- Location: LCCOMB_X21_Y17_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[136]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153)) # (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136));

-- Location: LCCOMB_X21_Y19_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ = !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\);

-- Location: LCCOMB_X20_Y19_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\);

-- Location: LCCOMB_X20_Y19_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\);

-- Location: LCCOMB_X21_Y19_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38_combout\);

-- Location: LCCOMB_X21_Y19_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\);

-- Location: LCCOMB_X21_Y19_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\);

-- Location: LCCOMB_X21_Y19_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\);

-- Location: LCCOMB_X21_Y17_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\);

-- Location: LCCOMB_X24_Y19_N26
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\ = \pro0|e0|reg_out[6]~59_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pro0|e0|reg_out[5]~53_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\pro0|e0|reg_out[15]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~29_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \pro0|e0|reg_out[6]~59_combout\,
	datad => \pro0|e0|reg_out[5]~53_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\);

-- Location: LCCOMB_X20_Y19_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X20_Y19_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))))) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X20_Y19_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X20_Y19_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X20_Y19_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X20_Y19_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # (GND))))) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\);

-- Location: LCCOMB_X20_Y19_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\);

-- Location: LCCOMB_X20_Y19_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\);

-- Location: LCCOMB_X20_Y19_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\);

-- Location: LCCOMB_X20_Y19_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\);

-- Location: LCCOMB_X22_Y13_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[170]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170));

-- Location: LCCOMB_X20_Y19_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\);

-- Location: LCCOMB_X20_Y19_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\);

-- Location: LCCOMB_X21_Y19_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48_combout\);

-- Location: LCCOMB_X21_Y17_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\);

-- Location: LCCOMB_X18_Y16_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\);

-- Location: LCCOMB_X20_Y21_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\);

-- Location: LCCOMB_X20_Y21_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\);

-- Location: LCCOMB_X19_Y17_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\);

-- Location: LCCOMB_X19_Y17_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52_combout\);

-- Location: LCCOMB_X21_Y17_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\);

-- Location: LCCOMB_X19_Y17_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~15_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\);

-- Location: LCCOMB_X23_Y18_N20
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\pro0|e0|reg_out[5]~53_combout\ $ (\pro0|e0|reg_out[15]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \pro0|e0|reg_out[5]~53_combout\,
	datad => \pro0|e0|reg_out[15]~29_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\);

-- Location: LCCOMB_X20_Y16_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X20_Y16_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X20_Y16_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X20_Y16_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\);

-- Location: LCCOMB_X20_Y16_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\);

-- Location: LCCOMB_X20_Y16_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\);

-- Location: LCCOMB_X20_Y16_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\);

-- Location: LCCOMB_X20_Y16_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ = !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\);

-- Location: LCCOMB_X20_Y16_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55_combout\);

-- Location: LCCOMB_X20_Y16_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\);

-- Location: LCCOMB_X20_Y16_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\);

-- Location: LCCOMB_X21_Y17_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\);

-- Location: LCCOMB_X19_Y17_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\);

-- Location: LCCOMB_X20_Y17_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\);

-- Location: LCCOMB_X19_Y17_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\);

-- Location: LCCOMB_X18_Y16_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~16_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\);

-- Location: LCCOMB_X19_Y15_N4
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\ = \pro0|e0|reg_out[4]~47_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (\pro0|e0|reg_out[3]~41_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\pro0|e0|reg_out[15]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[4]~47_combout\,
	datab => \pro0|e0|reg_out[3]~41_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\);

-- Location: LCCOMB_X19_Y16_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X19_Y16_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X19_Y16_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X19_Y16_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X19_Y16_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\);

-- Location: LCCOMB_X19_Y16_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\);

-- Location: LCCOMB_X19_Y16_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\);

-- Location: LCCOMB_X19_Y16_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\);

-- Location: LCCOMB_X19_Y16_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\);

-- Location: LCCOMB_X19_Y16_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\);

-- Location: LCCOMB_X19_Y16_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\);

-- Location: LCCOMB_X22_Y13_N30
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\ = (\pro0|co|c0|Rb_N~combout\ & (\pro0|e0|reg0|Mux16~4_combout\ $ (\pro0|e0|reg0|Mux20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|e0|reg0|Mux16~4_combout\,
	datad => \pro0|e0|reg0|Mux20~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\);

-- Location: LCCOMB_X21_Y17_N20
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\ & 
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~5_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\);

-- Location: LCCOMB_X19_Y16_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\);

-- Location: LCCOMB_X21_Y17_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[187]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204)) # (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187));

-- Location: LCCOMB_X21_Y17_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\);

-- Location: LCCOMB_X18_Y16_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\);

-- Location: LCCOMB_X18_Y16_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\);

-- Location: LCCOMB_X19_Y17_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\);

-- Location: LCCOMB_X19_Y17_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73_combout\);

-- Location: LCCOMB_X20_Y17_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\);

-- Location: LCCOMB_X19_Y17_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\);

-- Location: LCCOMB_X18_Y16_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76_combout\);

-- Location: LCCOMB_X18_Y17_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\ & ((GND) # (!\pro0|e0|y[0]~2_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\ & (\pro0|e0|y[0]~2_combout\ $ (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X18_Y17_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X18_Y17_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X18_Y17_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X18_Y17_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\);

-- Location: LCCOMB_X18_Y17_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\);

-- Location: LCCOMB_X18_Y17_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\);

-- Location: LCCOMB_X18_Y17_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\);

-- Location: LCCOMB_X18_Y17_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\);

-- Location: LCCOMB_X18_Y17_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\);

-- Location: LCCOMB_X18_Y17_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ = !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\);

-- Location: LCCOMB_X21_Y17_N0
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\ = \pro0|e0|y[15]~3_combout\ $ (\pro0|e0|y[13]~16_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|y[13]~16_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\);

-- Location: LCCOMB_X19_Y16_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\);

-- Location: LCCOMB_X18_Y17_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\);

-- Location: LCCOMB_X19_Y15_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\);

-- Location: LCCOMB_X19_Y16_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\);

-- Location: LCCOMB_X19_Y15_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81_combout\);

-- Location: LCCOMB_X21_Y17_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\);

-- Location: LCCOMB_X19_Y17_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\);

-- Location: LCCOMB_X21_Y16_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\);

-- Location: LCCOMB_X19_Y17_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\);

-- Location: LCCOMB_X19_Y15_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~17_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\);

-- Location: LCCOMB_X19_Y15_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\);

-- Location: LCCOMB_X19_Y15_N24
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\ = \pro0|e0|reg_out[15]~29_combout\ $ (\pro0|e0|reg_out[3]~41_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|reg_out[3]~41_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\);

-- Location: LCCOMB_X19_Y15_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90_combout\);

-- Location: LCCOMB_X27_Y15_N16
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\ = \pro0|e0|reg_out[2]~35_combout\ $ (((\pro0|e0|reg_out[15]~29_combout\ & ((\pro0|e0|reg_out[0]~19_combout\) # (\pro0|e0|reg_out[1]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~29_combout\,
	datab => \pro0|e0|reg_out[0]~19_combout\,
	datac => \pro0|e0|reg_out[1]~9_combout\,
	datad => \pro0|e0|reg_out[2]~35_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\);

-- Location: LCCOMB_X18_Y15_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\) # (GND)))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X18_Y15_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X18_Y15_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X18_Y15_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X18_Y15_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ & VCC)) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\);

-- Location: LCCOMB_X18_Y15_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\);

-- Location: LCCOMB_X18_Y15_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\);

-- Location: LCCOMB_X18_Y15_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\);

-- Location: LCCOMB_X18_Y15_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\);

-- Location: LCCOMB_X18_Y15_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\);

-- Location: LCCOMB_X18_Y15_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\);

-- Location: LCCOMB_X18_Y15_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ & VCC)))) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\);

-- Location: LCCOMB_X18_Y15_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X21_Y15_N8
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~7_combout\ = \pro0|e0|y[14]~17_combout\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6_combout\ & ((\pro0|e0|y[13]~16_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6_combout\ & (\pro0|e0|y[15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|y[13]~16_combout\,
	datac => \pro0|e0|y[14]~17_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~7_combout\);

-- Location: LCCOMB_X19_Y15_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\);

-- Location: LCCOMB_X21_Y17_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\);

-- Location: LCCOMB_X19_Y15_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\);

-- Location: LCCOMB_X19_Y15_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96_combout\);

-- Location: LCCOMB_X21_Y15_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[221]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) = (\pro0|e0|y[15]~3_combout\ & (((!\pro0|e0|y[13]~16_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6_combout\)) # (!\pro0|e0|y[14]~17_combout\))) # 
-- (!\pro0|e0|y[15]~3_combout\ & ((\pro0|e0|y[14]~17_combout\) # ((\pro0|e0|y[13]~16_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|y[13]~16_combout\,
	datac => \pro0|e0|y[14]~17_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221));

-- Location: LCCOMB_X19_Y17_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\);

-- Location: LCCOMB_X21_Y15_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\);

-- Location: LCCOMB_X21_Y16_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\);

-- Location: LCCOMB_X19_Y17_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\);

-- Location: LCCOMB_X18_Y16_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\);

-- Location: LCCOMB_X19_Y15_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~19_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\);

-- Location: LCCOMB_X20_Y15_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\);

-- Location: LCCOMB_X20_Y15_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\);

-- Location: LCCOMB_X20_Y15_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\);

-- Location: LCCOMB_X20_Y15_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\);

-- Location: LCCOMB_X20_Y15_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ & 
-- VCC)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\);

-- Location: LCCOMB_X20_Y15_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\);

-- Location: LCCOMB_X20_Y15_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\);

-- Location: LCCOMB_X20_Y15_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\);

-- Location: LCCOMB_X20_Y15_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ & VCC)))) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # (GND))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\);

-- Location: LCCOMB_X20_Y15_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ = ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\ $ (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~7_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))) # (GND)
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~7_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~7_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~7_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\);

-- Location: LCCOMB_X20_Y15_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ = !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\);

-- Location: LCCOMB_X21_Y18_N0
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~0_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ $ (VCC)
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\ = CARRY(\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~0_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X21_Y18_N2
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\) # (GND)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~3\ = CARRY(((!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~1\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~2_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X21_Y18_N4
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~4_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|op_1~3\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~3\ & ((((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\ = CARRY((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~3\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~3\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~4_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X21_Y18_N6
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\) # (GND)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~7\ = CARRY(((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~5\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~6_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~7\);

-- Location: LCCOMB_X21_Y18_N8
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~8_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|op_1~7\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~7\ & ((((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\ = CARRY((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~7\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~7\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~8_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\);

-- Location: LCCOMB_X21_Y18_N10
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~10_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170) & ((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\) # (GND)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~11\ = CARRY(((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~9\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~10_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~11\);

-- Location: LCCOMB_X21_Y18_N12
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~12_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|op_1~11\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~11\ & ((((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\ = CARRY((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~11\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~11\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~12_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\);

-- Location: LCCOMB_X26_Y18_N0
\pro0|e0|alu0|Div0|auto_generated|divider|quotient[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|quotient[6]~4_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~12_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153) & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(153),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~12_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|quotient[6]~4_combout\);

-- Location: LCCOMB_X26_Y18_N22
\pro0|e0|alu0|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~1_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (((\pro0|co|c0|op[0]~5_combout\) # (\pro0|e0|alu0|Div0|auto_generated|divider|quotient[6]~4_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT6\ & (!\pro0|co|c0|op[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|quotient[6]~4_combout\,
	combout => \pro0|e0|alu0|Mux9~1_combout\);

-- Location: LCCOMB_X26_Y18_N28
\pro0|e0|alu0|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~2_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mux9~1_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153)))) # (!\pro0|e0|alu0|Mux9~1_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT22\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153),
	datad => \pro0|e0|alu0|Mux9~1_combout\,
	combout => \pro0|e0|alu0|Mux9~2_combout\);

-- Location: LCCOMB_X26_Y18_N18
\pro0|e0|alu0|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~9_combout\ = (\pro0|e0|alu0|Mux12~11_combout\ & ((\pro0|e0|alu0|Mux9~8_combout\ & (\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT22\)) # (!\pro0|e0|alu0|Mux9~8_combout\ & ((\pro0|e0|alu0|Mux9~2_combout\))))) # 
-- (!\pro0|e0|alu0|Mux12~11_combout\ & (\pro0|e0|alu0|Mux9~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~11_combout\,
	datab => \pro0|e0|alu0|Mux9~8_combout\,
	datac => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datad => \pro0|e0|alu0|Mux9~2_combout\,
	combout => \pro0|e0|alu0|Mux9~9_combout\);

-- Location: LCCOMB_X26_Y18_N16
\pro0|e0|alu0|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~10_combout\ = (!\pro0|e0|alu0|Mux12~8_combout\ & ((\pro0|e0|alu0|Mux11~16_combout\ & (\pro0|e0|alu0|ShiftRight1~14_combout\)) # (!\pro0|e0|alu0|Mux11~16_combout\ & ((\pro0|e0|alu0|Mux9~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~14_combout\,
	datab => \pro0|e0|alu0|Mux11~16_combout\,
	datac => \pro0|e0|alu0|Mux12~8_combout\,
	datad => \pro0|e0|alu0|Mux9~9_combout\,
	combout => \pro0|e0|alu0|Mux9~10_combout\);

-- Location: LCCOMB_X26_Y18_N26
\pro0|e0|alu0|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~11_combout\ = (\pro0|e0|alu0|Mux9~10_combout\) # ((\pro0|e0|alu0|Mux12~8_combout\ & \pro0|e0|y[6]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~8_combout\,
	datac => \pro0|e0|alu0|Mux9~10_combout\,
	datad => \pro0|e0|y[6]~13_combout\,
	combout => \pro0|e0|alu0|Mux9~11_combout\);

-- Location: LCCOMB_X26_Y15_N2
\pro0|e0|Selector9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector9~2_combout\ = (\pro0|e0|Selector9~0_combout\ & (\pro0|e0|Selector9~1_combout\)) # (!\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|Selector9~1_combout\ & (\mem0|sramContr|dataReaded[6]~7_combout\)) # (!\pro0|e0|Selector9~1_combout\ & 
-- ((\pro0|e0|alu0|Mux9~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~0_combout\,
	datab => \pro0|e0|Selector9~1_combout\,
	datac => \mem0|sramContr|dataReaded[6]~7_combout\,
	datad => \pro0|e0|alu0|Mux9~11_combout\,
	combout => \pro0|e0|Selector9~2_combout\);

-- Location: LCCOMB_X26_Y15_N30
\pro0|e0|Selector9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector9~6_combout\ = (\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|Selector9~2_combout\ & (\pro0|e0|Selector9~5_combout\)) # (!\pro0|e0|Selector9~2_combout\ & ((\pro0|e0|Add0~10_combout\))))) # (!\pro0|e0|Selector9~0_combout\ & 
-- (((\pro0|e0|Selector9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~0_combout\,
	datab => \pro0|e0|Selector9~5_combout\,
	datac => \pro0|e0|Add0~10_combout\,
	datad => \pro0|e0|Selector9~2_combout\,
	combout => \pro0|e0|Selector9~6_combout\);

-- Location: LCFF_X27_Y15_N29
\pro0|e0|reg0|regs[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector9~6_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][6]~regout\);

-- Location: LCCOMB_X26_Y15_N28
\pro0|e0|reg0|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux25~2_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[6][6]~regout\)) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[6][6]~regout\,
	datab => \pro0|e0|reg0|regs[4][6]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux25~2_combout\);

-- Location: LCCOMB_X27_Y15_N14
\pro0|e0|reg0|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux25~3_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux25~2_combout\ & (\pro0|e0|reg0|regs[7][6]~regout\)) # (!\pro0|e0|reg0|Mux25~2_combout\ & ((\pro0|e0|reg0|regs[5][6]~regout\))))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & 
-- (((\pro0|e0|reg0|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[7][6]~regout\,
	datab => \pro0|e0|reg0|regs[5][6]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|e0|reg0|Mux25~2_combout\,
	combout => \pro0|e0|reg0|Mux25~3_combout\);

-- Location: LCFF_X25_Y15_N17
\pro0|e0|reg0|regs[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector9~6_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][6]~regout\);

-- Location: LCFF_X24_Y15_N27
\pro0|e0|reg0|regs[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector9~6_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][6]~regout\);

-- Location: LCFF_X24_Y13_N21
\pro0|e0|reg0|regs[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector9~6_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][6]~regout\);

-- Location: LCCOMB_X24_Y13_N20
\pro0|e0|reg0|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux25~0_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|reg0|regs[1][6]~regout\)) # 
-- (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|regs[0][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[1][6]~regout\,
	datac => \pro0|e0|reg0|regs[0][6]~regout\,
	datad => \pro0|co|c0|addr_b[0]~2_combout\,
	combout => \pro0|e0|reg0|Mux25~0_combout\);

-- Location: LCCOMB_X27_Y15_N30
\pro0|e0|reg0|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux25~1_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|Mux25~0_combout\ & ((\pro0|e0|reg0|regs[3][6]~regout\))) # (!\pro0|e0|reg0|Mux25~0_combout\ & (\pro0|e0|reg0|regs[2][6]~regout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & 
-- (((\pro0|e0|reg0|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[2][6]~regout\,
	datab => \pro0|e0|reg0|regs[3][6]~regout\,
	datac => \pro0|co|c0|addr_b[1]~1_combout\,
	datad => \pro0|e0|reg0|Mux25~0_combout\,
	combout => \pro0|e0|reg0|Mux25~1_combout\);

-- Location: LCCOMB_X26_Y15_N16
\io|regs[8][6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[8][6]~2_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux25~3_combout\)) # (!\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux25~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[2]~3_combout\,
	datac => \pro0|e0|reg0|Mux25~3_combout\,
	datad => \pro0|e0|reg0|Mux25~1_combout\,
	combout => \io|regs[8][6]~2_combout\);

-- Location: LCCOMB_X25_Y14_N26
\pro0|e0|y[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[6]~13_combout\ = (\pro0|co|c0|Rb_N~combout\ & (((\io|regs[8][6]~2_combout\)))) # (!\pro0|co|c0|Rb_N~combout\ & ((\pro0|co|c0|immed[7]~7_combout\) # ((\pro0|e0|y[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|co|c0|immed[7]~7_combout\,
	datac => \pro0|e0|y[6]~12_combout\,
	datad => \io|regs[8][6]~2_combout\,
	combout => \pro0|e0|y[6]~13_combout\);

-- Location: LCCOMB_X29_Y14_N2
\pro0|e0|alu0|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~32_combout\ = \pro0|co|c0|op[0]~5_combout\ $ (\pro0|e0|y[6]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datac => \pro0|e0|y[6]~13_combout\,
	combout => \pro0|e0|alu0|Add0~32_combout\);

-- Location: LCCOMB_X29_Y13_N0
\pro0|e0|alu0|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~36_combout\ = ((\pro0|e0|reg_out[7]~69_combout\ $ (\pro0|e0|alu0|Add0~35_combout\ $ (!\pro0|e0|alu0|Add0~34\)))) # (GND)
-- \pro0|e0|alu0|Add0~37\ = CARRY((\pro0|e0|reg_out[7]~69_combout\ & ((\pro0|e0|alu0|Add0~35_combout\) # (!\pro0|e0|alu0|Add0~34\))) # (!\pro0|e0|reg_out[7]~69_combout\ & (\pro0|e0|alu0|Add0~35_combout\ & !\pro0|e0|alu0|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[7]~69_combout\,
	datab => \pro0|e0|alu0|Add0~35_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~34\,
	combout => \pro0|e0|alu0|Add0~36_combout\,
	cout => \pro0|e0|alu0|Add0~37\);

-- Location: LCCOMB_X21_Y16_N22
\pro0|e0|alu0|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~1_combout\ = (!\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Mux8~0_combout\) # ((\pro0|co|c0|op[2]~7_combout\ & \pro0|e0|alu0|Add0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux8~0_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|alu0|Add0~36_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux8~1_combout\);

-- Location: LCCOMB_X21_Y16_N18
\pro0|e0|alu0|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~3_combout\ = (\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|y[7]~15_combout\)))) # (!\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mux4~4_combout\ & (\pro0|e0|alu0|Mux8~2_combout\)) # (!\pro0|e0|alu0|Mux4~4_combout\ & 
-- ((\pro0|e0|y[7]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux8~2_combout\,
	datab => \pro0|e0|y[7]~15_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux8~3_combout\);

-- Location: LCCOMB_X20_Y13_N0
\pro0|e0|alu0|Add0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~41_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|alu0|Equal1~6_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & 
-- (((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal1~6_combout\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~41_combout\);

-- Location: LCCOMB_X25_Y18_N8
\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ = \pro0|e0|reg_out[15]~29_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & (\pro0|e0|reg0|Mux16~4_combout\)) # (!\pro0|co|c0|Rb_N~combout\ & ((\pro0|co|c0|immed[7]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|Mux16~4_combout\,
	datab => \pro0|co|c0|immed[7]~2_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|co|c0|Rb_N~combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\);

-- Location: LCCOMB_X21_Y18_N14
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~14_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\) # (GND)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~15\ = CARRY(((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136) & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~13\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~14_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~15\);

-- Location: LCCOMB_X21_Y16_N28
\pro0|e0|alu0|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~38_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~14_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(136),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~14_combout\,
	combout => \pro0|e0|alu0|Add0~38_combout\);

-- Location: LCCOMB_X21_Y16_N2
\pro0|e0|alu0|Add0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~39_combout\ = (\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|alu0|Add0~38_combout\))) # (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => \pro0|e0|alu0|Add0~38_combout\,
	combout => \pro0|e0|alu0|Add0~39_combout\);

-- Location: LCCOMB_X21_Y16_N0
\pro0|e0|alu0|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~5_combout\ = (\pro0|e0|alu0|Mux8~4_combout\ & (((\pro0|e0|alu0|Add0~41_combout\)) # (!\pro0|e0|alu0|Mux4~4_combout\))) # (!\pro0|e0|alu0|Mux8~4_combout\ & (\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux8~4_combout\,
	datab => \pro0|e0|alu0|Mux4~4_combout\,
	datac => \pro0|e0|alu0|Add0~41_combout\,
	datad => \pro0|e0|alu0|Add0~39_combout\,
	combout => \pro0|e0|alu0|Mux8~5_combout\);

-- Location: LCCOMB_X21_Y16_N26
\pro0|e0|alu0|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~6_combout\ = (\pro0|co|c0|op[1]~9_combout\ & ((\pro0|e0|alu0|Mux8~3_combout\) # ((!\pro0|e0|alu0|Mux4~5_combout\)))) # (!\pro0|co|c0|op[1]~9_combout\ & (((\pro0|e0|alu0|Mux4~5_combout\ & \pro0|e0|alu0|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[1]~9_combout\,
	datab => \pro0|e0|alu0|Mux8~3_combout\,
	datac => \pro0|e0|alu0|Mux4~5_combout\,
	datad => \pro0|e0|alu0|Mux8~5_combout\,
	combout => \pro0|e0|alu0|Mux8~6_combout\);

-- Location: LCCOMB_X21_Y16_N14
\pro0|e0|alu0|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux8~9_combout\ = (\pro0|e0|alu0|Mux4~5_combout\ & (((\pro0|e0|alu0|Mux8~6_combout\)))) # (!\pro0|e0|alu0|Mux4~5_combout\ & ((\pro0|e0|alu0|Mux8~6_combout\ & (\pro0|e0|alu0|Mux8~8_combout\)) # (!\pro0|e0|alu0|Mux8~6_combout\ & 
-- ((\pro0|e0|alu0|Mux8~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux8~8_combout\,
	datab => \pro0|e0|alu0|Mux8~1_combout\,
	datac => \pro0|e0|alu0|Mux4~5_combout\,
	datad => \pro0|e0|alu0|Mux8~6_combout\,
	combout => \pro0|e0|alu0|Mux8~9_combout\);

-- Location: LCCOMB_X22_Y14_N26
\pro0|co|Add1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~29_combout\ = (!\pro0|co|process_0~1_combout\ & ((\pro0|co|Add1~28_combout\) # ((\pro0|co|c0|sequencing_mode~2_combout\ & \pro0|e0|alu0|Mux8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|Add1~28_combout\,
	datab => \pro0|co|c0|sequencing_mode~2_combout\,
	datac => \pro0|co|process_0~1_combout\,
	datad => \pro0|e0|alu0|Mux8~9_combout\,
	combout => \pro0|co|Add1~29_combout\);

-- Location: LCCOMB_X16_Y15_N28
\pro0|co|c0|Equal15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|Equal15~4_combout\ = (\pro0|co|c0|Equal15~3_combout\) # (\pro0|co|c0|Equal15~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|co|c0|Equal15~3_combout\,
	datad => \pro0|co|c0|Equal15~2_combout\,
	combout => \pro0|co|c0|Equal15~4_combout\);

-- Location: LCCOMB_X16_Y15_N18
\pro0|co|pc_reg[14]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[14]~1_combout\ = (\SW~combout\(9)) # ((\pro0|co|process_0~0_combout\ & ((\pro0|co|c0|Equal15~1_combout\) # (\pro0|co|c0|Equal15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal15~1_combout\,
	datab => \pro0|co|c0|Equal15~4_combout\,
	datac => \SW~combout\(9),
	datad => \pro0|co|process_0~0_combout\,
	combout => \pro0|co|pc_reg[14]~1_combout\);

-- Location: LCFF_X22_Y14_N27
\pro0|co|pc_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|Add1~29_combout\,
	ena => \pro0|co|pc_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(7));

-- Location: LCCOMB_X19_Y14_N14
\pro0|e0|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Add0~14_combout\ = (\pro0|co|pc_reg\(8) & (!\pro0|e0|Add0~13\)) # (!\pro0|co|pc_reg\(8) & ((\pro0|e0|Add0~13\) # (GND)))
-- \pro0|e0|Add0~15\ = CARRY((!\pro0|e0|Add0~13\) # (!\pro0|co|pc_reg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(8),
	datad => VCC,
	cin => \pro0|e0|Add0~13\,
	combout => \pro0|e0|Add0~14_combout\,
	cout => \pro0|e0|Add0~15\);

-- Location: LCCOMB_X19_Y14_N16
\pro0|e0|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Add0~16_combout\ = (\pro0|co|pc_reg\(9) & (\pro0|e0|Add0~15\ $ (GND))) # (!\pro0|co|pc_reg\(9) & (!\pro0|e0|Add0~15\ & VCC))
-- \pro0|e0|Add0~17\ = CARRY((\pro0|co|pc_reg\(9) & !\pro0|e0|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(9),
	datad => VCC,
	cin => \pro0|e0|Add0~15\,
	combout => \pro0|e0|Add0~16_combout\,
	cout => \pro0|e0|Add0~17\);

-- Location: LCCOMB_X19_Y14_N18
\pro0|e0|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Add0~18_combout\ = (\pro0|co|pc_reg\(10) & (!\pro0|e0|Add0~17\)) # (!\pro0|co|pc_reg\(10) & ((\pro0|e0|Add0~17\) # (GND)))
-- \pro0|e0|Add0~19\ = CARRY((!\pro0|e0|Add0~17\) # (!\pro0|co|pc_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(10),
	datad => VCC,
	cin => \pro0|e0|Add0~17\,
	combout => \pro0|e0|Add0~18_combout\,
	cout => \pro0|e0|Add0~19\);

-- Location: LCCOMB_X23_Y12_N16
\mem0|sramContr|dataReaded[10]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[10]~13_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & (\SRAM_DQ[15]~15\ & ((\pro0|e0|alu0|Mux15~10_combout\)))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & (((\SRAM_DQ[10]~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datab => \SRAM_DQ[15]~15\,
	datac => \SRAM_DQ[10]~10\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[10]~13_combout\);

-- Location: LCCOMB_X23_Y12_N14
\mem0|sramContr|dataReaded[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[10]~14_combout\ = (\mem0|sramContr|dataReaded[10]~13_combout\) # ((\SRAM_DQ[7]~7\ & !\mem0|sramContr|SRAM_UB_N~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_DQ[7]~7\,
	datac => \mem0|sramContr|dataReaded[10]~13_combout\,
	datad => \mem0|sramContr|SRAM_UB_N~3_combout\,
	combout => \mem0|sramContr|dataReaded[10]~14_combout\);

-- Location: LCCOMB_X26_Y20_N0
\pro0|e0|alu0|ShiftRight1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~15_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[15]~29_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[14]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[14]~111_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~15_combout\);

-- Location: LCCOMB_X26_Y20_N6
\pro0|e0|alu0|ShiftRight1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~16_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & (\pro0|e0|alu0|ShiftRight1~14_combout\)) # (!\pro0|e0|alu0|Add2~2_combout\ & (((\pro0|e0|alu0|ShiftRight1~15_combout\ & !\pro0|e0|alu0|Add2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~14_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~15_combout\,
	datac => \pro0|e0|alu0|Add2~3_combout\,
	datad => \pro0|e0|alu0|Add2~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~16_combout\);

-- Location: LCCOMB_X26_Y13_N4
\pro0|e0|alu0|Add0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~61_combout\ = \pro0|co|c0|op[0]~5_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux22~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datab => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|reg0|Mux22~4_combout\,
	combout => \pro0|e0|alu0|Add0~61_combout\);

-- Location: LCCOMB_X29_Y13_N2
\pro0|e0|alu0|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~52_combout\ = (\pro0|e0|alu0|Add0~51_combout\ & ((\pro0|e0|reg_out[8]~75_combout\ & (\pro0|e0|alu0|Add0~37\ & VCC)) # (!\pro0|e0|reg_out[8]~75_combout\ & (!\pro0|e0|alu0|Add0~37\)))) # (!\pro0|e0|alu0|Add0~51_combout\ & 
-- ((\pro0|e0|reg_out[8]~75_combout\ & (!\pro0|e0|alu0|Add0~37\)) # (!\pro0|e0|reg_out[8]~75_combout\ & ((\pro0|e0|alu0|Add0~37\) # (GND)))))
-- \pro0|e0|alu0|Add0~53\ = CARRY((\pro0|e0|alu0|Add0~51_combout\ & (!\pro0|e0|reg_out[8]~75_combout\ & !\pro0|e0|alu0|Add0~37\)) # (!\pro0|e0|alu0|Add0~51_combout\ & ((!\pro0|e0|alu0|Add0~37\) # (!\pro0|e0|reg_out[8]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~51_combout\,
	datab => \pro0|e0|reg_out[8]~75_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~37\,
	combout => \pro0|e0|alu0|Add0~52_combout\,
	cout => \pro0|e0|alu0|Add0~53\);

-- Location: LCCOMB_X29_Y13_N4
\pro0|e0|alu0|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~62_combout\ = ((\pro0|e0|reg_out[9]~81_combout\ $ (\pro0|e0|alu0|Add0~61_combout\ $ (!\pro0|e0|alu0|Add0~53\)))) # (GND)
-- \pro0|e0|alu0|Add0~63\ = CARRY((\pro0|e0|reg_out[9]~81_combout\ & ((\pro0|e0|alu0|Add0~61_combout\) # (!\pro0|e0|alu0|Add0~53\))) # (!\pro0|e0|reg_out[9]~81_combout\ & (\pro0|e0|alu0|Add0~61_combout\ & !\pro0|e0|alu0|Add0~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[9]~81_combout\,
	datab => \pro0|e0|alu0|Add0~61_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~53\,
	combout => \pro0|e0|alu0|Add0~62_combout\,
	cout => \pro0|e0|alu0|Add0~63\);

-- Location: LCCOMB_X29_Y13_N6
\pro0|e0|alu0|Add0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~65_combout\ = (\pro0|e0|alu0|Add0~64_combout\ & ((\pro0|e0|reg_out[10]~87_combout\ & (\pro0|e0|alu0|Add0~63\ & VCC)) # (!\pro0|e0|reg_out[10]~87_combout\ & (!\pro0|e0|alu0|Add0~63\)))) # (!\pro0|e0|alu0|Add0~64_combout\ & 
-- ((\pro0|e0|reg_out[10]~87_combout\ & (!\pro0|e0|alu0|Add0~63\)) # (!\pro0|e0|reg_out[10]~87_combout\ & ((\pro0|e0|alu0|Add0~63\) # (GND)))))
-- \pro0|e0|alu0|Add0~66\ = CARRY((\pro0|e0|alu0|Add0~64_combout\ & (!\pro0|e0|reg_out[10]~87_combout\ & !\pro0|e0|alu0|Add0~63\)) # (!\pro0|e0|alu0|Add0~64_combout\ & ((!\pro0|e0|alu0|Add0~63\) # (!\pro0|e0|reg_out[10]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~64_combout\,
	datab => \pro0|e0|reg_out[10]~87_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~63\,
	combout => \pro0|e0|alu0|Add0~65_combout\,
	cout => \pro0|e0|alu0|Add0~66\);

-- Location: LCCOMB_X27_Y19_N28
\pro0|e0|alu0|ShiftLeft0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~22_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[7]~69_combout\)) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[8]~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[7]~69_combout\,
	datac => \pro0|e0|y[0]~2_combout\,
	datad => \pro0|e0|reg_out[8]~75_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X27_Y19_N2
\pro0|e0|alu0|ShiftLeft0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~29_combout\ = (\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|ShiftLeft0~22_combout\))) # (!\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|ShiftLeft0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~28_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~22_combout\,
	datad => \pro0|e0|y[1]~1_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X26_Y19_N4
\pro0|e0|alu0|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~7_combout\ = (\pro0|e0|y[3]~7_combout\) # ((\pro0|e0|y[15]~3_combout\) # ((\pro0|e0|y[4]~9_combout\) # (!\pro0|co|c0|op[2]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|y[4]~9_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux4~7_combout\);

-- Location: LCCOMB_X27_Y19_N16
\pro0|e0|alu0|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~3_combout\ = (\pro0|e0|alu0|Mux5~2_combout\ & ((\pro0|e0|alu0|ShiftLeft0~29_combout\) # ((\pro0|e0|alu0|Mux4~7_combout\)))) # (!\pro0|e0|alu0|Mux5~2_combout\ & (((!\pro0|e0|alu0|Mux4~7_combout\ & \pro0|e0|alu0|ShiftLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux5~2_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~29_combout\,
	datac => \pro0|e0|alu0|Mux4~7_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~17_combout\,
	combout => \pro0|e0|alu0|Mux5~3_combout\);

-- Location: LCCOMB_X27_Y18_N2
\pro0|e0|alu0|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~6_combout\ = (\pro0|e0|alu0|Mux5~5_combout\ & ((\pro0|e0|alu0|Add0~65_combout\) # ((!\pro0|e0|alu0|Mux12~32_combout\)))) # (!\pro0|e0|alu0|Mux5~5_combout\ & (((\pro0|e0|alu0|Mux5~3_combout\ & \pro0|e0|alu0|Mux12~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux5~5_combout\,
	datab => \pro0|e0|alu0|Add0~65_combout\,
	datac => \pro0|e0|alu0|Mux5~3_combout\,
	datad => \pro0|e0|alu0|Mux12~32_combout\,
	combout => \pro0|e0|alu0|Mux5~6_combout\);

-- Location: LCCOMB_X29_Y18_N20
\pro0|e0|alu0|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~11_combout\ = (\pro0|co|c0|op[0]~5_combout\ & (!\pro0|e0|alu0|Mux4~5_combout\ & (\pro0|co|c0|op[2]~7_combout\ & \pro0|e0|y[15]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|e0|alu0|Mux4~5_combout\,
	datac => \pro0|co|c0|op[2]~7_combout\,
	datad => \pro0|e0|y[15]~3_combout\,
	combout => \pro0|e0|alu0|Mux4~11_combout\);

-- Location: LCCOMB_X29_Y18_N6
\pro0|e0|alu0|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~12_combout\ = (\pro0|e0|alu0|Mux4~11_combout\) # ((\pro0|co|c0|Equal3~4_combout\ & (\pro0|e0|alu0|Mux12~33_combout\ & \pro0|e0|alu0|Mux4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal3~4_combout\,
	datab => \pro0|e0|alu0|Mux12~33_combout\,
	datac => \pro0|e0|alu0|Mux4~11_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux4~12_combout\);

-- Location: LCCOMB_X27_Y18_N24
\pro0|e0|alu0|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~13_combout\ = (\pro0|e0|alu0|Mux4~32_combout\ & ((\pro0|e0|alu0|Mux4~5_combout\) # ((\pro0|co|c0|op[1]~9_combout\ & \pro0|e0|alu0|Mux4~12_combout\)))) # (!\pro0|e0|alu0|Mux4~32_combout\ & (((\pro0|co|c0|op[1]~9_combout\ & 
-- \pro0|e0|alu0|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~32_combout\,
	datab => \pro0|e0|alu0|Mux4~5_combout\,
	datac => \pro0|co|c0|op[1]~9_combout\,
	datad => \pro0|e0|alu0|Mux4~12_combout\,
	combout => \pro0|e0|alu0|Mux4~13_combout\);

-- Location: LCCOMB_X21_Y14_N14
\pro0|e0|alu0|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~15_combout\ = (\pro0|co|c0|op[1]~9_combout\ & (\pro0|co|c0|op[2]~7_combout\)) # (!\pro0|co|c0|op[1]~9_combout\ & ((\pro0|e0|alu0|Mux4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|co|c0|op[1]~9_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux4~15_combout\);

-- Location: LCCOMB_X25_Y18_N30
\pro0|e0|alu0|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~9_combout\ = (\pro0|e0|alu0|Mux4~15_combout\ & (((\pro0|co|c0|op[1]~9_combout\)))) # (!\pro0|e0|alu0|Mux4~15_combout\ & ((\pro0|co|c0|op[1]~9_combout\ & (\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT26\)) # 
-- (!\pro0|co|c0|op[1]~9_combout\ & ((\pro0|e0|y[2]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~15_combout\,
	datab => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datac => \pro0|co|c0|op[1]~9_combout\,
	datad => \pro0|e0|y[2]~5_combout\,
	combout => \pro0|e0|alu0|Mux5~9_combout\);

-- Location: LCCOMB_X26_Y13_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(85) = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(85));

-- Location: LCCOMB_X21_Y18_N16
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~16_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|op_1~15\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~15\ & ((((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119))))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\ = CARRY((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~15\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~15\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~16_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\);

-- Location: LCCOMB_X21_Y18_N18
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~18_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\) # (GND)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~19\ = CARRY(((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~17\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~18_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~19\);

-- Location: LCCOMB_X21_Y18_N20
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~20_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|op_1~19\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85))))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~19\ & ((((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85))))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\ = CARRY((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~19\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~19\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~20_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\);

-- Location: LCCOMB_X19_Y18_N18
\pro0|e0|alu0|Div0|auto_generated|divider|quotient[10]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|quotient[10]~6_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~20_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(85),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~20_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|quotient[10]~6_combout\);

-- Location: LCCOMB_X19_Y18_N0
\pro0|e0|alu0|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~7_combout\ = (\pro0|co|c0|op[2]~7_combout\ & ((\pro0|co|c0|op[0]~5_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|quotient[10]~6_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & (!\pro0|co|c0|op[0]~5_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|co|c0|op[0]~5_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|quotient[10]~6_combout\,
	combout => \pro0|e0|alu0|Mux5~7_combout\);

-- Location: LCCOMB_X19_Y18_N22
\pro0|e0|alu0|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~8_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mux5~7_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(85)))) # (!\pro0|e0|alu0|Mux5~7_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT26\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \pro0|co|c0|op[0]~5_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(85),
	datad => \pro0|e0|alu0|Mux5~7_combout\,
	combout => \pro0|e0|alu0|Mux5~8_combout\);

-- Location: LCCOMB_X19_Y18_N28
\pro0|e0|alu0|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~10_combout\ = (\pro0|e0|alu0|Mux4~15_combout\ & ((\pro0|e0|alu0|Mux5~9_combout\ & (\pro0|e0|reg_out[10]~87_combout\)) # (!\pro0|e0|alu0|Mux5~9_combout\ & ((\pro0|e0|alu0|Mux5~8_combout\))))) # (!\pro0|e0|alu0|Mux4~15_combout\ & 
-- (((\pro0|e0|alu0|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[10]~87_combout\,
	datab => \pro0|e0|alu0|Mux4~15_combout\,
	datac => \pro0|e0|alu0|Mux5~9_combout\,
	datad => \pro0|e0|alu0|Mux5~8_combout\,
	combout => \pro0|e0|alu0|Mux5~10_combout\);

-- Location: LCCOMB_X19_Y18_N26
\pro0|e0|alu0|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~11_combout\ = (\pro0|e0|alu0|Mux4~10_combout\ & (((!\pro0|e0|alu0|Mux4~13_combout\)))) # (!\pro0|e0|alu0|Mux4~10_combout\ & ((\pro0|e0|alu0|Mux4~13_combout\ & (\pro0|e0|y[10]~20_combout\)) # (!\pro0|e0|alu0|Mux4~13_combout\ & 
-- ((\pro0|e0|alu0|Mux5~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~10_combout\,
	datab => \pro0|e0|y[10]~20_combout\,
	datac => \pro0|e0|alu0|Mux4~13_combout\,
	datad => \pro0|e0|alu0|Mux5~10_combout\,
	combout => \pro0|e0|alu0|Mux5~11_combout\);

-- Location: LCCOMB_X19_Y18_N16
\pro0|e0|alu0|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~12_combout\ = (\pro0|e0|alu0|Mux4~14_combout\ & ((\pro0|e0|alu0|Mux5~11_combout\ & ((\pro0|e0|alu0|Mux5~6_combout\))) # (!\pro0|e0|alu0|Mux5~11_combout\ & (\pro0|e0|alu0|ShiftRight1~16_combout\)))) # (!\pro0|e0|alu0|Mux4~14_combout\ & 
-- (((\pro0|e0|alu0|Mux5~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~14_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~16_combout\,
	datac => \pro0|e0|alu0|Mux5~6_combout\,
	datad => \pro0|e0|alu0|Mux5~11_combout\,
	combout => \pro0|e0|alu0|Mux5~12_combout\);

-- Location: LCCOMB_X19_Y18_N24
\pro0|e0|alu0|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux5~13_combout\ = (!\pro0|e0|alu0|Mux4~16_combout\ & \pro0|e0|alu0|Mux5~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~16_combout\,
	datac => \pro0|e0|alu0|Mux5~12_combout\,
	combout => \pro0|e0|alu0|Mux5~13_combout\);

-- Location: LCCOMB_X23_Y12_N28
\pro0|e0|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector5~0_combout\ = (\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector9~0_combout\) # ((\mem0|sramContr|dataReaded[10]~14_combout\)))) # (!\pro0|e0|Selector9~1_combout\ & (!\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|alu0|Mux5~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~1_combout\,
	datab => \pro0|e0|Selector9~0_combout\,
	datac => \mem0|sramContr|dataReaded[10]~14_combout\,
	datad => \pro0|e0|alu0|Mux5~13_combout\,
	combout => \pro0|e0|Selector5~0_combout\);

-- Location: LCCOMB_X23_Y12_N30
\pro0|e0|Selector5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector5~1_combout\ = (\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|Selector5~0_combout\ & (\io|regs_rtl_0|auto_generated|ram_block1a6\)) # (!\pro0|e0|Selector5~0_combout\ & ((\pro0|e0|Add0~18_combout\))))) # (!\pro0|e0|Selector9~0_combout\ & 
-- (((\pro0|e0|Selector5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|regs_rtl_0|auto_generated|ram_block1a6\,
	datab => \pro0|e0|Selector9~0_combout\,
	datac => \pro0|e0|Add0~18_combout\,
	datad => \pro0|e0|Selector5~0_combout\,
	combout => \pro0|e0|Selector5~1_combout\);

-- Location: LCCOMB_X22_Y12_N0
\pro0|e0|Selector5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector5~2_combout\ = (\pro0|e0|Selector7~5_combout\ & (\io|regs_rtl_0_bypass\(23))) # (!\pro0|e0|Selector7~5_combout\ & ((\pro0|e0|Selector5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector7~5_combout\,
	datab => \io|regs_rtl_0_bypass\(23),
	datad => \pro0|e0|Selector5~1_combout\,
	combout => \pro0|e0|Selector5~2_combout\);

-- Location: LCFF_X22_Y12_N15
\pro0|e0|reg0|regs[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector5~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[5][1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[5][10]~regout\);

-- Location: LCCOMB_X23_Y11_N18
\pro0|e0|reg_out[10]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[10]~82_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg0|regs[6][10]~regout\) # (\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs[4][10]~regout\ & 
-- ((!\pro0|co|c0|addr_a[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[4][10]~regout\,
	datab => \pro0|e0|reg0|regs[6][10]~regout\,
	datac => \pro0|co|c0|addr_a[1]~1_combout\,
	datad => \pro0|co|c0|addr_a[0]~2_combout\,
	combout => \pro0|e0|reg_out[10]~82_combout\);

-- Location: LCCOMB_X22_Y12_N2
\pro0|e0|reg_out[10]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[10]~83_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg_out[10]~82_combout\ & ((\pro0|e0|reg0|regs[7][10]~regout\))) # (!\pro0|e0|reg_out[10]~82_combout\ & (\pro0|e0|reg0|regs[5][10]~regout\)))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|e0|reg_out[10]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[0]~2_combout\,
	datab => \pro0|e0|reg0|regs[5][10]~regout\,
	datac => \pro0|e0|reg0|regs[7][10]~regout\,
	datad => \pro0|e0|reg_out[10]~82_combout\,
	combout => \pro0|e0|reg_out[10]~83_combout\);

-- Location: LCCOMB_X23_Y13_N22
\pro0|e0|reg_out[10]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[10]~84_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg0|regs[1][10]~regout\))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|e0|reg0|regs[0][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[0][10]~regout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[1][10]~regout\,
	datad => \pro0|co|c0|addr_a[0]~2_combout\,
	combout => \pro0|e0|reg_out[10]~84_combout\);

-- Location: LCCOMB_X23_Y13_N10
\pro0|e0|reg_out[10]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[10]~85_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg_out[10]~84_combout\ & (\pro0|e0|reg0|regs[3][10]~regout\)) # (!\pro0|e0|reg_out[10]~84_combout\ & ((\pro0|e0|reg0|regs[2][10]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg_out[10]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[3][10]~regout\,
	datab => \pro0|co|c0|addr_a[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[2][10]~regout\,
	datad => \pro0|e0|reg_out[10]~84_combout\,
	combout => \pro0|e0|reg_out[10]~85_combout\);

-- Location: LCCOMB_X23_Y13_N20
\pro0|e0|reg_out[10]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[10]~86_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & (\pro0|co|c0|sel_reg_out~combout\)) # (!\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|co|c0|sel_reg_out~combout\ & (\pro0|e0|reg_out[15]~21_combout\)) # (!\pro0|co|c0|sel_reg_out~combout\ 
-- & ((\pro0|e0|reg_out[10]~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~0_combout\,
	datab => \pro0|co|c0|sel_reg_out~combout\,
	datac => \pro0|e0|reg_out[15]~21_combout\,
	datad => \pro0|e0|reg_out[10]~85_combout\,
	combout => \pro0|e0|reg_out[10]~86_combout\);

-- Location: LCCOMB_X23_Y13_N6
\pro0|e0|reg_out[10]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[10]~87_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg_out[10]~86_combout\ & ((\pro0|e0|reg_out[15]~28_combout\))) # (!\pro0|e0|reg_out[10]~86_combout\ & (\pro0|e0|reg_out[10]~83_combout\)))) # 
-- (!\pro0|co|c0|addr_a[2]~0_combout\ & (((\pro0|e0|reg_out[10]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[2]~0_combout\,
	datab => \pro0|e0|reg_out[10]~83_combout\,
	datac => \pro0|e0|reg_out[10]~86_combout\,
	datad => \pro0|e0|reg_out[15]~28_combout\,
	combout => \pro0|e0|reg_out[10]~87_combout\);

-- Location: LCCOMB_X29_Y13_N8
\pro0|e0|alu0|Add0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~68_combout\ = ((\pro0|e0|reg_out[11]~93_combout\ $ (\pro0|e0|alu0|Add0~67_combout\ $ (!\pro0|e0|alu0|Add0~66\)))) # (GND)
-- \pro0|e0|alu0|Add0~69\ = CARRY((\pro0|e0|reg_out[11]~93_combout\ & ((\pro0|e0|alu0|Add0~67_combout\) # (!\pro0|e0|alu0|Add0~66\))) # (!\pro0|e0|reg_out[11]~93_combout\ & (\pro0|e0|alu0|Add0~67_combout\ & !\pro0|e0|alu0|Add0~66\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[11]~93_combout\,
	datab => \pro0|e0|alu0|Add0~67_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Add0~66\,
	combout => \pro0|e0|alu0|Add0~68_combout\,
	cout => \pro0|e0|alu0|Add0~69\);

-- Location: LCCOMB_X27_Y18_N16
\pro0|e0|alu0|Mux4~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~22_combout\ = (\pro0|e0|alu0|Mux4~17_combout\ & ((\pro0|e0|alu0|Mux4~21_combout\) # ((!\pro0|e0|alu0|Mux12~32_combout\)))) # (!\pro0|e0|alu0|Mux4~17_combout\ & (((\pro0|e0|alu0|Add0~68_combout\ & \pro0|e0|alu0|Mux12~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~21_combout\,
	datab => \pro0|e0|alu0|Mux4~17_combout\,
	datac => \pro0|e0|alu0|Add0~68_combout\,
	datad => \pro0|e0|alu0|Mux12~32_combout\,
	combout => \pro0|e0|alu0|Mux4~22_combout\);

-- Location: LCCOMB_X22_Y15_N30
\pro0|e0|alu0|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~10_combout\ = (!\pro0|e0|alu0|Mux4~5_combout\ & (((!\pro0|e0|alu0|Mux12~33_combout\) # (!\pro0|e0|alu0|Mux4~4_combout\)) # (!\pro0|co|c0|op[1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[1]~9_combout\,
	datab => \pro0|e0|alu0|Mux4~5_combout\,
	datac => \pro0|e0|alu0|Mux4~4_combout\,
	datad => \pro0|e0|alu0|Mux12~33_combout\,
	combout => \pro0|e0|alu0|Mux4~10_combout\);

-- Location: LCCOMB_X29_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[68]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(68) = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\) # (!\pro0|e0|alu0|Equal1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datac => \pro0|e0|alu0|Equal1~9_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(68));

-- Location: LCCOMB_X21_Y18_N22
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~22_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\) # (GND)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~23\ = CARRY(((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68) & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~21\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~22_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~23\);

-- Location: LCCOMB_X26_Y18_N12
\pro0|e0|alu0|Mux4~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~23_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~22_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68)) # ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(68),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~22_combout\,
	combout => \pro0|e0|alu0|Mux4~23_combout\);

-- Location: LCCOMB_X26_Y18_N30
\pro0|e0|alu0|Mux4~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~24_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (((\pro0|co|c0|op[0]~5_combout\) # (!\pro0|e0|alu0|Mux4~23_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\pro0|co|c0|op[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Mux4~23_combout\,
	combout => \pro0|e0|alu0|Mux4~24_combout\);

-- Location: LCCOMB_X26_Y18_N24
\pro0|e0|alu0|Mux4~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~25_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mux4~24_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(68)))) # (!\pro0|e0|alu0|Mux4~24_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT27\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Mux4~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(68),
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Mux4~24_combout\,
	combout => \pro0|e0|alu0|Mux4~25_combout\);

-- Location: LCCOMB_X27_Y18_N26
\pro0|e0|alu0|Mux4~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~27_combout\ = (\pro0|e0|alu0|Mux4~26_combout\ & (((\pro0|e0|reg_out[11]~93_combout\)) # (!\pro0|e0|alu0|Mux4~15_combout\))) # (!\pro0|e0|alu0|Mux4~26_combout\ & (\pro0|e0|alu0|Mux4~15_combout\ & ((\pro0|e0|alu0|Mux4~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~26_combout\,
	datab => \pro0|e0|alu0|Mux4~15_combout\,
	datac => \pro0|e0|reg_out[11]~93_combout\,
	datad => \pro0|e0|alu0|Mux4~25_combout\,
	combout => \pro0|e0|alu0|Mux4~27_combout\);

-- Location: LCCOMB_X27_Y18_N28
\pro0|e0|alu0|Mux4~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~28_combout\ = (\pro0|e0|alu0|Mux4~13_combout\ & (!\pro0|e0|alu0|Mux4~10_combout\ & (\pro0|e0|y[11]~21_combout\))) # (!\pro0|e0|alu0|Mux4~13_combout\ & ((\pro0|e0|alu0|Mux4~10_combout\) # ((\pro0|e0|alu0|Mux4~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~13_combout\,
	datab => \pro0|e0|alu0|Mux4~10_combout\,
	datac => \pro0|e0|y[11]~21_combout\,
	datad => \pro0|e0|alu0|Mux4~27_combout\,
	combout => \pro0|e0|alu0|Mux4~28_combout\);

-- Location: LCCOMB_X27_Y18_N22
\pro0|e0|alu0|Mux4~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~29_combout\ = (\pro0|e0|alu0|Mux4~14_combout\ & ((\pro0|e0|alu0|Mux4~28_combout\ & ((\pro0|e0|alu0|Mux4~22_combout\))) # (!\pro0|e0|alu0|Mux4~28_combout\ & (\pro0|e0|alu0|ShiftRight1~21_combout\)))) # (!\pro0|e0|alu0|Mux4~14_combout\ & 
-- (((\pro0|e0|alu0|Mux4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~14_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~21_combout\,
	datac => \pro0|e0|alu0|Mux4~22_combout\,
	datad => \pro0|e0|alu0|Mux4~28_combout\,
	combout => \pro0|e0|alu0|Mux4~29_combout\);

-- Location: LCCOMB_X27_Y18_N10
\pro0|e0|alu0|Mux4~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~30_combout\ = (!\pro0|e0|alu0|Mux4~16_combout\ & \pro0|e0|alu0|Mux4~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux4~16_combout\,
	datad => \pro0|e0|alu0|Mux4~29_combout\,
	combout => \pro0|e0|alu0|Mux4~30_combout\);

-- Location: LCCOMB_X27_Y18_N8
\pro0|co|Add1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~45_combout\ = (!\pro0|co|process_0~1_combout\ & ((\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|e0|alu0|Mux4~30_combout\))) # (!\pro0|co|c0|sequencing_mode~2_combout\ & (\pro0|co|Add1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|process_0~1_combout\,
	datab => \pro0|co|c0|sequencing_mode~2_combout\,
	datac => \pro0|co|Add1~44_combout\,
	datad => \pro0|e0|alu0|Mux4~30_combout\,
	combout => \pro0|co|Add1~45_combout\);

-- Location: LCFF_X27_Y18_N9
\pro0|co|pc_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|Add1~45_combout\,
	ena => \pro0|co|pc_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(11));

-- Location: LCCOMB_X19_Y14_N20
\pro0|e0|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Add0~20_combout\ = (\pro0|co|pc_reg\(11) & (\pro0|e0|Add0~19\ $ (GND))) # (!\pro0|co|pc_reg\(11) & (!\pro0|e0|Add0~19\ & VCC))
-- \pro0|e0|Add0~21\ = CARRY((\pro0|co|pc_reg\(11) & !\pro0|e0|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(11),
	datad => VCC,
	cin => \pro0|e0|Add0~19\,
	combout => \pro0|e0|Add0~20_combout\,
	cout => \pro0|e0|Add0~21\);

-- Location: LCCOMB_X23_Y14_N28
\pro0|e0|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector4~0_combout\ = (\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|Selector9~1_combout\) # ((\pro0|e0|Add0~20_combout\)))) # (!\pro0|e0|Selector9~0_combout\ & (!\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|alu0|Mux4~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~0_combout\,
	datab => \pro0|e0|Selector9~1_combout\,
	datac => \pro0|e0|Add0~20_combout\,
	datad => \pro0|e0|alu0|Mux4~30_combout\,
	combout => \pro0|e0|Selector4~0_combout\);

-- Location: LCCOMB_X23_Y14_N2
\pro0|e0|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector4~1_combout\ = (\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector4~0_combout\ & (\io|regs_rtl_0|auto_generated|ram_block1a5\)) # (!\pro0|e0|Selector4~0_combout\ & ((\mem0|sramContr|dataReaded[11]~16_combout\))))) # 
-- (!\pro0|e0|Selector9~1_combout\ & (((\pro0|e0|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|regs_rtl_0|auto_generated|ram_block1a5\,
	datab => \pro0|e0|Selector9~1_combout\,
	datac => \mem0|sramContr|dataReaded[11]~16_combout\,
	datad => \pro0|e0|Selector4~0_combout\,
	combout => \pro0|e0|Selector4~1_combout\);

-- Location: LCCOMB_X25_Y15_N2
\pro0|e0|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector4~2_combout\ = (\pro0|e0|Selector7~5_combout\ & (\io|regs_rtl_0_bypass\(22))) # (!\pro0|e0|Selector7~5_combout\ & ((\pro0|e0|Selector4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|Selector7~5_combout\,
	datac => \io|regs_rtl_0_bypass\(22),
	datad => \pro0|e0|Selector4~1_combout\,
	combout => \pro0|e0|Selector4~2_combout\);

-- Location: LCFF_X25_Y15_N3
\pro0|e0|reg0|regs[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|Selector4~2_combout\,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][11]~regout\);

-- Location: LCFF_X26_Y16_N17
\pro0|e0|reg0|regs[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector4~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][11]~regout\);

-- Location: LCCOMB_X26_Y16_N18
\pro0|e0|reg0|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux20~2_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|regs[1][11]~regout\) # ((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|e0|reg0|regs[0][11]~regout\ & 
-- !\pro0|co|c0|addr_b[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[1][11]~regout\,
	datab => \pro0|co|c0|addr_b[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[0][11]~regout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux20~2_combout\);

-- Location: LCCOMB_X26_Y16_N16
\pro0|e0|reg0|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux20~3_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|Mux20~2_combout\ & (\pro0|e0|reg0|regs[3][11]~regout\)) # (!\pro0|e0|reg0|Mux20~2_combout\ & ((\pro0|e0|reg0|regs[2][11]~regout\))))) # (!\pro0|co|c0|addr_b[1]~1_combout\ 
-- & (((\pro0|e0|reg0|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[3][11]~regout\,
	datac => \pro0|e0|reg0|regs[2][11]~regout\,
	datad => \pro0|e0|reg0|Mux20~2_combout\,
	combout => \pro0|e0|reg0|Mux20~3_combout\);

-- Location: LCCOMB_X26_Y15_N4
\pro0|e0|reg0|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux20~0_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[6][11]~regout\)) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[0]~2_combout\,
	datab => \pro0|e0|reg0|regs[6][11]~regout\,
	datac => \pro0|e0|reg0|regs[4][11]~regout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux20~0_combout\);

-- Location: LCCOMB_X22_Y13_N18
\pro0|e0|reg0|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux20~1_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux20~0_combout\ & ((\pro0|e0|reg0|regs[7][11]~regout\))) # (!\pro0|e0|reg0|Mux20~0_combout\ & (\pro0|e0|reg0|regs[5][11]~regout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ 
-- & (((\pro0|e0|reg0|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[5][11]~regout\,
	datab => \pro0|e0|reg0|regs[7][11]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|e0|reg0|Mux20~0_combout\,
	combout => \pro0|e0|reg0|Mux20~1_combout\);

-- Location: LCCOMB_X22_Y13_N28
\pro0|e0|reg0|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux20~4_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux20~1_combout\))) # (!\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux20~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|Mux20~3_combout\,
	datac => \pro0|co|c0|addr_b[2]~3_combout\,
	datad => \pro0|e0|reg0|Mux20~1_combout\,
	combout => \pro0|e0|reg0|Mux20~4_combout\);

-- Location: LCCOMB_X23_Y12_N4
\mem0|sramContr|dataReaded[12]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[12]~17_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & (((\SRAM_DQ[15]~15\ & \pro0|e0|alu0|Mux15~10_combout\)))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & (\SRAM_DQ[12]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datab => \SRAM_DQ[12]~12\,
	datac => \SRAM_DQ[15]~15\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[12]~17_combout\);

-- Location: LCCOMB_X23_Y12_N22
\mem0|sramContr|dataReaded[12]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[12]~18_combout\ = (\mem0|sramContr|dataReaded[12]~17_combout\) # ((\SRAM_DQ[7]~7\ & !\mem0|sramContr|SRAM_UB_N~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_DQ[7]~7\,
	datac => \mem0|sramContr|dataReaded[12]~17_combout\,
	datad => \mem0|sramContr|SRAM_UB_N~3_combout\,
	combout => \mem0|sramContr|dataReaded[12]~18_combout\);

-- Location: LCCOMB_X30_Y13_N2
\pro0|e0|alu0|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~9_combout\ = (\pro0|co|c0|op[1]~9_combout\ & (\pro0|co|c0|op[2]~7_combout\ & ((\pro0|co|c0|op[0]~5_combout\) # (!\pro0|e0|y[15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|co|c0|op[0]~5_combout\,
	datac => \pro0|co|c0|op[1]~9_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux3~9_combout\);

-- Location: LCCOMB_X30_Y13_N0
\pro0|e0|alu0|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~8_combout\ = (\pro0|co|c0|op[1]~9_combout\ & ((\pro0|e0|y[15]~3_combout\) # (!\pro0|co|c0|op[2]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|co|c0|op[1]~9_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux3~8_combout\);

-- Location: LCCOMB_X30_Y13_N24
\pro0|e0|alu0|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~10_combout\ = (\pro0|e0|alu0|Mux3~8_combout\ & ((\pro0|e0|alu0|ShiftRight0~8_combout\) # (!\pro0|e0|alu0|Mux3~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux3~9_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|e0|alu0|Mux3~8_combout\,
	combout => \pro0|e0|alu0|Mux3~10_combout\);

-- Location: LCCOMB_X26_Y20_N4
\pro0|e0|alu0|ShiftRight1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~13_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[13]~105_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[12]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[12]~99_combout\,
	datac => \pro0|e0|reg_out[13]~105_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~13_combout\);

-- Location: LCCOMB_X26_Y20_N8
\pro0|e0|alu0|ShiftRight1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~23_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|Add2~3_combout\ & (\pro0|e0|alu0|ShiftRight1~15_combout\)) # (!\pro0|e0|alu0|Add2~3_combout\ & ((\pro0|e0|alu0|ShiftRight1~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~3_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~15_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~13_combout\,
	datad => \pro0|e0|alu0|Add2~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~23_combout\);

-- Location: LCCOMB_X27_Y19_N26
\pro0|e0|alu0|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~11_combout\ = (\pro0|e0|y[3]~7_combout\) # ((!\pro0|e0|y[2]~5_combout\ & \pro0|e0|y[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datac => \pro0|e0|y[3]~7_combout\,
	datad => \pro0|e0|y[1]~1_combout\,
	combout => \pro0|e0|alu0|Mux3~11_combout\);

-- Location: LCCOMB_X27_Y19_N20
\pro0|e0|alu0|ShiftLeft0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~28_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[9]~81_combout\)) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[10]~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[9]~81_combout\,
	datac => \pro0|e0|y[0]~2_combout\,
	datad => \pro0|e0|reg_out[10]~87_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X26_Y17_N26
\pro0|e0|alu0|Mux3~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~25_combout\ = (\pro0|e0|y[3]~7_combout\) # ((\pro0|e0|y[2]~4_combout\) # ((\io|regs[7][2]~6_combout\ & \pro0|co|c0|Rb_N~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|regs[7][2]~6_combout\,
	datab => \pro0|e0|y[3]~7_combout\,
	datac => \pro0|co|c0|Rb_N~combout\,
	datad => \pro0|e0|y[2]~4_combout\,
	combout => \pro0|e0|alu0|Mux3~25_combout\);

-- Location: LCCOMB_X27_Y19_N0
\pro0|e0|alu0|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~12_combout\ = (\pro0|e0|alu0|Mux3~11_combout\ & (((\pro0|e0|alu0|ShiftLeft0~28_combout\) # (\pro0|e0|alu0|Mux3~25_combout\)))) # (!\pro0|e0|alu0|Mux3~11_combout\ & (\pro0|e0|alu0|ShiftLeft0~32_combout\ & 
-- ((!\pro0|e0|alu0|Mux3~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~32_combout\,
	datab => \pro0|e0|alu0|Mux3~11_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~28_combout\,
	datad => \pro0|e0|alu0|Mux3~25_combout\,
	combout => \pro0|e0|alu0|Mux3~12_combout\);

-- Location: LCCOMB_X27_Y19_N22
\pro0|e0|alu0|ShiftLeft0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~9_combout\ = (!\pro0|e0|y[1]~1_combout\ & (!\pro0|e0|y[0]~2_combout\ & \pro0|e0|reg_out[0]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|y[1]~1_combout\,
	datac => \pro0|e0|y[0]~2_combout\,
	datad => \pro0|e0|reg_out[0]~19_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X27_Y19_N14
\pro0|e0|alu0|ShiftLeft0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~33_combout\ = (\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|ShiftLeft0~9_combout\))) # (!\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|ShiftLeft0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~12_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~9_combout\,
	datac => \pro0|e0|y[2]~5_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X27_Y19_N24
\pro0|e0|alu0|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~13_combout\ = (\pro0|e0|alu0|Mux3~12_combout\ & (((\pro0|e0|alu0|ShiftLeft0~33_combout\) # (!\pro0|e0|alu0|Mux3~25_combout\)))) # (!\pro0|e0|alu0|Mux3~12_combout\ & (\pro0|e0|alu0|ShiftLeft0~23_combout\ & 
-- ((\pro0|e0|alu0|Mux3~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~23_combout\,
	datab => \pro0|e0|alu0|Mux3~12_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~33_combout\,
	datad => \pro0|e0|alu0|Mux3~25_combout\,
	combout => \pro0|e0|alu0|Mux3~13_combout\);

-- Location: LCCOMB_X27_Y19_N6
\pro0|e0|alu0|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~14_combout\ = (\pro0|e0|alu0|Mux3~13_combout\ & !\pro0|e0|y[4]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|alu0|Mux3~13_combout\,
	datad => \pro0|e0|y[4]~9_combout\,
	combout => \pro0|e0|alu0|Mux3~14_combout\);

-- Location: LCCOMB_X30_Y13_N6
\pro0|e0|alu0|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~15_combout\ = (\pro0|e0|alu0|Mux3~9_combout\ & (((\pro0|e0|alu0|Mux3~14_combout\ & !\pro0|e0|alu0|Mux3~8_combout\)))) # (!\pro0|e0|alu0|Mux3~9_combout\ & ((\pro0|e0|alu0|Add0~71_combout\) # ((\pro0|e0|alu0|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~71_combout\,
	datab => \pro0|e0|alu0|Mux3~9_combout\,
	datac => \pro0|e0|alu0|Mux3~14_combout\,
	datad => \pro0|e0|alu0|Mux3~8_combout\,
	combout => \pro0|e0|alu0|Mux3~15_combout\);

-- Location: LCCOMB_X30_Y17_N6
\pro0|e0|alu0|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~16_combout\ = (\pro0|e0|alu0|Mux3~10_combout\ & ((\pro0|e0|alu0|Mux3~15_combout\ & (\pro0|e0|alu0|Mux3~7_combout\)) # (!\pro0|e0|alu0|Mux3~15_combout\ & ((\pro0|e0|alu0|ShiftRight1~23_combout\))))) # (!\pro0|e0|alu0|Mux3~10_combout\ & 
-- (((\pro0|e0|alu0|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux3~7_combout\,
	datab => \pro0|e0|alu0|Mux3~10_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~23_combout\,
	datad => \pro0|e0|alu0|Mux3~15_combout\,
	combout => \pro0|e0|alu0|Mux3~16_combout\);

-- Location: LCCOMB_X29_Y18_N10
\pro0|e0|alu0|Mux3~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~27_combout\ = (\pro0|co|c0|op_group~2_combout\ & (((!\pro0|e0|alu0|Mux12~32_combout\ & \pro0|co|c0|op[0]~5_combout\)))) # (!\pro0|co|c0|op_group~2_combout\ & (!\pro0|co|c0|Equal3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal3~4_combout\,
	datab => \pro0|e0|alu0|Mux12~32_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|co|c0|op_group~2_combout\,
	combout => \pro0|e0|alu0|Mux3~27_combout\);

-- Location: LCCOMB_X29_Y17_N22
\pro0|e0|alu0|Mux3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~20_combout\ = (\pro0|co|c0|op[1]~9_combout\ & ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT28\) # ((\pro0|e0|alu0|Mux4~15_combout\)))) # (!\pro0|co|c0|op[1]~9_combout\ & (((\pro0|e0|y[4]~9_combout\ & 
-- !\pro0|e0|alu0|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datab => \pro0|e0|y[4]~9_combout\,
	datac => \pro0|co|c0|op[1]~9_combout\,
	datad => \pro0|e0|alu0|Mux4~15_combout\,
	combout => \pro0|e0|alu0|Mux3~20_combout\);

-- Location: LCCOMB_X21_Y18_N24
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~24_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|op_1~23\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~23\ & ((((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\ = CARRY((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~23\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51)) # 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~23\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~24_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\);

-- Location: LCCOMB_X25_Y18_N0
\pro0|e0|alu0|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~17_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~24_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~24_combout\,
	combout => \pro0|e0|alu0|Mux3~17_combout\);

-- Location: LCCOMB_X25_Y18_N2
\pro0|e0|alu0|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~18_combout\ = (\pro0|co|c0|op[0]~5_combout\ & (((\pro0|co|c0|op[2]~7_combout\)))) # (!\pro0|co|c0|op[0]~5_combout\ & ((\pro0|co|c0|op[2]~7_combout\ & ((!\pro0|e0|alu0|Mux3~17_combout\))) # (!\pro0|co|c0|op[2]~7_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datac => \pro0|co|c0|op[2]~7_combout\,
	datad => \pro0|e0|alu0|Mux3~17_combout\,
	combout => \pro0|e0|alu0|Mux3~18_combout\);

-- Location: LCCOMB_X25_Y18_N12
\pro0|e0|alu0|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~19_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mux3~18_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51)))) # (!\pro0|e0|alu0|Mux3~18_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT28\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Mux3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(51),
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Mux3~18_combout\,
	combout => \pro0|e0|alu0|Mux3~19_combout\);

-- Location: LCCOMB_X25_Y18_N6
\pro0|e0|alu0|Mux3~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~21_combout\ = (\pro0|e0|alu0|Mux4~15_combout\ & ((\pro0|e0|alu0|Mux3~20_combout\ & (\pro0|e0|reg_out[12]~99_combout\)) # (!\pro0|e0|alu0|Mux3~20_combout\ & ((\pro0|e0|alu0|Mux3~19_combout\))))) # (!\pro0|e0|alu0|Mux4~15_combout\ & 
-- (((\pro0|e0|alu0|Mux3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~15_combout\,
	datab => \pro0|e0|reg_out[12]~99_combout\,
	datac => \pro0|e0|alu0|Mux3~20_combout\,
	datad => \pro0|e0|alu0|Mux3~19_combout\,
	combout => \pro0|e0|alu0|Mux3~21_combout\);

-- Location: LCCOMB_X25_Y16_N28
\pro0|e0|alu0|Mux3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~22_combout\ = (\pro0|e0|alu0|Mux3~26_combout\ & ((\pro0|e0|alu0|Mux3~27_combout\ & ((\pro0|e0|alu0|Mux3~21_combout\))) # (!\pro0|e0|alu0|Mux3~27_combout\ & (\pro0|e0|alu0|Mux3~16_combout\)))) # (!\pro0|e0|alu0|Mux3~26_combout\ & 
-- (((\pro0|e0|alu0|Mux3~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux3~26_combout\,
	datab => \pro0|e0|alu0|Mux3~16_combout\,
	datac => \pro0|e0|alu0|Mux3~27_combout\,
	datad => \pro0|e0|alu0|Mux3~21_combout\,
	combout => \pro0|e0|alu0|Mux3~22_combout\);

-- Location: LCCOMB_X25_Y16_N10
\pro0|e0|alu0|Mux3~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~23_combout\ = (\pro0|e0|alu0|Mux12~9_combout\ & ((\pro0|e0|reg_out[12]~99_combout\ & ((\pro0|e0|y[12]~18_combout\) # (\pro0|e0|alu0|Mux3~22_combout\))) # (!\pro0|e0|reg_out[12]~99_combout\ & (\pro0|e0|y[12]~18_combout\ & 
-- \pro0|e0|alu0|Mux3~22_combout\)))) # (!\pro0|e0|alu0|Mux12~9_combout\ & (((\pro0|e0|alu0|Mux3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~9_combout\,
	datab => \pro0|e0|reg_out[12]~99_combout\,
	datac => \pro0|e0|y[12]~18_combout\,
	datad => \pro0|e0|alu0|Mux3~22_combout\,
	combout => \pro0|e0|alu0|Mux3~23_combout\);

-- Location: LCCOMB_X25_Y16_N0
\pro0|e0|alu0|Mux3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~24_combout\ = (\pro0|e0|alu0|Mux12~8_combout\ & (\pro0|e0|y[12]~18_combout\)) # (!\pro0|e0|alu0|Mux12~8_combout\ & ((\pro0|e0|alu0|Mux3~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux12~8_combout\,
	datac => \pro0|e0|y[12]~18_combout\,
	datad => \pro0|e0|alu0|Mux3~23_combout\,
	combout => \pro0|e0|alu0|Mux3~24_combout\);

-- Location: LCCOMB_X25_Y16_N18
\pro0|e0|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector3~0_combout\ = (\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector9~0_combout\) # ((\mem0|sramContr|dataReaded[12]~18_combout\)))) # (!\pro0|e0|Selector9~1_combout\ & (!\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|alu0|Mux3~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~1_combout\,
	datab => \pro0|e0|Selector9~0_combout\,
	datac => \mem0|sramContr|dataReaded[12]~18_combout\,
	datad => \pro0|e0|alu0|Mux3~24_combout\,
	combout => \pro0|e0|Selector3~0_combout\);

-- Location: LCCOMB_X25_Y16_N12
\pro0|e0|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector3~1_combout\ = (\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|Selector3~0_combout\ & ((\io|regs_rtl_0|auto_generated|ram_block1a4\))) # (!\pro0|e0|Selector3~0_combout\ & (\pro0|e0|Add0~22_combout\)))) # (!\pro0|e0|Selector9~0_combout\ & 
-- (((\pro0|e0|Selector3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~22_combout\,
	datab => \pro0|e0|Selector9~0_combout\,
	datac => \io|regs_rtl_0|auto_generated|ram_block1a4\,
	datad => \pro0|e0|Selector3~0_combout\,
	combout => \pro0|e0|Selector3~1_combout\);

-- Location: LCCOMB_X25_Y16_N26
\pro0|e0|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector3~2_combout\ = (\pro0|e0|Selector7~5_combout\ & (\io|regs_rtl_0_bypass\(21))) # (!\pro0|e0|Selector7~5_combout\ & ((\pro0|e0|Selector3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|regs_rtl_0_bypass\(21),
	datac => \pro0|e0|Selector7~5_combout\,
	datad => \pro0|e0|Selector3~1_combout\,
	combout => \pro0|e0|Selector3~2_combout\);

-- Location: LCFF_X25_Y12_N1
\pro0|e0|reg0|regs[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector3~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][12]~regout\);

-- Location: LCFF_X25_Y12_N19
\pro0|e0|reg0|regs[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector3~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][12]~regout\);

-- Location: LCCOMB_X25_Y12_N18
\pro0|e0|reg0|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux19~2_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\) # ((\pro0|e0|reg0|regs[1][12]~regout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & (!\pro0|co|c0|addr_b[1]~1_combout\ & 
-- (\pro0|e0|reg0|regs[0][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[0]~2_combout\,
	datab => \pro0|co|c0|addr_b[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[0][12]~regout\,
	datad => \pro0|e0|reg0|regs[1][12]~regout\,
	combout => \pro0|e0|reg0|Mux19~2_combout\);

-- Location: LCCOMB_X25_Y12_N0
\pro0|e0|reg0|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux19~3_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|Mux19~2_combout\ & ((\pro0|e0|reg0|regs[3][12]~regout\))) # (!\pro0|e0|reg0|Mux19~2_combout\ & (\pro0|e0|reg0|regs[2][12]~regout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ 
-- & (((\pro0|e0|reg0|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[2][12]~regout\,
	datab => \pro0|co|c0|addr_b[1]~1_combout\,
	datac => \pro0|e0|reg0|regs[3][12]~regout\,
	datad => \pro0|e0|reg0|Mux19~2_combout\,
	combout => \pro0|e0|reg0|Mux19~3_combout\);

-- Location: LCCOMB_X23_Y14_N26
\pro0|e0|reg0|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux19~0_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[6][12]~regout\)) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[6][12]~regout\,
	datab => \pro0|co|c0|addr_b[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[4][12]~regout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux19~0_combout\);

-- Location: LCCOMB_X25_Y16_N24
\pro0|e0|reg0|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux19~1_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux19~0_combout\ & ((\pro0|e0|reg0|regs[7][12]~regout\))) # (!\pro0|e0|reg0|Mux19~0_combout\ & (\pro0|e0|reg0|regs[5][12]~regout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ 
-- & (((\pro0|e0|reg0|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[5][12]~regout\,
	datab => \pro0|e0|reg0|regs[7][12]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|e0|reg0|Mux19~0_combout\,
	combout => \pro0|e0|reg0|Mux19~1_combout\);

-- Location: LCCOMB_X22_Y13_N4
\pro0|e0|reg0|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux19~4_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux19~1_combout\))) # (!\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux19~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|addr_b[2]~3_combout\,
	datac => \pro0|e0|reg0|Mux19~3_combout\,
	datad => \pro0|e0|reg0|Mux19~1_combout\,
	combout => \pro0|e0|reg0|Mux19~4_combout\);

-- Location: LCCOMB_X22_Y12_N6
\mem0|sramContr|dataReaded[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[13]~19_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & (\SRAM_DQ[15]~15\ & ((\pro0|e0|alu0|Mux15~10_combout\)))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & (((\SRAM_DQ[13]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[15]~15\,
	datab => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datac => \SRAM_DQ[13]~13\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[13]~19_combout\);

-- Location: LCCOMB_X23_Y12_N20
\mem0|sramContr|dataReaded[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[13]~20_combout\ = (\mem0|sramContr|dataReaded[13]~19_combout\) # ((\SRAM_DQ[7]~7\ & !\mem0|sramContr|SRAM_UB_N~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_DQ[7]~7\,
	datac => \mem0|sramContr|dataReaded[13]~19_combout\,
	datad => \mem0|sramContr|SRAM_UB_N~3_combout\,
	combout => \mem0|sramContr|dataReaded[13]~20_combout\);

-- Location: LCCOMB_X16_Y15_N16
\pro0|co|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~52_combout\ = (!\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|co|c0|sequencing_mode.RELATIVE~0_combout\ & (\pro0|co|Add1~50_combout\)) # (!\pro0|co|c0|sequencing_mode.RELATIVE~0_combout\ & ((\pro0|e0|Add0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|Add1~50_combout\,
	datab => \pro0|co|c0|sequencing_mode.RELATIVE~0_combout\,
	datac => \pro0|co|c0|sequencing_mode~2_combout\,
	datad => \pro0|e0|Add0~24_combout\,
	combout => \pro0|co|Add1~52_combout\);

-- Location: LCCOMB_X29_Y15_N26
\pro0|e0|alu0|Mux4~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux4~31_combout\ = (\pro0|co|c0|op[0]~5_combout\) # ((\pro0|co|c0|op[2]~7_combout\ & !\pro0|e0|alu0|ShiftRight0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~8_combout\,
	datad => \pro0|co|c0|op[0]~5_combout\,
	combout => \pro0|e0|alu0|Mux4~31_combout\);

-- Location: LCCOMB_X29_Y15_N10
\pro0|e0|alu0|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~1_combout\ = (\pro0|e0|alu0|Mux2~0_combout\ & ((\pro0|e0|reg_out[15]~29_combout\) # ((!\pro0|e0|alu0|Mux4~31_combout\)))) # (!\pro0|e0|alu0|Mux2~0_combout\ & (((!\pro0|e0|reg_out[13]~105_combout\ & \pro0|e0|alu0|Mux4~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux2~0_combout\,
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|reg_out[13]~105_combout\,
	datad => \pro0|e0|alu0|Mux4~31_combout\,
	combout => \pro0|e0|alu0|Mux2~1_combout\);

-- Location: LCCOMB_X25_Y20_N30
\pro0|e0|alu0|ShiftRight1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~9_combout\ = (\pro0|e0|y[1]~1_combout\ & (\pro0|e0|reg_out[15]~29_combout\ & !\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|y[1]~1_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~9_combout\);

-- Location: LCCOMB_X26_Y20_N22
\pro0|e0|alu0|ShiftRight1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~24_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~9_combout\) # ((\pro0|e0|alu0|ShiftRight1~10_combout\ & !\pro0|e0|alu0|Add2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~10_combout\,
	datab => \pro0|e0|alu0|Add2~3_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~9_combout\,
	datad => \pro0|e0|alu0|Add2~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~24_combout\);

-- Location: LCCOMB_X30_Y17_N24
\pro0|e0|alu0|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~6_combout\ = (\pro0|e0|alu0|Mux2~5_combout\ & ((\pro0|e0|alu0|Mux2~1_combout\) # ((!\pro0|e0|alu0|Mux3~10_combout\)))) # (!\pro0|e0|alu0|Mux2~5_combout\ & (((\pro0|e0|alu0|ShiftRight1~24_combout\ & \pro0|e0|alu0|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux2~5_combout\,
	datab => \pro0|e0|alu0|Mux2~1_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~24_combout\,
	datad => \pro0|e0|alu0|Mux3~10_combout\,
	combout => \pro0|e0|alu0|Mux2~6_combout\);

-- Location: LCCOMB_X29_Y18_N16
\pro0|e0|alu0|Mux3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux3~26_combout\ = (!\pro0|e0|alu0|Mux12~9_combout\ & (((!\pro0|co|c0|op_group~2_combout\ & !\pro0|co|c0|Equal3~4_combout\)) # (!\pro0|e0|alu0|Mux4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op_group~2_combout\,
	datab => \pro0|e0|alu0|Mux4~4_combout\,
	datac => \pro0|e0|alu0|Mux12~9_combout\,
	datad => \pro0|co|c0|Equal3~4_combout\,
	combout => \pro0|e0|alu0|Mux3~26_combout\);

-- Location: LCCOMB_X29_Y17_N0
\pro0|e0|alu0|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~10_combout\ = (\pro0|e0|alu0|Mux4~15_combout\ & (((\pro0|co|c0|op[1]~9_combout\)))) # (!\pro0|e0|alu0|Mux4~15_combout\ & ((\pro0|co|c0|op[1]~9_combout\ & ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT29\))) # 
-- (!\pro0|co|c0|op[1]~9_combout\ & (\pro0|e0|y[5]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~11_combout\,
	datab => \pro0|e0|alu0|Mux4~15_combout\,
	datac => \pro0|co|c0|op[1]~9_combout\,
	datad => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT29\,
	combout => \pro0|e0|alu0|Mux2~10_combout\);

-- Location: LCCOMB_X27_Y14_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(34) = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\) # (!\pro0|e0|alu0|Equal1~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Equal1~7_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(34));

-- Location: LCCOMB_X22_Y17_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51)) # (\pro0|e0|y[3]~7_combout\ $ (\pro0|e0|y[15]~3_combout\ $ 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34));

-- Location: LCCOMB_X21_Y18_N26
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~26_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\) # (GND)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~27\ = CARRY(((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34) & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~25\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~26_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~27\);

-- Location: LCCOMB_X22_Y18_N28
\pro0|e0|alu0|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~7_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~26_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(34),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~26_combout\,
	combout => \pro0|e0|alu0|Mux2~7_combout\);

-- Location: LCCOMB_X22_Y18_N18
\pro0|e0|alu0|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~8_combout\ = (\pro0|co|c0|op[0]~5_combout\ & (\pro0|co|c0|op[2]~7_combout\)) # (!\pro0|co|c0|op[0]~5_combout\ & ((\pro0|co|c0|op[2]~7_combout\ & ((!\pro0|e0|alu0|Mux2~7_combout\))) # (!\pro0|co|c0|op[2]~7_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => \pro0|e0|alu0|Mux2~7_combout\,
	combout => \pro0|e0|alu0|Mux2~8_combout\);

-- Location: LCCOMB_X22_Y18_N12
\pro0|e0|alu0|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~9_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mux2~8_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(34))) # (!\pro0|e0|alu0|Mux2~8_combout\ & 
-- ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT29\))))) # (!\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(34),
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datad => \pro0|e0|alu0|Mux2~8_combout\,
	combout => \pro0|e0|alu0|Mux2~9_combout\);

-- Location: LCCOMB_X22_Y18_N10
\pro0|e0|alu0|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~11_combout\ = (\pro0|e0|alu0|Mux2~10_combout\ & ((\pro0|e0|reg_out[13]~105_combout\) # ((!\pro0|e0|alu0|Mux4~15_combout\)))) # (!\pro0|e0|alu0|Mux2~10_combout\ & (((\pro0|e0|alu0|Mux4~15_combout\ & \pro0|e0|alu0|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[13]~105_combout\,
	datab => \pro0|e0|alu0|Mux2~10_combout\,
	datac => \pro0|e0|alu0|Mux4~15_combout\,
	datad => \pro0|e0|alu0|Mux2~9_combout\,
	combout => \pro0|e0|alu0|Mux2~11_combout\);

-- Location: LCCOMB_X22_Y18_N0
\pro0|e0|alu0|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~12_combout\ = (\pro0|e0|alu0|Mux3~27_combout\ & (((\pro0|e0|alu0|Mux2~11_combout\) # (!\pro0|e0|alu0|Mux3~26_combout\)))) # (!\pro0|e0|alu0|Mux3~27_combout\ & (\pro0|e0|alu0|Mux2~6_combout\ & (\pro0|e0|alu0|Mux3~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux3~27_combout\,
	datab => \pro0|e0|alu0|Mux2~6_combout\,
	datac => \pro0|e0|alu0|Mux3~26_combout\,
	datad => \pro0|e0|alu0|Mux2~11_combout\,
	combout => \pro0|e0|alu0|Mux2~12_combout\);

-- Location: LCCOMB_X22_Y18_N22
\pro0|e0|alu0|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~13_combout\ = (\pro0|e0|y[13]~16_combout\ & ((\pro0|e0|alu0|Mux2~12_combout\) # ((\pro0|e0|alu0|Mux12~9_combout\ & \pro0|e0|reg_out[13]~105_combout\)))) # (!\pro0|e0|y[13]~16_combout\ & (\pro0|e0|alu0|Mux2~12_combout\ & 
-- ((\pro0|e0|reg_out[13]~105_combout\) # (!\pro0|e0|alu0|Mux12~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[13]~16_combout\,
	datab => \pro0|e0|alu0|Mux12~9_combout\,
	datac => \pro0|e0|reg_out[13]~105_combout\,
	datad => \pro0|e0|alu0|Mux2~12_combout\,
	combout => \pro0|e0|alu0|Mux2~13_combout\);

-- Location: LCCOMB_X22_Y18_N16
\pro0|e0|alu0|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux2~14_combout\ = (\pro0|e0|alu0|Mux12~8_combout\ & (\pro0|e0|y[13]~16_combout\)) # (!\pro0|e0|alu0|Mux12~8_combout\ & ((\pro0|e0|alu0|Mux2~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[13]~16_combout\,
	datac => \pro0|e0|alu0|Mux12~8_combout\,
	datad => \pro0|e0|alu0|Mux2~13_combout\,
	combout => \pro0|e0|alu0|Mux2~14_combout\);

-- Location: LCCOMB_X23_Y18_N16
\pro0|co|Add1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~53_combout\ = (!\pro0|co|process_0~1_combout\ & ((\pro0|co|Add1~52_combout\) # ((\pro0|co|c0|sequencing_mode~2_combout\ & \pro0|e0|alu0|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|process_0~1_combout\,
	datab => \pro0|co|Add1~52_combout\,
	datac => \pro0|co|c0|sequencing_mode~2_combout\,
	datad => \pro0|e0|alu0|Mux2~14_combout\,
	combout => \pro0|co|Add1~53_combout\);

-- Location: LCFF_X23_Y18_N17
\pro0|co|pc_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|Add1~53_combout\,
	ena => \pro0|co|pc_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(13));

-- Location: LCCOMB_X19_Y14_N22
\pro0|e0|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Add0~22_combout\ = (\pro0|co|pc_reg\(12) & (!\pro0|e0|Add0~21\)) # (!\pro0|co|pc_reg\(12) & ((\pro0|e0|Add0~21\) # (GND)))
-- \pro0|e0|Add0~23\ = CARRY((!\pro0|e0|Add0~21\) # (!\pro0|co|pc_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(12),
	datad => VCC,
	cin => \pro0|e0|Add0~21\,
	combout => \pro0|e0|Add0~22_combout\,
	cout => \pro0|e0|Add0~23\);

-- Location: LCCOMB_X25_Y14_N28
\pro0|co|c0|immed[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|immed[6]~9_combout\ = (\pro0|co|c0|Equal3~0_combout\ & (((\pro0|co|ir\(6))))) # (!\pro0|co|c0|Equal3~0_combout\ & (\pro0|co|ir\(5) & (!\pro0|co|c0|immed[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(5),
	datab => \pro0|co|c0|immed[1]~1_combout\,
	datac => \pro0|co|ir\(6),
	datad => \pro0|co|c0|Equal3~0_combout\,
	combout => \pro0|co|c0|immed[6]~9_combout\);

-- Location: LCCOMB_X25_Y13_N16
\pro0|co|c0|immed[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|immed[5]~6_combout\ = (\pro0|co|ir\(5) & ((\pro0|co|c0|Equal3~0_combout\) # (!\pro0|co|c0|immed[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal3~0_combout\,
	datab => \pro0|co|ir\(5),
	datad => \pro0|co|c0|immed[1]~1_combout\,
	combout => \pro0|co|c0|immed[5]~6_combout\);

-- Location: LCCOMB_X27_Y17_N22
\pro0|co|c0|immed[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|immed[3]~8_combout\ = (\pro0|co|ir\(3)) # ((\pro0|co|c0|Equal3~1_combout\ & (!\pro0|co|c0|Equal11~1_combout\ & \pro0|co|c0|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal3~1_combout\,
	datab => \pro0|co|c0|Equal11~1_combout\,
	datac => \pro0|co|ir\(3),
	datad => \pro0|co|c0|Equal10~1_combout\,
	combout => \pro0|co|c0|immed[3]~8_combout\);

-- Location: LCCOMB_X16_Y14_N4
\pro0|co|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~6_combout\ = ((\pro0|co|c0|immed[2]~3_combout\ $ (\pro0|e0|Add0~2_combout\ $ (!\pro0|co|Add1~3\)))) # (GND)
-- \pro0|co|Add1~7\ = CARRY((\pro0|co|c0|immed[2]~3_combout\ & ((\pro0|e0|Add0~2_combout\) # (!\pro0|co|Add1~3\))) # (!\pro0|co|c0|immed[2]~3_combout\ & (\pro0|e0|Add0~2_combout\ & !\pro0|co|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[2]~3_combout\,
	datab => \pro0|e0|Add0~2_combout\,
	datad => VCC,
	cin => \pro0|co|Add1~3\,
	combout => \pro0|co|Add1~6_combout\,
	cout => \pro0|co|Add1~7\);

-- Location: LCCOMB_X16_Y14_N8
\pro0|co|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~14_combout\ = ((\pro0|e0|Add0~6_combout\ $ (\pro0|co|c0|immed[4]~5_combout\ $ (!\pro0|co|Add1~11\)))) # (GND)
-- \pro0|co|Add1~15\ = CARRY((\pro0|e0|Add0~6_combout\ & ((\pro0|co|c0|immed[4]~5_combout\) # (!\pro0|co|Add1~11\))) # (!\pro0|e0|Add0~6_combout\ & (\pro0|co|c0|immed[4]~5_combout\ & !\pro0|co|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~6_combout\,
	datab => \pro0|co|c0|immed[4]~5_combout\,
	datad => VCC,
	cin => \pro0|co|Add1~11\,
	combout => \pro0|co|Add1~14_combout\,
	cout => \pro0|co|Add1~15\);

-- Location: LCCOMB_X16_Y14_N12
\pro0|co|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~22_combout\ = ((\pro0|e0|Add0~10_combout\ $ (\pro0|co|c0|immed[6]~9_combout\ $ (!\pro0|co|Add1~19\)))) # (GND)
-- \pro0|co|Add1~23\ = CARRY((\pro0|e0|Add0~10_combout\ & ((\pro0|co|c0|immed[6]~9_combout\) # (!\pro0|co|Add1~19\))) # (!\pro0|e0|Add0~10_combout\ & (\pro0|co|c0|immed[6]~9_combout\ & !\pro0|co|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~10_combout\,
	datab => \pro0|co|c0|immed[6]~9_combout\,
	datad => VCC,
	cin => \pro0|co|Add1~19\,
	combout => \pro0|co|Add1~22_combout\,
	cout => \pro0|co|Add1~23\);

-- Location: LCCOMB_X16_Y14_N24
\pro0|co|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~46_combout\ = ((\pro0|co|c0|immed[7]~2_combout\ $ (\pro0|e0|Add0~22_combout\ $ (!\pro0|co|Add1~43\)))) # (GND)
-- \pro0|co|Add1~47\ = CARRY((\pro0|co|c0|immed[7]~2_combout\ & ((\pro0|e0|Add0~22_combout\) # (!\pro0|co|Add1~43\))) # (!\pro0|co|c0|immed[7]~2_combout\ & (\pro0|e0|Add0~22_combout\ & !\pro0|co|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datab => \pro0|e0|Add0~22_combout\,
	datad => VCC,
	cin => \pro0|co|Add1~43\,
	combout => \pro0|co|Add1~46_combout\,
	cout => \pro0|co|Add1~47\);

-- Location: LCCOMB_X16_Y15_N30
\pro0|co|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~48_combout\ = (\pro0|co|c0|Equal3~3_combout\ & ((\pro0|co|c0|sequencing_mode~1_combout\ & (\pro0|co|Add1~46_combout\)) # (!\pro0|co|c0|sequencing_mode~1_combout\ & ((\pro0|e0|Add0~22_combout\))))) # (!\pro0|co|c0|Equal3~3_combout\ & 
-- (((\pro0|e0|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal3~3_combout\,
	datab => \pro0|co|c0|sequencing_mode~1_combout\,
	datac => \pro0|co|Add1~46_combout\,
	datad => \pro0|e0|Add0~22_combout\,
	combout => \pro0|co|Add1~48_combout\);

-- Location: LCCOMB_X24_Y18_N4
\pro0|co|Add1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~49_combout\ = (!\pro0|co|process_0~1_combout\ & ((\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|e0|alu0|Mux3~24_combout\))) # (!\pro0|co|c0|sequencing_mode~2_combout\ & (\pro0|co|Add1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|process_0~1_combout\,
	datab => \pro0|co|c0|sequencing_mode~2_combout\,
	datac => \pro0|co|Add1~48_combout\,
	datad => \pro0|e0|alu0|Mux3~24_combout\,
	combout => \pro0|co|Add1~49_combout\);

-- Location: LCFF_X24_Y18_N5
\pro0|co|pc_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|Add1~49_combout\,
	ena => \pro0|co|pc_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(12));

-- Location: LCCOMB_X19_Y14_N24
\pro0|e0|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Add0~24_combout\ = (\pro0|co|pc_reg\(13) & (\pro0|e0|Add0~23\ $ (GND))) # (!\pro0|co|pc_reg\(13) & (!\pro0|e0|Add0~23\ & VCC))
-- \pro0|e0|Add0~25\ = CARRY((\pro0|co|pc_reg\(13) & !\pro0|e0|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(13),
	datad => VCC,
	cin => \pro0|e0|Add0~23\,
	combout => \pro0|e0|Add0~24_combout\,
	cout => \pro0|e0|Add0~25\);

-- Location: LCCOMB_X23_Y12_N18
\pro0|e0|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector2~0_combout\ = (\pro0|e0|Selector9~1_combout\ & (\pro0|e0|Selector9~0_combout\)) # (!\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector9~0_combout\ & (\pro0|e0|Add0~24_combout\)) # (!\pro0|e0|Selector9~0_combout\ & 
-- ((\pro0|e0|alu0|Mux2~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~1_combout\,
	datab => \pro0|e0|Selector9~0_combout\,
	datac => \pro0|e0|Add0~24_combout\,
	datad => \pro0|e0|alu0|Mux2~14_combout\,
	combout => \pro0|e0|Selector2~0_combout\);

-- Location: LCCOMB_X23_Y12_N0
\pro0|e0|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector2~1_combout\ = (\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector2~0_combout\ & (\io|regs_rtl_0|auto_generated|ram_block1a3\)) # (!\pro0|e0|Selector2~0_combout\ & ((\mem0|sramContr|dataReaded[13]~20_combout\))))) # 
-- (!\pro0|e0|Selector9~1_combout\ & (((\pro0|e0|Selector2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~1_combout\,
	datab => \io|regs_rtl_0|auto_generated|ram_block1a3\,
	datac => \mem0|sramContr|dataReaded[13]~20_combout\,
	datad => \pro0|e0|Selector2~0_combout\,
	combout => \pro0|e0|Selector2~1_combout\);

-- Location: LCCOMB_X23_Y12_N2
\pro0|e0|Selector2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector2~2_combout\ = (\pro0|e0|Selector7~5_combout\ & (\io|regs_rtl_0_bypass\(20))) # (!\pro0|e0|Selector7~5_combout\ & ((\pro0|e0|Selector2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|Selector7~5_combout\,
	datac => \io|regs_rtl_0_bypass\(20),
	datad => \pro0|e0|Selector2~1_combout\,
	combout => \pro0|e0|Selector2~2_combout\);

-- Location: LCFF_X26_Y10_N31
\pro0|e0|reg0|regs[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector2~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][13]~regout\);

-- Location: LCFF_X26_Y10_N17
\pro0|e0|reg0|regs[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector2~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][13]~regout\);

-- Location: LCFF_X24_Y13_N27
\pro0|e0|reg0|regs[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector2~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][13]~regout\);

-- Location: LCCOMB_X24_Y13_N26
\pro0|e0|reg0|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux18~2_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|reg0|regs[1][13]~regout\)) # 
-- (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|regs[0][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[1][13]~regout\,
	datac => \pro0|e0|reg0|regs[0][13]~regout\,
	datad => \pro0|co|c0|addr_b[0]~2_combout\,
	combout => \pro0|e0|reg0|Mux18~2_combout\);

-- Location: LCCOMB_X25_Y13_N4
\pro0|e0|reg0|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux18~3_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|Mux18~2_combout\ & (\pro0|e0|reg0|regs[3][13]~regout\)) # (!\pro0|e0|reg0|Mux18~2_combout\ & ((\pro0|e0|reg0|regs[2][13]~regout\))))) # (!\pro0|co|c0|addr_b[1]~1_combout\ 
-- & (((\pro0|e0|reg0|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[3][13]~regout\,
	datac => \pro0|e0|reg0|regs[2][13]~regout\,
	datad => \pro0|e0|reg0|Mux18~2_combout\,
	combout => \pro0|e0|reg0|Mux18~3_combout\);

-- Location: LCCOMB_X24_Y14_N16
\pro0|e0|reg0|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux18~0_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[6][13]~regout\)) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[6][13]~regout\,
	datab => \pro0|co|c0|addr_b[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[4][13]~regout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux18~0_combout\);

-- Location: LCCOMB_X24_Y14_N26
\pro0|e0|reg0|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux18~1_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux18~0_combout\ & ((\pro0|e0|reg0|regs[7][13]~regout\))) # (!\pro0|e0|reg0|Mux18~0_combout\ & (\pro0|e0|reg0|regs[5][13]~regout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ 
-- & (((\pro0|e0|reg0|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[5][13]~regout\,
	datab => \pro0|co|c0|addr_b[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[7][13]~regout\,
	datad => \pro0|e0|reg0|Mux18~0_combout\,
	combout => \pro0|e0|reg0|Mux18~1_combout\);

-- Location: LCCOMB_X25_Y13_N18
\pro0|e0|reg0|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux18~4_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux18~1_combout\))) # (!\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|addr_b[2]~3_combout\,
	datac => \pro0|e0|reg0|Mux18~3_combout\,
	datad => \pro0|e0|reg0|Mux18~1_combout\,
	combout => \pro0|e0|reg0|Mux18~4_combout\);

-- Location: LCCOMB_X23_Y15_N4
\mem0|sramContr|dataReaded[9]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[9]~11_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & (((\SRAM_DQ[15]~15\ & \pro0|e0|alu0|Mux15~10_combout\)))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & (\SRAM_DQ[9]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[9]~9\,
	datab => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datac => \SRAM_DQ[15]~15\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[9]~11_combout\);

-- Location: LCCOMB_X23_Y15_N14
\mem0|sramContr|dataReaded[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[9]~12_combout\ = (\mem0|sramContr|dataReaded[9]~11_combout\) # ((\SRAM_DQ[7]~7\ & !\mem0|sramContr|SRAM_UB_N~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[7]~7\,
	datac => \mem0|sramContr|dataReaded[9]~11_combout\,
	datad => \mem0|sramContr|SRAM_UB_N~3_combout\,
	combout => \mem0|sramContr|dataReaded[9]~12_combout\);

-- Location: LCCOMB_X25_Y20_N14
\pro0|e0|alu0|ShiftRight1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~12_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & (((\pro0|e0|alu0|ShiftRight0~2_combout\)))) # (!\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|ShiftRight1~11_combout\) # ((\pro0|e0|alu0|ShiftRight1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~11_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~9_combout\,
	datac => \pro0|e0|alu0|Add2~2_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~12_combout\);

-- Location: LCCOMB_X27_Y18_N4
\pro0|e0|alu0|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~0_combout\ = (\pro0|e0|y[9]~19_combout\ & (((!\pro0|e0|alu0|Mux12~32_combout\ & \pro0|e0|reg_out[9]~81_combout\)) # (!\pro0|e0|alu0|Mux4~6_combout\))) # (!\pro0|e0|y[9]~19_combout\ & (!\pro0|e0|alu0|Mux4~6_combout\ & 
-- ((\pro0|e0|alu0|Mux12~32_combout\) # (\pro0|e0|reg_out[9]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[9]~19_combout\,
	datab => \pro0|e0|alu0|Mux12~32_combout\,
	datac => \pro0|e0|reg_out[9]~81_combout\,
	datad => \pro0|e0|alu0|Mux4~6_combout\,
	combout => \pro0|e0|alu0|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y18_N30
\pro0|e0|alu0|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~5_combout\ = (\pro0|e0|alu0|Mux6~0_combout\ & ((\pro0|e0|alu0|Mux6~4_combout\) # ((!\pro0|e0|alu0|Mux12~32_combout\)))) # (!\pro0|e0|alu0|Mux6~0_combout\ & (((\pro0|e0|alu0|Add0~62_combout\ & \pro0|e0|alu0|Mux12~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux6~4_combout\,
	datab => \pro0|e0|alu0|Add0~62_combout\,
	datac => \pro0|e0|alu0|Mux6~0_combout\,
	datad => \pro0|e0|alu0|Mux12~32_combout\,
	combout => \pro0|e0|alu0|Mux6~5_combout\);

-- Location: LCCOMB_X20_Y14_N16
\pro0|e0|alu0|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~8_combout\ = (\pro0|e0|alu0|Mux4~15_combout\ & (((\pro0|co|c0|op[1]~9_combout\)))) # (!\pro0|e0|alu0|Mux4~15_combout\ & ((\pro0|co|c0|op[1]~9_combout\ & ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT25\))) # 
-- (!\pro0|co|c0|op[1]~9_combout\ & (\pro0|e0|y[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~15_combout\,
	datab => \pro0|e0|y[1]~1_combout\,
	datac => \pro0|co|c0|op[1]~9_combout\,
	datad => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT25\,
	combout => \pro0|e0|alu0|Mux6~8_combout\);

-- Location: LCCOMB_X20_Y14_N10
\pro0|e0|alu0|Div0|auto_generated|divider|quotient[9]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|quotient[9]~5_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~18_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102) & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(102),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~18_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|quotient[9]~5_combout\);

-- Location: LCCOMB_X20_Y14_N0
\pro0|e0|alu0|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~6_combout\ = (\pro0|co|c0|op[2]~7_combout\ & ((\pro0|co|c0|op[0]~5_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|quotient[9]~5_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & (!\pro0|co|c0|op[0]~5_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|co|c0|op[0]~5_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|quotient[9]~5_combout\,
	combout => \pro0|e0|alu0|Mux6~6_combout\);

-- Location: LCCOMB_X20_Y14_N6
\pro0|e0|alu0|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~7_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mux6~6_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102)))) # (!\pro0|e0|alu0|Mux6~6_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT25\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \pro0|co|c0|op[0]~5_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(102),
	datad => \pro0|e0|alu0|Mux6~6_combout\,
	combout => \pro0|e0|alu0|Mux6~7_combout\);

-- Location: LCCOMB_X20_Y14_N2
\pro0|e0|alu0|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~9_combout\ = (\pro0|e0|alu0|Mux4~15_combout\ & ((\pro0|e0|alu0|Mux6~8_combout\ & (\pro0|e0|reg_out[9]~81_combout\)) # (!\pro0|e0|alu0|Mux6~8_combout\ & ((\pro0|e0|alu0|Mux6~7_combout\))))) # (!\pro0|e0|alu0|Mux4~15_combout\ & 
-- (((\pro0|e0|alu0|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~15_combout\,
	datab => \pro0|e0|reg_out[9]~81_combout\,
	datac => \pro0|e0|alu0|Mux6~8_combout\,
	datad => \pro0|e0|alu0|Mux6~7_combout\,
	combout => \pro0|e0|alu0|Mux6~9_combout\);

-- Location: LCCOMB_X19_Y18_N12
\pro0|e0|alu0|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~10_combout\ = (\pro0|e0|alu0|Mux4~10_combout\ & (((!\pro0|e0|alu0|Mux4~13_combout\)))) # (!\pro0|e0|alu0|Mux4~10_combout\ & ((\pro0|e0|alu0|Mux4~13_combout\ & (\pro0|e0|y[9]~19_combout\)) # (!\pro0|e0|alu0|Mux4~13_combout\ & 
-- ((\pro0|e0|alu0|Mux6~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~10_combout\,
	datab => \pro0|e0|y[9]~19_combout\,
	datac => \pro0|e0|alu0|Mux4~13_combout\,
	datad => \pro0|e0|alu0|Mux6~9_combout\,
	combout => \pro0|e0|alu0|Mux6~10_combout\);

-- Location: LCCOMB_X19_Y18_N10
\pro0|e0|alu0|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~11_combout\ = (\pro0|e0|alu0|Mux4~14_combout\ & ((\pro0|e0|alu0|Mux6~10_combout\ & ((\pro0|e0|alu0|Mux6~5_combout\))) # (!\pro0|e0|alu0|Mux6~10_combout\ & (\pro0|e0|alu0|ShiftRight1~12_combout\)))) # (!\pro0|e0|alu0|Mux4~14_combout\ & 
-- (((\pro0|e0|alu0|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~14_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~12_combout\,
	datac => \pro0|e0|alu0|Mux6~5_combout\,
	datad => \pro0|e0|alu0|Mux6~10_combout\,
	combout => \pro0|e0|alu0|Mux6~11_combout\);

-- Location: LCCOMB_X19_Y18_N30
\pro0|e0|alu0|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux6~12_combout\ = (!\pro0|e0|alu0|Mux4~16_combout\ & \pro0|e0|alu0|Mux6~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~16_combout\,
	datad => \pro0|e0|alu0|Mux6~11_combout\,
	combout => \pro0|e0|alu0|Mux6~12_combout\);

-- Location: LCCOMB_X23_Y15_N12
\pro0|e0|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector6~0_combout\ = (\pro0|e0|Selector9~1_combout\ & (\pro0|e0|Selector9~0_combout\)) # (!\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector9~0_combout\ & (\pro0|e0|Add0~16_combout\)) # (!\pro0|e0|Selector9~0_combout\ & 
-- ((\pro0|e0|alu0|Mux6~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~1_combout\,
	datab => \pro0|e0|Selector9~0_combout\,
	datac => \pro0|e0|Add0~16_combout\,
	datad => \pro0|e0|alu0|Mux6~12_combout\,
	combout => \pro0|e0|Selector6~0_combout\);

-- Location: LCCOMB_X23_Y15_N22
\pro0|e0|Selector6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector6~1_combout\ = (\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector6~0_combout\ & (\io|regs_rtl_0|auto_generated|ram_block1a7\)) # (!\pro0|e0|Selector6~0_combout\ & ((\mem0|sramContr|dataReaded[9]~12_combout\))))) # 
-- (!\pro0|e0|Selector9~1_combout\ & (((\pro0|e0|Selector6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~1_combout\,
	datab => \io|regs_rtl_0|auto_generated|ram_block1a7\,
	datac => \mem0|sramContr|dataReaded[9]~12_combout\,
	datad => \pro0|e0|Selector6~0_combout\,
	combout => \pro0|e0|Selector6~1_combout\);

-- Location: LCCOMB_X23_Y15_N20
\pro0|e0|Selector6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector6~2_combout\ = (\pro0|e0|Selector7~5_combout\ & (\io|regs_rtl_0_bypass\(24))) # (!\pro0|e0|Selector7~5_combout\ & ((\pro0|e0|Selector6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector7~5_combout\,
	datac => \io|regs_rtl_0_bypass\(24),
	datad => \pro0|e0|Selector6~1_combout\,
	combout => \pro0|e0|Selector6~2_combout\);

-- Location: LCFF_X23_Y15_N21
\pro0|e0|reg0|regs[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|Selector6~2_combout\,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][9]~regout\);

-- Location: LCCOMB_X24_Y15_N28
\pro0|e0|reg_out[9]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[9]~78_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|e0|reg0|regs[1][9]~regout\) # (\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|e0|reg0|regs[0][9]~regout\ & 
-- ((!\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[0][9]~regout\,
	datab => \pro0|co|c0|addr_a[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[1][9]~regout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg_out[9]~78_combout\);

-- Location: LCCOMB_X24_Y15_N30
\pro0|e0|reg_out[9]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[9]~79_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg_out[9]~78_combout\ & ((\pro0|e0|reg0|regs[3][9]~regout\))) # (!\pro0|e0|reg_out[9]~78_combout\ & (\pro0|e0|reg0|regs[2][9]~regout\)))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg_out[9]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[2][9]~regout\,
	datac => \pro0|e0|reg0|regs[3][9]~regout\,
	datad => \pro0|e0|reg_out[9]~78_combout\,
	combout => \pro0|e0|reg_out[9]~79_combout\);

-- Location: LCCOMB_X23_Y15_N16
\pro0|e0|reg_out[9]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[9]~80_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & (((\pro0|co|c0|addr_a[2]~0_combout\)))) # (!\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|co|c0|addr_a[2]~0_combout\ & (\pro0|e0|reg_out[9]~77_combout\)) # 
-- (!\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg_out[9]~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[9]~77_combout\,
	datab => \pro0|co|c0|sel_reg_out~combout\,
	datac => \pro0|co|c0|addr_a[2]~0_combout\,
	datad => \pro0|e0|reg_out[9]~79_combout\,
	combout => \pro0|e0|reg_out[9]~80_combout\);

-- Location: LCCOMB_X23_Y15_N2
\pro0|e0|reg_out[9]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[9]~81_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg_out[9]~80_combout\ & ((\pro0|e0|reg_out[15]~28_combout\))) # (!\pro0|e0|reg_out[9]~80_combout\ & (\pro0|e0|reg_out[15]~21_combout\)))) # 
-- (!\pro0|co|c0|sel_reg_out~combout\ & (((\pro0|e0|reg_out[9]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~21_combout\,
	datab => \pro0|co|c0|sel_reg_out~combout\,
	datac => \pro0|e0|reg_out[9]~80_combout\,
	datad => \pro0|e0|reg_out[15]~28_combout\,
	combout => \pro0|e0|reg_out[9]~81_combout\);

-- Location: LCCOMB_X25_Y20_N26
\pro0|e0|alu0|ShiftRight1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~8_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[10]~87_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[9]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[9]~81_combout\,
	datad => \pro0|e0|reg_out[10]~87_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~8_combout\);

-- Location: LCCOMB_X26_Y20_N24
\pro0|e0|alu0|ShiftRight0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~1_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[12]~99_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[11]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[11]~93_combout\,
	datac => \pro0|e0|reg_out[12]~99_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~1_combout\);

-- Location: LCCOMB_X25_Y20_N0
\pro0|e0|alu0|ShiftRight0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~2_combout\ = (\pro0|e0|alu0|Add2~3_combout\ & ((\pro0|e0|alu0|ShiftRight0~1_combout\))) # (!\pro0|e0|alu0|Add2~3_combout\ & (\pro0|e0|alu0|ShiftRight1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Add2~3_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~8_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~1_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~2_combout\);

-- Location: LCCOMB_X20_Y17_N0
\pro0|e0|alu0|Div0|auto_generated|divider|quotient[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|quotient[5]~3_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~10_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(170),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~10_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|quotient[5]~3_combout\);

-- Location: LCCOMB_X20_Y17_N10
\pro0|e0|alu0|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~3_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (((\pro0|co|c0|op[0]~5_combout\) # (\pro0|e0|alu0|Div0|auto_generated|divider|quotient[5]~3_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\pro0|co|c0|op[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|quotient[5]~3_combout\,
	combout => \pro0|e0|alu0|Mux10~3_combout\);

-- Location: LCCOMB_X20_Y17_N12
\pro0|e0|alu0|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~4_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mux10~3_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170))) # (!\pro0|e0|alu0|Mux10~3_combout\ & 
-- ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT21\))))) # (!\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170),
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Mux10~3_combout\,
	combout => \pro0|e0|alu0|Mux10~4_combout\);

-- Location: LCCOMB_X20_Y17_N22
\pro0|e0|alu0|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~12_combout\ = (\pro0|e0|alu0|Mux10~11_combout\ & (((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT21\)) # (!\pro0|e0|alu0|Mux12~11_combout\))) # (!\pro0|e0|alu0|Mux10~11_combout\ & (\pro0|e0|alu0|Mux12~11_combout\ & 
-- ((\pro0|e0|alu0|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux10~11_combout\,
	datab => \pro0|e0|alu0|Mux12~11_combout\,
	datac => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datad => \pro0|e0|alu0|Mux10~4_combout\,
	combout => \pro0|e0|alu0|Mux10~12_combout\);

-- Location: LCCOMB_X20_Y17_N28
\pro0|e0|alu0|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~13_combout\ = (!\pro0|e0|alu0|Mux12~8_combout\ & ((\pro0|e0|alu0|Mux11~16_combout\ & (\pro0|e0|alu0|ShiftRight0~2_combout\)) # (!\pro0|e0|alu0|Mux11~16_combout\ & ((\pro0|e0|alu0|Mux10~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~8_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~2_combout\,
	datac => \pro0|e0|alu0|Mux11~16_combout\,
	datad => \pro0|e0|alu0|Mux10~12_combout\,
	combout => \pro0|e0|alu0|Mux10~13_combout\);

-- Location: LCCOMB_X20_Y17_N30
\pro0|e0|alu0|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~14_combout\ = (\pro0|e0|alu0|Mux10~13_combout\) # ((\pro0|e0|alu0|Mux12~8_combout\ & \pro0|e0|y[5]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~8_combout\,
	datac => \pro0|e0|y[5]~11_combout\,
	datad => \pro0|e0|alu0|Mux10~13_combout\,
	combout => \pro0|e0|alu0|Mux10~14_combout\);

-- Location: LCCOMB_X20_Y17_N14
\pro0|co|Add1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~21_combout\ = (!\pro0|co|process_0~1_combout\ & ((\pro0|co|Add1~20_combout\) # ((\pro0|co|c0|sequencing_mode~2_combout\ & \pro0|e0|alu0|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sequencing_mode~2_combout\,
	datab => \pro0|co|process_0~1_combout\,
	datac => \pro0|co|Add1~20_combout\,
	datad => \pro0|e0|alu0|Mux10~14_combout\,
	combout => \pro0|co|Add1~21_combout\);

-- Location: LCFF_X20_Y17_N15
\pro0|co|pc_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|Add1~21_combout\,
	ena => \pro0|co|pc_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(5));

-- Location: LCCOMB_X24_Y15_N16
\pro0|e0|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector10~0_combout\ = (\pro0|e0|Selector9~1_combout\ & (((\pro0|e0|Selector9~0_combout\)))) # (!\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector9~0_combout\ & (\pro0|e0|Add0~8_combout\)) # (!\pro0|e0|Selector9~0_combout\ & 
-- ((\pro0|e0|alu0|Mux10~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~1_combout\,
	datab => \pro0|e0|Add0~8_combout\,
	datac => \pro0|e0|Selector9~0_combout\,
	datad => \pro0|e0|alu0|Mux10~14_combout\,
	combout => \pro0|e0|Selector10~0_combout\);

-- Location: LCCOMB_X24_Y15_N22
\mem0|sramContr|dataReaded[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[5]~6_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & ((\pro0|e0|alu0|Mux15~10_combout\ & ((\SRAM_DQ[13]~13\))) # (!\pro0|e0|alu0|Mux15~10_combout\ & (\SRAM_DQ[5]~5\)))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & 
-- (\SRAM_DQ[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[5]~5\,
	datab => \SRAM_DQ[13]~13\,
	datac => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[5]~6_combout\);

-- Location: LCCOMB_X24_Y15_N14
\pro0|e0|Selector10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector10~4_combout\ = (\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector10~0_combout\ & (\pro0|e0|Selector10~3_combout\)) # (!\pro0|e0|Selector10~0_combout\ & ((\mem0|sramContr|dataReaded[5]~6_combout\))))) # (!\pro0|e0|Selector9~1_combout\ & 
-- (((\pro0|e0|Selector10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~1_combout\,
	datab => \pro0|e0|Selector10~3_combout\,
	datac => \pro0|e0|Selector10~0_combout\,
	datad => \mem0|sramContr|dataReaded[5]~6_combout\,
	combout => \pro0|e0|Selector10~4_combout\);

-- Location: LCFF_X24_Y13_N31
\pro0|e0|reg0|regs[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector10~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][5]~regout\);

-- Location: LCFF_X24_Y13_N17
\pro0|e0|reg0|regs[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector10~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][5]~regout\);

-- Location: LCFF_X24_Y15_N1
\pro0|e0|reg0|regs[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector10~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][5]~regout\);

-- Location: LCCOMB_X24_Y19_N8
\pro0|e0|reg_out[5]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[5]~50_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|co|c0|addr_a[0]~2_combout\)))) # (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg0|regs[1][5]~regout\))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|e0|reg0|regs[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[0][5]~regout\,
	datac => \pro0|e0|reg0|regs[1][5]~regout\,
	datad => \pro0|co|c0|addr_a[0]~2_combout\,
	combout => \pro0|e0|reg_out[5]~50_combout\);

-- Location: LCCOMB_X24_Y19_N10
\pro0|e0|reg_out[5]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[5]~51_combout\ = (\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg_out[5]~50_combout\ & (\pro0|e0|reg0|regs[3][5]~regout\)) # (!\pro0|e0|reg_out[5]~50_combout\ & ((\pro0|e0|reg0|regs[2][5]~regout\))))) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & (((\pro0|e0|reg_out[5]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_a[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[3][5]~regout\,
	datac => \pro0|e0|reg_out[5]~50_combout\,
	datad => \pro0|e0|reg0|regs[2][5]~regout\,
	combout => \pro0|e0|reg_out[5]~51_combout\);

-- Location: LCCOMB_X25_Y19_N22
\pro0|e0|reg_out[5]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[5]~52_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg_out[15]~21_combout\) # ((\pro0|co|c0|addr_a[2]~0_combout\)))) # (!\pro0|co|c0|sel_reg_out~combout\ & (((!\pro0|co|c0|addr_a[2]~0_combout\ & 
-- \pro0|e0|reg_out[5]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sel_reg_out~combout\,
	datab => \pro0|e0|reg_out[15]~21_combout\,
	datac => \pro0|co|c0|addr_a[2]~0_combout\,
	datad => \pro0|e0|reg_out[5]~51_combout\,
	combout => \pro0|e0|reg_out[5]~52_combout\);

-- Location: LCCOMB_X25_Y19_N20
\pro0|e0|reg_out[5]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[5]~53_combout\ = (\pro0|co|c0|addr_a[2]~0_combout\ & ((\pro0|e0|reg_out[5]~52_combout\ & ((\pro0|e0|reg_out[15]~28_combout\))) # (!\pro0|e0|reg_out[5]~52_combout\ & (\pro0|e0|reg_out[5]~49_combout\)))) # (!\pro0|co|c0|addr_a[2]~0_combout\ 
-- & (((\pro0|e0|reg_out[5]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[5]~49_combout\,
	datab => \pro0|co|c0|addr_a[2]~0_combout\,
	datac => \pro0|e0|reg_out[15]~28_combout\,
	datad => \pro0|e0|reg_out[5]~52_combout\,
	combout => \pro0|e0|reg_out[5]~53_combout\);

-- Location: LCCOMB_X22_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153),
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46_combout\);

-- Location: LCCOMB_X21_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\);

-- Location: LCCOMB_X20_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\);

-- Location: LCCOMB_X23_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\ = (\pro0|e0|alu0|Equal1~6_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\))))) # (!\pro0|e0|alu0|Equal1~6_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datac => \pro0|e0|alu0|Equal1~6_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\);

-- Location: LCCOMB_X21_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\);

-- Location: LCCOMB_X22_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153),
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\);

-- Location: LCCOMB_X20_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\);

-- Location: LCCOMB_X19_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\);

-- Location: LCCOMB_X22_Y11_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & (\pro0|e0|reg_out[6]~59_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[6]~59_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\);

-- Location: LCCOMB_X21_Y10_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # 
-- (GND))))) # (!\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\pro0|e0|y[1]~1_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\))) # (!\pro0|e0|y[1]~1_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X21_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\pro0|e0|y[2]~5_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)) # (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X21_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\pro0|e0|y[3]~7_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\))) # (!\pro0|e0|y[3]~7_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X21_Y10_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\pro0|e0|y[4]~9_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\pro0|e0|y[4]~9_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)) # (!\pro0|e0|y[4]~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X21_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ = (\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ = CARRY((\pro0|e0|y[5]~11_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\))) # (!\pro0|e0|y[5]~11_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~11_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11\);

-- Location: LCCOMB_X21_Y10_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\ $ (\pro0|e0|y[6]~13_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11\) # 
-- (!\pro0|e0|y[6]~13_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\ & (!\pro0|e0|y[6]~13_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\,
	datab => \pro0|e0|y[6]~13_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\);

-- Location: LCCOMB_X21_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ = (\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ = CARRY((\pro0|e0|y[7]~15_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\))) # (!\pro0|e0|y[7]~15_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[7]~15_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15\);

-- Location: LCCOMB_X21_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ = ((\pro0|e0|y[8]~22_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ = CARRY((\pro0|e0|y[8]~22_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)) # (!\pro0|e0|y[8]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[8]~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~17\);

-- Location: LCCOMB_X21_Y10_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\ $ (\pro0|e0|y[10]~20_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~19\) # 
-- (!\pro0|e0|y[10]~20_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\ & (!\pro0|e0|y[10]~20_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\,
	datab => \pro0|e0|y[10]~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~21\);

-- Location: LCCOMB_X22_Y10_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\);

-- Location: LCCOMB_X21_Y10_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ = !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\);

-- Location: LCCOMB_X21_Y10_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) = (\pro0|e0|y[11]~21_combout\) # ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|y[11]~21_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170));

-- Location: LCCOMB_X22_Y9_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\);

-- Location: LCCOMB_X22_Y9_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\);

-- Location: LCCOMB_X20_Y10_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58_combout\);

-- Location: LCCOMB_X20_Y10_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(153),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\);

-- Location: LCCOMB_X20_Y10_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\);

-- Location: LCCOMB_X21_Y9_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170),
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\);

-- Location: LCCOMB_X23_Y9_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\);

-- Location: LCCOMB_X20_Y10_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\);

-- Location: LCCOMB_X19_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\);

-- Location: LCCOMB_X22_Y9_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\);

-- Location: LCCOMB_X21_Y13_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & ((\pro0|e0|reg_out[5]~53_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170) & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	datac => \pro0|e0|reg_out[5]~53_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(170),
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\);

-- Location: LCCOMB_X22_Y9_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[4]~47_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[4]~47_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((\pro0|e0|reg_out[4]~47_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[4]~47_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X22_Y9_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # 
-- (GND))))) # (!\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\pro0|e0|y[1]~1_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\))) # (!\pro0|e0|y[1]~1_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X22_Y9_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\pro0|e0|y[2]~5_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)) # (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X22_Y9_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\pro0|e0|y[3]~7_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\))) # (!\pro0|e0|y[3]~7_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X22_Y9_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\pro0|e0|y[4]~9_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\pro0|e0|y[4]~9_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)) # (!\pro0|e0|y[4]~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X22_Y9_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ = (\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ = CARRY((\pro0|e0|y[5]~11_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\))) # (!\pro0|e0|y[5]~11_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~11_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11\);

-- Location: LCCOMB_X22_Y9_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = ((\pro0|e0|y[6]~13_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ = CARRY((\pro0|e0|y[6]~13_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)) # (!\pro0|e0|y[6]~13_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[6]~13_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\);

-- Location: LCCOMB_X22_Y9_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ = (\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ = CARRY((\pro0|e0|y[7]~15_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\))) # (!\pro0|e0|y[7]~15_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[7]~15_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~15\);

-- Location: LCCOMB_X22_Y9_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ = (\pro0|e0|y[9]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # 
-- (GND))))) # (!\pro0|e0|y[9]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ = CARRY((\pro0|e0|y[9]~19_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\))) # (!\pro0|e0|y[9]~19_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[9]~19_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~19\);

-- Location: LCCOMB_X22_Y9_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\ $ (\pro0|e0|y[10]~20_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~19\) # 
-- (!\pro0|e0|y[10]~20_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\ & (!\pro0|e0|y[10]~20_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\,
	datab => \pro0|e0|y[10]~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\);

-- Location: LCCOMB_X22_Y9_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ = (\pro0|e0|y[11]~21_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # 
-- (GND))))) # (!\pro0|e0|y[11]~21_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ = CARRY((\pro0|e0|y[11]~21_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\))) # (!\pro0|e0|y[11]~21_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[11]~21_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~23\);

-- Location: LCCOMB_X22_Y9_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ = \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\);

-- Location: LCCOMB_X21_Y9_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\);

-- Location: LCCOMB_X21_Y9_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\);

-- Location: LCCOMB_X21_Y9_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\);

-- Location: LCCOMB_X19_Y10_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70_combout\);

-- Location: LCCOMB_X21_Y9_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\);

-- Location: LCCOMB_X19_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\);

-- Location: LCCOMB_X21_Y9_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\);

-- Location: LCCOMB_X21_Y13_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\);

-- Location: LCCOMB_X21_Y9_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|reg_out[4]~47_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\))))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & (\pro0|e0|reg_out[4]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[4]~47_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\);

-- Location: LCCOMB_X20_Y9_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[3]~41_combout\ $ (VCC))) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[3]~41_combout\) # (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((\pro0|e0|reg_out[3]~41_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[3]~41_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X20_Y9_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # 
-- (GND))))) # (!\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\pro0|e0|y[1]~1_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\))) # (!\pro0|e0|y[1]~1_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X20_Y9_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\pro0|e0|y[2]~5_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)) # (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X20_Y9_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\pro0|e0|y[3]~7_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\))) # (!\pro0|e0|y[3]~7_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X20_Y9_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\pro0|e0|y[4]~9_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\pro0|e0|y[4]~9_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)) # (!\pro0|e0|y[4]~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X20_Y9_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\ & ((\pro0|e0|y[5]~11_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # (!\pro0|e0|y[5]~11_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\ & ((\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # (GND))) # (!\pro0|e0|y[5]~11_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\ & (\pro0|e0|y[5]~11_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\ & ((\pro0|e0|y[5]~11_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\,
	datab => \pro0|e0|y[5]~11_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\);

-- Location: LCCOMB_X20_Y9_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\ $ (\pro0|e0|y[6]~13_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\) # 
-- (!\pro0|e0|y[6]~13_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\ & (!\pro0|e0|y[6]~13_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\,
	datab => \pro0|e0|y[6]~13_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\);

-- Location: LCCOMB_X20_Y9_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ = (\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ = CARRY((\pro0|e0|y[7]~15_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\))) # (!\pro0|e0|y[7]~15_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[7]~15_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~15\);

-- Location: LCCOMB_X20_Y9_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\ & ((\pro0|e0|y[9]~19_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # (!\pro0|e0|y[9]~19_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\ & ((\pro0|e0|y[9]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # (GND))) # (!\pro0|e0|y[9]~19_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\ & (\pro0|e0|y[9]~19_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\ & ((\pro0|e0|y[9]~19_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\,
	datab => \pro0|e0|y[9]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~19\);

-- Location: LCCOMB_X20_Y9_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ = ((\pro0|e0|y[10]~20_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ = CARRY((\pro0|e0|y[10]~20_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)) # (!\pro0|e0|y[10]~20_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[10]~20_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~21\);

-- Location: LCCOMB_X20_Y9_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ = ((\pro0|e0|y[12]~18_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ = CARRY((\pro0|e0|y[12]~18_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)) # (!\pro0|e0|y[12]~18_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[12]~18_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~25\);

-- Location: LCCOMB_X20_Y9_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ = !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~25\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\);

-- Location: LCCOMB_X20_Y9_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\);

-- Location: LCCOMB_X21_Y15_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ = (!\pro0|e0|y[15]~3_combout\ & (!\pro0|e0|y[13]~16_combout\ & !\pro0|e0|y[14]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|y[13]~16_combout\,
	datad => \pro0|e0|y[14]~17_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\);

-- Location: LCCOMB_X20_Y9_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\);

-- Location: LCCOMB_X21_Y9_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\);

-- Location: LCCOMB_X20_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\);

-- Location: LCCOMB_X21_Y9_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\);

-- Location: LCCOMB_X23_Y9_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\);

-- Location: LCCOMB_X19_Y12_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\);

-- Location: LCCOMB_X19_Y10_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\);

-- Location: LCCOMB_X19_Y12_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\);

-- Location: LCCOMB_X21_Y13_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\);

-- Location: LCCOMB_X21_Y9_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\);

-- Location: LCCOMB_X20_Y12_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\ & ((\pro0|e0|y[1]~1_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # (!\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\ & ((\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # (GND))) # (!\pro0|e0|y[1]~1_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\ & (\pro0|e0|y[1]~1_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\ & ((\pro0|e0|y[1]~1_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\,
	datab => \pro0|e0|y[1]~1_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X20_Y12_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\pro0|e0|y[2]~5_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)) # (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X20_Y12_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\pro0|e0|y[3]~7_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\))) # (!\pro0|e0|y[3]~7_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X20_Y12_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((\pro0|e0|y[4]~9_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((\pro0|e0|y[4]~9_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)) # (!\pro0|e0|y[4]~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X20_Y12_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = (\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # 
-- (GND))))) # (!\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ = CARRY((\pro0|e0|y[5]~11_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\))) # (!\pro0|e0|y[5]~11_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~11_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\);

-- Location: LCCOMB_X20_Y12_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\ $ (\pro0|e0|y[6]~13_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\) # 
-- (!\pro0|e0|y[6]~13_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\ & (!\pro0|e0|y[6]~13_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\,
	datab => \pro0|e0|y[6]~13_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\);

-- Location: LCCOMB_X20_Y12_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ = (\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ = CARRY((\pro0|e0|y[7]~15_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\))) # (!\pro0|e0|y[7]~15_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[7]~15_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\);

-- Location: LCCOMB_X20_Y12_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ = ((\pro0|e0|y[8]~22_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ = CARRY((\pro0|e0|y[8]~22_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)) # (!\pro0|e0|y[8]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[8]~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~15\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~17\);

-- Location: LCCOMB_X20_Y12_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ = ((\pro0|e0|y[10]~20_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ = CARRY((\pro0|e0|y[10]~20_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)) # (!\pro0|e0|y[10]~20_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[10]~20_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\);

-- Location: LCCOMB_X20_Y12_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ = (\pro0|e0|y[11]~21_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # 
-- (GND))))) # (!\pro0|e0|y[11]~21_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ = CARRY((\pro0|e0|y[11]~21_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\))) # (!\pro0|e0|y[11]~21_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[11]~21_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\);

-- Location: LCCOMB_X20_Y12_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ = ((\pro0|e0|y[12]~18_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ = CARRY((\pro0|e0|y[12]~18_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)) # (!\pro0|e0|y[12]~18_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[12]~18_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\);

-- Location: LCCOMB_X20_Y12_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ = (\pro0|e0|y[13]~16_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # 
-- (GND))))) # (!\pro0|e0|y[13]~16_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ = CARRY((\pro0|e0|y[13]~16_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\))) # (!\pro0|e0|y[13]~16_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[13]~16_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~25\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\);

-- Location: LCCOMB_X20_Y12_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~27\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X22_Y18_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(221) = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(221));

-- Location: LCCOMB_X22_Y18_N24
\pro0|e0|alu0|Div0|auto_generated|divider|quotient[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|quotient[2]~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~4_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~4_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|quotient[2]~0_combout\);

-- Location: LCCOMB_X22_Y18_N2
\pro0|e0|alu0|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~0_combout\ = (\pro0|co|c0|op[0]~5_combout\ & (((\pro0|co|c0|op[2]~7_combout\)))) # (!\pro0|co|c0|op[0]~5_combout\ & ((\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|quotient[2]~0_combout\))) # 
-- (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|quotient[2]~0_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux13~0_combout\);

-- Location: LCCOMB_X22_Y18_N26
\pro0|e0|alu0|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~1_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mux13~0_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(221)))) # (!\pro0|e0|alu0|Mux13~0_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT18\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(221),
	datad => \pro0|e0|alu0|Mux13~0_combout\,
	combout => \pro0|e0|alu0|Mux13~1_combout\);

-- Location: LCCOMB_X23_Y16_N28
\pro0|e0|alu0|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~9_combout\ = (\pro0|e0|alu0|Mux13~8_combout\ & (((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT18\)) # (!\pro0|e0|alu0|Mux12~11_combout\))) # (!\pro0|e0|alu0|Mux13~8_combout\ & (\pro0|e0|alu0|Mux12~11_combout\ & 
-- ((\pro0|e0|alu0|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux13~8_combout\,
	datab => \pro0|e0|alu0|Mux12~11_combout\,
	datac => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datad => \pro0|e0|alu0|Mux13~1_combout\,
	combout => \pro0|e0|alu0|Mux13~9_combout\);

-- Location: LCCOMB_X23_Y16_N6
\pro0|e0|alu0|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~10_combout\ = (\pro0|e0|alu0|Mux12~9_combout\ & ((\pro0|e0|alu0|output~1_combout\) # ((\pro0|e0|alu0|Mux12~10_combout\)))) # (!\pro0|e0|alu0|Mux12~9_combout\ & (((!\pro0|e0|alu0|Mux12~10_combout\ & \pro0|e0|alu0|Mux13~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~9_combout\,
	datab => \pro0|e0|alu0|output~1_combout\,
	datac => \pro0|e0|alu0|Mux12~10_combout\,
	datad => \pro0|e0|alu0|Mux13~9_combout\,
	combout => \pro0|e0|alu0|Mux13~10_combout\);

-- Location: LCCOMB_X23_Y16_N0
\pro0|e0|alu0|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux13~11_combout\ = (\pro0|e0|alu0|Mux12~10_combout\ & ((\pro0|e0|y[2]~5_combout\) # ((\pro0|e0|reg_out[2]~35_combout\ & \pro0|e0|alu0|Mux13~10_combout\)))) # (!\pro0|e0|alu0|Mux12~10_combout\ & (((\pro0|e0|alu0|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|Mux12~10_combout\,
	datac => \pro0|e0|reg_out[2]~35_combout\,
	datad => \pro0|e0|alu0|Mux13~10_combout\,
	combout => \pro0|e0|alu0|Mux13~11_combout\);

-- Location: LCCOMB_X23_Y16_N26
\pro0|e0|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector13~0_combout\ = (\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector9~0_combout\) # ((\mem0|sramContr|dataReaded[2]~3_combout\)))) # (!\pro0|e0|Selector9~1_combout\ & (!\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|alu0|Mux13~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~1_combout\,
	datab => \pro0|e0|Selector9~0_combout\,
	datac => \mem0|sramContr|dataReaded[2]~3_combout\,
	datad => \pro0|e0|alu0|Mux13~11_combout\,
	combout => \pro0|e0|Selector13~0_combout\);

-- Location: LCCOMB_X23_Y16_N4
\pro0|e0|Selector13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector13~4_combout\ = (\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|Selector13~0_combout\ & (\pro0|e0|Selector13~3_combout\)) # (!\pro0|e0|Selector13~0_combout\ & ((\pro0|e0|Add0~2_combout\))))) # (!\pro0|e0|Selector9~0_combout\ & 
-- (((\pro0|e0|Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector13~3_combout\,
	datab => \pro0|e0|Selector9~0_combout\,
	datac => \pro0|e0|Add0~2_combout\,
	datad => \pro0|e0|Selector13~0_combout\,
	combout => \pro0|e0|Selector13~4_combout\);

-- Location: LCFF_X23_Y18_N9
\pro0|e0|reg0|regs[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector13~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][2]~regout\);

-- Location: LCCOMB_X27_Y16_N10
\pro0|e0|reg_out[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[2]~30_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|co|c0|addr_a[1]~1_combout\ & (\pro0|e0|reg0|regs[6][2]~regout\)) # 
-- (!\pro0|co|c0|addr_a[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[6][2]~regout\,
	datab => \pro0|e0|reg0|regs[4][2]~regout\,
	datac => \pro0|co|c0|addr_a[0]~2_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg_out[2]~30_combout\);

-- Location: LCCOMB_X23_Y18_N14
\pro0|e0|reg_out[2]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[2]~31_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & ((\pro0|e0|reg_out[2]~30_combout\ & ((\pro0|e0|reg0|regs[7][2]~regout\))) # (!\pro0|e0|reg_out[2]~30_combout\ & (\pro0|e0|reg0|regs[5][2]~regout\)))) # 
-- (!\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|e0|reg_out[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[5][2]~regout\,
	datab => \pro0|e0|reg0|regs[7][2]~regout\,
	datac => \pro0|co|c0|addr_a[0]~2_combout\,
	datad => \pro0|e0|reg_out[2]~30_combout\,
	combout => \pro0|e0|reg_out[2]~31_combout\);

-- Location: LCFF_X24_Y13_N3
\pro0|e0|reg0|regs[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector13~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][2]~regout\);

-- Location: LCFF_X23_Y13_N17
\pro0|e0|reg0|regs[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector13~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][2]~regout\);

-- Location: LCCOMB_X24_Y13_N8
\pro0|e0|reg_out[2]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[2]~32_combout\ = (\pro0|co|c0|addr_a[0]~2_combout\ & (((\pro0|e0|reg0|regs[1][2]~regout\) # (\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|co|c0|addr_a[0]~2_combout\ & (\pro0|e0|reg0|regs[0][2]~regout\ & 
-- ((!\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[0][2]~regout\,
	datab => \pro0|e0|reg0|regs[1][2]~regout\,
	datac => \pro0|co|c0|addr_a[0]~2_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg_out[2]~32_combout\);

-- Location: LCCOMB_X24_Y13_N22
\pro0|e0|reg_out[2]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[2]~33_combout\ = (\pro0|e0|reg_out[2]~32_combout\ & (((\pro0|e0|reg0|regs[3][2]~regout\) # (!\pro0|co|c0|addr_a[1]~1_combout\)))) # (!\pro0|e0|reg_out[2]~32_combout\ & (\pro0|e0|reg0|regs[2][2]~regout\ & 
-- ((\pro0|co|c0|addr_a[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[2][2]~regout\,
	datab => \pro0|e0|reg0|regs[3][2]~regout\,
	datac => \pro0|e0|reg_out[2]~32_combout\,
	datad => \pro0|co|c0|addr_a[1]~1_combout\,
	combout => \pro0|e0|reg_out[2]~33_combout\);

-- Location: LCCOMB_X23_Y18_N28
\pro0|e0|reg_out[2]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[2]~34_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & (\pro0|co|c0|addr_a[2]~0_combout\)) # (!\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|co|c0|addr_a[2]~0_combout\ & (\pro0|e0|reg_out[2]~31_combout\)) # (!\pro0|co|c0|addr_a[2]~0_combout\ & 
-- ((\pro0|e0|reg_out[2]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sel_reg_out~combout\,
	datab => \pro0|co|c0|addr_a[2]~0_combout\,
	datac => \pro0|e0|reg_out[2]~31_combout\,
	datad => \pro0|e0|reg_out[2]~33_combout\,
	combout => \pro0|e0|reg_out[2]~34_combout\);

-- Location: LCCOMB_X23_Y18_N26
\pro0|e0|reg_out[2]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg_out[2]~35_combout\ = (\pro0|co|c0|sel_reg_out~combout\ & ((\pro0|e0|reg_out[2]~34_combout\ & ((\pro0|e0|reg_out[15]~28_combout\))) # (!\pro0|e0|reg_out[2]~34_combout\ & (\pro0|e0|reg_out[15]~21_combout\)))) # 
-- (!\pro0|co|c0|sel_reg_out~combout\ & (\pro0|e0|reg_out[2]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sel_reg_out~combout\,
	datab => \pro0|e0|reg_out[2]~34_combout\,
	datac => \pro0|e0|reg_out[15]~21_combout\,
	datad => \pro0|e0|reg_out[15]~28_combout\,
	combout => \pro0|e0|reg_out[2]~35_combout\);

-- Location: LCCOMB_X21_Y13_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(204) = (\pro0|e0|y[13]~16_combout\) # ((\pro0|e0|y[14]~17_combout\) # ((\pro0|e0|y[15]~3_combout\) # (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[13]~16_combout\,
	datab => \pro0|e0|y[14]~17_combout\,
	datac => \pro0|e0|y[15]~3_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(204));

-- Location: LCCOMB_X20_Y14_N18
\pro0|e0|alu0|Div0|auto_generated|divider|quotient[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|quotient[3]~1_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~6_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|quotient[3]~1_combout\);

-- Location: LCCOMB_X20_Y14_N12
\pro0|e0|alu0|Mux12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~20_combout\ = (\pro0|co|c0|op[2]~7_combout\ & ((\pro0|co|c0|op[0]~5_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|quotient[3]~1_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & (!\pro0|co|c0|op[0]~5_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|co|c0|op[0]~5_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|quotient[3]~1_combout\,
	combout => \pro0|e0|alu0|Mux12~20_combout\);

-- Location: LCCOMB_X20_Y14_N26
\pro0|e0|alu0|Mux12~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~21_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mux12~20_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(204)))) # (!\pro0|e0|alu0|Mux12~20_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT19\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Mux12~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \pro0|co|c0|op[0]~5_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(204),
	datad => \pro0|e0|alu0|Mux12~20_combout\,
	combout => \pro0|e0|alu0|Mux12~21_combout\);

-- Location: LCCOMB_X20_Y14_N28
\pro0|e0|alu0|Mux12~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~29_combout\ = (\pro0|e0|alu0|Mux12~28_combout\ & ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT19\) # ((!\pro0|e0|alu0|Mux12~11_combout\)))) # (!\pro0|e0|alu0|Mux12~28_combout\ & (((\pro0|e0|alu0|Mux12~11_combout\ & 
-- \pro0|e0|alu0|Mux12~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~28_combout\,
	datab => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datac => \pro0|e0|alu0|Mux12~11_combout\,
	datad => \pro0|e0|alu0|Mux12~21_combout\,
	combout => \pro0|e0|alu0|Mux12~29_combout\);

-- Location: LCCOMB_X20_Y14_N22
\pro0|e0|alu0|Mux12~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~30_combout\ = (\pro0|e0|alu0|Mux12~9_combout\ & (\pro0|e0|reg_out[3]~41_combout\)) # (!\pro0|e0|alu0|Mux12~9_combout\ & ((\pro0|e0|alu0|Mux12~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[3]~41_combout\,
	datab => \pro0|e0|alu0|Mux12~9_combout\,
	datad => \pro0|e0|alu0|Mux12~29_combout\,
	combout => \pro0|e0|alu0|Mux12~30_combout\);

-- Location: LCCOMB_X20_Y14_N24
\pro0|e0|alu0|Mux12~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux12~31_combout\ = (\pro0|e0|y[3]~7_combout\ & (((\pro0|e0|alu0|Mux12~10_combout\) # (\pro0|e0|alu0|Mux12~30_combout\)))) # (!\pro0|e0|y[3]~7_combout\ & (\pro0|e0|alu0|Mux12~30_combout\ & (\pro0|e0|alu0|Mux12~9_combout\ $ 
-- (!\pro0|e0|alu0|Mux12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datab => \pro0|e0|alu0|Mux12~9_combout\,
	datac => \pro0|e0|alu0|Mux12~10_combout\,
	datad => \pro0|e0|alu0|Mux12~30_combout\,
	combout => \pro0|e0|alu0|Mux12~31_combout\);

-- Location: LCCOMB_X23_Y14_N24
\pro0|e0|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector12~0_combout\ = (\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|Add0~4_combout\) # ((\pro0|e0|Selector9~1_combout\)))) # (!\pro0|e0|Selector9~0_combout\ & (((!\pro0|e0|Selector9~1_combout\ & \pro0|e0|alu0|Mux12~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~0_combout\,
	datab => \pro0|e0|Add0~4_combout\,
	datac => \pro0|e0|Selector9~1_combout\,
	datad => \pro0|e0|alu0|Mux12~31_combout\,
	combout => \pro0|e0|Selector12~0_combout\);

-- Location: LCCOMB_X23_Y14_N6
\mem0|sramContr|dataReaded[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[3]~4_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & ((\pro0|e0|alu0|Mux15~10_combout\ & ((\SRAM_DQ[11]~11\))) # (!\pro0|e0|alu0|Mux15~10_combout\ & (\SRAM_DQ[3]~3\)))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & 
-- (\SRAM_DQ[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[3]~3\,
	datab => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datac => \SRAM_DQ[11]~11\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[3]~4_combout\);

-- Location: LCCOMB_X23_Y14_N22
\pro0|e0|Selector12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector12~4_combout\ = (\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector12~0_combout\ & (\pro0|e0|Selector12~3_combout\)) # (!\pro0|e0|Selector12~0_combout\ & ((\mem0|sramContr|dataReaded[3]~4_combout\))))) # (!\pro0|e0|Selector9~1_combout\ & 
-- (((\pro0|e0|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector12~3_combout\,
	datab => \pro0|e0|Selector9~1_combout\,
	datac => \pro0|e0|Selector12~0_combout\,
	datad => \mem0|sramContr|dataReaded[3]~4_combout\,
	combout => \pro0|e0|Selector12~4_combout\);

-- Location: LCFF_X23_Y13_N3
\pro0|e0|reg0|regs[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector12~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][3]~regout\);

-- Location: LCFF_X24_Y13_N7
\pro0|e0|reg0|regs[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector12~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][3]~regout\);

-- Location: LCFF_X23_Y13_N13
\pro0|e0|reg0|regs[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector12~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][3]~regout\);

-- Location: LCCOMB_X24_Y13_N28
\pro0|e0|reg0|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux28~0_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|reg0|regs[1][3]~regout\)) # 
-- (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|regs[0][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[1][3]~regout\,
	datac => \pro0|e0|reg0|regs[0][3]~regout\,
	datad => \pro0|co|c0|addr_b[0]~2_combout\,
	combout => \pro0|e0|reg0|Mux28~0_combout\);

-- Location: LCCOMB_X24_Y13_N6
\pro0|e0|reg0|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux28~1_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|Mux28~0_combout\ & ((\pro0|e0|reg0|regs[3][3]~regout\))) # (!\pro0|e0|reg0|Mux28~0_combout\ & (\pro0|e0|reg0|regs[2][3]~regout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & 
-- (((\pro0|e0|reg0|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[2][3]~regout\,
	datac => \pro0|e0|reg0|regs[3][3]~regout\,
	datad => \pro0|e0|reg0|Mux28~0_combout\,
	combout => \pro0|e0|reg0|Mux28~1_combout\);

-- Location: LCCOMB_X23_Y14_N10
\pro0|e0|reg0|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux28~2_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[6][3]~regout\))) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[4][3]~regout\,
	datab => \pro0|e0|reg0|regs[6][3]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux28~2_combout\);

-- Location: LCCOMB_X24_Y12_N12
\pro0|e0|reg0|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux28~3_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux28~2_combout\ & (\pro0|e0|reg0|regs[7][3]~regout\)) # (!\pro0|e0|reg0|Mux28~2_combout\ & ((\pro0|e0|reg0|regs[5][3]~regout\))))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & 
-- (((\pro0|e0|reg0|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[7][3]~regout\,
	datab => \pro0|co|c0|addr_b[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[5][3]~regout\,
	datad => \pro0|e0|reg0|Mux28~2_combout\,
	combout => \pro0|e0|reg0|Mux28~3_combout\);

-- Location: LCCOMB_X25_Y17_N24
\io|regs[8][3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[8][3]~5_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux28~3_combout\))) # (!\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux28~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|addr_b[2]~3_combout\,
	datac => \pro0|e0|reg0|Mux28~1_combout\,
	datad => \pro0|e0|reg0|Mux28~3_combout\,
	combout => \io|regs[8][3]~5_combout\);

-- Location: LCCOMB_X26_Y17_N30
\pro0|e0|y[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[3]~7_combout\ = (\pro0|co|c0|Rb_N~combout\ & (((\io|regs[8][3]~5_combout\)))) # (!\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|y[3]~6_combout\) # ((\pro0|co|c0|immed[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|e0|y[3]~6_combout\,
	datac => \pro0|co|c0|immed[0]~4_combout\,
	datad => \io|regs[8][3]~5_combout\,
	combout => \pro0|e0|y[3]~7_combout\);

-- Location: LCCOMB_X25_Y17_N10
\pro0|e0|alu0|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~0_combout\ = (!\pro0|e0|y[4]~9_combout\ & !\pro0|e0|y[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|y[4]~9_combout\,
	datad => \pro0|e0|y[3]~7_combout\,
	combout => \pro0|e0|alu0|Mux11~0_combout\);

-- Location: LCCOMB_X29_Y16_N22
\pro0|e0|alu0|ShiftLeft0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~4_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[0]~19_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[1]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[1]~9_combout\,
	datac => \pro0|e0|reg_out[0]~19_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~4_combout\);

-- Location: LCCOMB_X29_Y16_N8
\pro0|e0|alu0|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~14_combout\ = (\pro0|e0|alu0|Equal1~8_combout\ & (\pro0|e0|alu0|Mux11~0_combout\ & (!\pro0|e0|y[15]~3_combout\ & \pro0|e0|alu0|ShiftLeft0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal1~8_combout\,
	datab => \pro0|e0|alu0|Mux11~0_combout\,
	datac => \pro0|e0|y[15]~3_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~4_combout\,
	combout => \pro0|e0|alu0|Add0~14_combout\);

-- Location: LCCOMB_X26_Y19_N18
\pro0|e0|alu0|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add2~4_combout\ = \pro0|e0|alu0|Add2~0_combout\ $ (\pro0|e0|y[4]~9_combout\ $ (\pro0|e0|y[3]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Add2~0_combout\,
	datac => \pro0|e0|y[4]~9_combout\,
	datad => \pro0|e0|y[3]~7_combout\,
	combout => \pro0|e0|alu0|Add2~4_combout\);

-- Location: LCCOMB_X29_Y17_N26
\pro0|e0|alu0|ShiftRight1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~6_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[6]~59_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[5]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[5]~53_combout\,
	datac => \pro0|e0|reg_out[6]~59_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~6_combout\);

-- Location: LCCOMB_X29_Y17_N16
\pro0|e0|alu0|ShiftRight0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~0_combout\ = (\pro0|e0|alu0|Add2~3_combout\ & (\pro0|e0|alu0|ShiftRight1~5_combout\)) # (!\pro0|e0|alu0|Add2~3_combout\ & ((\pro0|e0|alu0|ShiftRight1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~5_combout\,
	datac => \pro0|e0|alu0|Add2~3_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~6_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~0_combout\);

-- Location: LCCOMB_X29_Y16_N2
\pro0|e0|alu0|ShiftRight1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~3_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[2]~35_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[1]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|e0|reg_out[1]~9_combout\,
	datad => \pro0|e0|reg_out[2]~35_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~3_combout\);

-- Location: LCCOMB_X30_Y16_N30
\pro0|e0|alu0|ShiftRight1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~2_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[4]~47_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[3]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[3]~41_combout\,
	datac => \pro0|e0|reg_out[4]~47_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~2_combout\);

-- Location: LCCOMB_X29_Y16_N0
\pro0|e0|alu0|ShiftRight1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~4_combout\ = (\pro0|e0|alu0|Add2~2_combout\ & ((\pro0|e0|alu0|Add2~3_combout\ & ((\pro0|e0|alu0|ShiftRight1~2_combout\))) # (!\pro0|e0|alu0|Add2~3_combout\ & (\pro0|e0|alu0|ShiftRight1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~2_combout\,
	datab => \pro0|e0|alu0|ShiftRight1~3_combout\,
	datac => \pro0|e0|alu0|Add2~3_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~2_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~4_combout\);

-- Location: LCCOMB_X29_Y16_N10
\pro0|e0|alu0|ShiftRight1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~7_combout\ = (!\pro0|e0|alu0|Add2~4_combout\ & ((\pro0|e0|alu0|ShiftRight1~4_combout\) # ((!\pro0|e0|alu0|Add2~2_combout\ & \pro0|e0|alu0|ShiftRight0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add2~2_combout\,
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datac => \pro0|e0|alu0|ShiftRight0~0_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~4_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~7_combout\);

-- Location: LCCOMB_X29_Y16_N4
\pro0|e0|alu0|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~15_combout\ = (\pro0|e0|y[15]~3_combout\ & ((\pro0|e0|alu0|ShiftRight1~7_combout\) # ((\pro0|e0|alu0|ShiftRight1~12_combout\ & \pro0|e0|alu0|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight1~12_combout\,
	datab => \pro0|e0|alu0|Add2~4_combout\,
	datac => \pro0|e0|y[15]~3_combout\,
	datad => \pro0|e0|alu0|ShiftRight1~7_combout\,
	combout => \pro0|e0|alu0|Add0~15_combout\);

-- Location: LCCOMB_X29_Y16_N28
\pro0|e0|alu0|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~12_combout\ = (!\pro0|e0|reg_out[1]~9_combout\ & !\pro0|co|c0|op[2]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|reg_out[1]~9_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~12_combout\);

-- Location: LCCOMB_X29_Y16_N18
\pro0|e0|alu0|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~16_combout\ = (\pro0|e0|alu0|Add0~12_combout\) # ((\pro0|e0|alu0|Add0~13_combout\ & ((\pro0|e0|alu0|Add0~14_combout\) # (\pro0|e0|alu0|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~13_combout\,
	datab => \pro0|e0|alu0|Add0~14_combout\,
	datac => \pro0|e0|alu0|Add0~15_combout\,
	datad => \pro0|e0|alu0|Add0~12_combout\,
	combout => \pro0|e0|alu0|Add0~16_combout\);

-- Location: LCCOMB_X29_Y16_N14
\pro0|e0|alu0|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~18_combout\ = (\pro0|e0|y[15]~3_combout\ & ((\pro0|e0|alu0|Add0~17_combout\) # ((\pro0|e0|reg_out[15]~29_combout\ & \pro0|e0|alu0|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~17_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|alu0|Add2~1_combout\,
	combout => \pro0|e0|alu0|Add0~18_combout\);

-- Location: LCCOMB_X29_Y16_N20
\pro0|e0|alu0|Add0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~19_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (((\pro0|e0|alu0|Add0~18_combout\) # (\pro0|e0|alu0|Add0~14_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|alu0|output~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|output~0_combout\,
	datab => \pro0|e0|alu0|Add0~18_combout\,
	datac => \pro0|e0|alu0|Add0~14_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~19_combout\);

-- Location: LCCOMB_X29_Y16_N26
\pro0|e0|alu0|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~7_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Add0~16_combout\) # ((\pro0|e0|alu0|Mux4~4_combout\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Add0~19_combout\ & !\pro0|e0|alu0|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|e0|alu0|Add0~16_combout\,
	datac => \pro0|e0|alu0|Add0~19_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux14~7_combout\);

-- Location: LCCOMB_X21_Y14_N4
\pro0|e0|alu0|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~8_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & (\pro0|e0|y[1]~1_combout\ & ((\pro0|co|c0|op[2]~7_combout\) # (!\pro0|e0|alu0|Mux14~7_combout\)))) # (!\pro0|e0|alu0|Mux4~4_combout\ & (((\pro0|e0|alu0|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|e0|alu0|Mux14~7_combout\,
	datac => \pro0|e0|y[1]~1_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux14~8_combout\);

-- Location: LCCOMB_X25_Y11_N28
\pro0|e0|alu0|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~10_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|y[1]~1_combout\)) # (!\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|reg_out[1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|y[1]~1_combout\,
	datac => \pro0|e0|reg_out[1]~9_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~10_combout\);

-- Location: LCCOMB_X25_Y11_N6
\pro0|e0|alu0|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~4_combout\ = (\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Add0~10_combout\) # (\pro0|e0|alu0|Mux4~4_combout\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|y[1]~1_combout\ & ((!\pro0|e0|alu0|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|alu0|Add0~10_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux14~4_combout\);

-- Location: LCCOMB_X20_Y12_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & 
-- (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\);

-- Location: LCCOMB_X21_Y11_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\);

-- Location: LCCOMB_X27_Y17_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ = (\pro0|co|c0|Rb_N~combout\ & (!\pro0|e0|reg0|Mux16~4_combout\ & ((!\pro0|e0|reg0|Mux17~4_combout\)))) # (!\pro0|co|c0|Rb_N~combout\ & (((!\pro0|co|c0|immed[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|e0|reg0|Mux16~4_combout\,
	datac => \pro0|co|c0|immed[7]~2_combout\,
	datad => \pro0|e0|reg0|Mux17~4_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\);

-- Location: LCCOMB_X20_Y10_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\);

-- Location: LCCOMB_X19_Y12_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97_combout\);

-- Location: LCCOMB_X20_Y10_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\);

-- Location: LCCOMB_X20_Y10_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\);

-- Location: LCCOMB_X21_Y11_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\);

-- Location: LCCOMB_X19_Y10_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\);

-- Location: LCCOMB_X19_Y12_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\);

-- Location: LCCOMB_X21_Y13_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101_combout\);

-- Location: LCCOMB_X21_Y9_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\);

-- Location: LCCOMB_X19_Y12_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\pro0|e0|reg_out[3]~41_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\))))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\ & (\pro0|e0|reg_out[3]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[3]~41_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]~7_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\);

-- Location: LCCOMB_X21_Y12_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103_combout\);

-- Location: LCCOMB_X21_Y12_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|reg_out[2]~35_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & (((\pro0|e0|reg_out[2]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|reg_out[2]~35_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\);

-- Location: LCCOMB_X20_Y11_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ = (\pro0|e0|reg_out[1]~9_combout\ & ((GND) # (!\pro0|e0|y[0]~2_combout\))) # (!\pro0|e0|reg_out[1]~9_combout\ & (\pro0|e0|y[0]~2_combout\ $ (GND)))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ = CARRY((\pro0|e0|reg_out[1]~9_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[1]~9_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datad => VCC,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\);

-- Location: LCCOMB_X20_Y11_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ = (\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # 
-- (GND))))) # (!\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ = CARRY((\pro0|e0|y[1]~1_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\))) # (!\pro0|e0|y[1]~1_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~1\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~3\);

-- Location: LCCOMB_X20_Y11_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ = (\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # 
-- (GND))))) # (!\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ = CARRY((\pro0|e0|y[3]~7_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\))) # (!\pro0|e0|y[3]~7_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~5\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~7\);

-- Location: LCCOMB_X20_Y11_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = ((\pro0|e0|y[6]~13_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ = CARRY((\pro0|e0|y[6]~13_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)) # (!\pro0|e0|y[6]~13_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[6]~13_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~11\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\);

-- Location: LCCOMB_X20_Y11_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ = (\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # 
-- (GND))))) # (!\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ = CARRY((\pro0|e0|y[7]~15_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\))) # (!\pro0|e0|y[7]~15_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[7]~15_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~13\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~15\);

-- Location: LCCOMB_X20_Y11_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\ & ((\pro0|e0|y[9]~19_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # (!\pro0|e0|y[9]~19_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ & VCC)))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\ & ((\pro0|e0|y[9]~19_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # (GND))) # (!\pro0|e0|y[9]~19_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\ & (\pro0|e0|y[9]~19_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\ & ((\pro0|e0|y[9]~19_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\,
	datab => \pro0|e0|y[9]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~17\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~19\);

-- Location: LCCOMB_X20_Y11_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\ $ (\pro0|e0|y[10]~20_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~19\) # 
-- (!\pro0|e0|y[10]~20_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\ & (!\pro0|e0|y[10]~20_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\,
	datab => \pro0|e0|y[10]~20_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~19\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\);

-- Location: LCCOMB_X20_Y11_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ = (\pro0|e0|y[11]~21_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # 
-- (GND))))) # (!\pro0|e0|y[11]~21_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ = CARRY((\pro0|e0|y[11]~21_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\))) # (!\pro0|e0|y[11]~21_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[11]~21_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~21\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~23\);

-- Location: LCCOMB_X20_Y11_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ = ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\ $ (\pro0|e0|y[12]~18_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~23\) # 
-- (!\pro0|e0|y[12]~18_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\ & (!\pro0|e0|y[12]~18_combout\ & !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\,
	datab => \pro0|e0|y[12]~18_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~23\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\);

-- Location: LCCOMB_X20_Y11_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ = (\pro0|e0|y[13]~16_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\ & 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # 
-- (GND))))) # (!\pro0|e0|y[13]~16_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ & VCC)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\))))
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ = CARRY((\pro0|e0|y[13]~16_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\))) # (!\pro0|e0|y[13]~16_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[13]~16_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~25\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~27\);

-- Location: LCCOMB_X20_Y11_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ = ((\pro0|e0|y[14]~17_combout\ $ (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\ $ 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))) # (GND)
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ = CARRY((\pro0|e0|y[14]~17_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)) # (!\pro0|e0|y[14]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[14]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~27\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~29\);

-- Location: LCCOMB_X20_Y11_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ = !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~29\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\);

-- Location: LCCOMB_X20_Y14_N20
\pro0|e0|alu0|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~11_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (!\pro0|e0|y[15]~3_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & 
-- (((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~11_combout\);

-- Location: LCCOMB_X21_Y15_N10
\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6_combout\ & ((\pro0|e0|y[15]~3_combout\ & (!\pro0|e0|y[13]~16_combout\ & !\pro0|e0|y[14]~17_combout\)) # 
-- (!\pro0|e0|y[15]~3_combout\ & (\pro0|e0|y[13]~16_combout\ & \pro0|e0|y[14]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|y[13]~16_combout\,
	datac => \pro0|e0|y[14]~17_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\);

-- Location: LCCOMB_X21_Y14_N12
\pro0|e0|alu0|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~8_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~2_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Add0~8_combout\);

-- Location: LCCOMB_X21_Y14_N26
\pro0|e0|alu0|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~9_combout\ = (\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|alu0|Add0~8_combout\))) # (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datad => \pro0|e0|alu0|Add0~8_combout\,
	combout => \pro0|e0|alu0|Add0~9_combout\);

-- Location: LCCOMB_X21_Y14_N0
\pro0|e0|alu0|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~5_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Mux14~4_combout\ & (\pro0|e0|alu0|Add0~11_combout\)) # (!\pro0|e0|alu0|Mux14~4_combout\ & ((\pro0|e0|alu0|Add0~9_combout\))))) # (!\pro0|e0|alu0|Mux4~4_combout\ & 
-- (\pro0|e0|alu0|Mux14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~4_combout\,
	datab => \pro0|e0|alu0|Mux14~4_combout\,
	datac => \pro0|e0|alu0|Add0~11_combout\,
	datad => \pro0|e0|alu0|Add0~9_combout\,
	combout => \pro0|e0|alu0|Mux14~5_combout\);

-- Location: LCCOMB_X21_Y14_N18
\pro0|e0|alu0|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~6_combout\ = (\pro0|co|c0|op[1]~9_combout\ & ((\pro0|e0|alu0|Mux14~3_combout\) # ((!\pro0|e0|alu0|Mux4~5_combout\)))) # (!\pro0|co|c0|op[1]~9_combout\ & (((\pro0|e0|alu0|Mux4~5_combout\ & \pro0|e0|alu0|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux14~3_combout\,
	datab => \pro0|co|c0|op[1]~9_combout\,
	datac => \pro0|e0|alu0|Mux4~5_combout\,
	datad => \pro0|e0|alu0|Mux14~5_combout\,
	combout => \pro0|e0|alu0|Mux14~6_combout\);

-- Location: LCCOMB_X21_Y14_N30
\pro0|e0|alu0|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux14~9_combout\ = (\pro0|e0|alu0|Mux4~5_combout\ & (((\pro0|e0|alu0|Mux14~6_combout\)))) # (!\pro0|e0|alu0|Mux4~5_combout\ & ((\pro0|e0|alu0|Mux14~6_combout\ & ((\pro0|e0|alu0|Mux14~8_combout\))) # (!\pro0|e0|alu0|Mux14~6_combout\ & 
-- (\pro0|e0|alu0|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux14~1_combout\,
	datab => \pro0|e0|alu0|Mux14~8_combout\,
	datac => \pro0|e0|alu0|Mux4~5_combout\,
	datad => \pro0|e0|alu0|Mux14~6_combout\,
	combout => \pro0|e0|alu0|Mux14~9_combout\);

-- Location: LCCOMB_X22_Y14_N16
\pro0|co|Add1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~5_combout\ = (!\pro0|co|process_0~1_combout\ & ((\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|e0|alu0|Mux14~9_combout\))) # (!\pro0|co|c0|sequencing_mode~2_combout\ & (\pro0|co|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|process_0~1_combout\,
	datab => \pro0|co|Add1~4_combout\,
	datac => \pro0|e0|alu0|Mux14~9_combout\,
	datad => \pro0|co|c0|sequencing_mode~2_combout\,
	combout => \pro0|co|Add1~5_combout\);

-- Location: LCFF_X22_Y14_N17
\pro0|co|pc_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|Add1~5_combout\,
	ena => \pro0|co|pc_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(1));

-- Location: LCCOMB_X19_Y14_N2
\pro0|e0|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Add0~2_combout\ = (\pro0|co|pc_reg\(2) & (!\pro0|e0|Add0~1\)) # (!\pro0|co|pc_reg\(2) & ((\pro0|e0|Add0~1\) # (GND)))
-- \pro0|e0|Add0~3\ = CARRY((!\pro0|e0|Add0~1\) # (!\pro0|co|pc_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(2),
	datad => VCC,
	cin => \pro0|e0|Add0~1\,
	combout => \pro0|e0|Add0~2_combout\,
	cout => \pro0|e0|Add0~3\);

-- Location: LCCOMB_X18_Y14_N28
\pro0|co|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~8_combout\ = (\pro0|co|c0|Equal3~3_combout\ & ((\pro0|co|c0|sequencing_mode~1_combout\ & ((\pro0|co|Add1~6_combout\))) # (!\pro0|co|c0|sequencing_mode~1_combout\ & (\pro0|e0|Add0~2_combout\)))) # (!\pro0|co|c0|Equal3~3_combout\ & 
-- (\pro0|e0|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~2_combout\,
	datab => \pro0|co|c0|Equal3~3_combout\,
	datac => \pro0|co|Add1~6_combout\,
	datad => \pro0|co|c0|sequencing_mode~1_combout\,
	combout => \pro0|co|Add1~8_combout\);

-- Location: LCCOMB_X22_Y14_N20
\pro0|co|Add1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~9_combout\ = (!\pro0|co|process_0~1_combout\ & ((\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|e0|alu0|Mux13~11_combout\))) # (!\pro0|co|c0|sequencing_mode~2_combout\ & (\pro0|co|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|process_0~1_combout\,
	datab => \pro0|co|Add1~8_combout\,
	datac => \pro0|e0|alu0|Mux13~11_combout\,
	datad => \pro0|co|c0|sequencing_mode~2_combout\,
	combout => \pro0|co|Add1~9_combout\);

-- Location: LCFF_X22_Y14_N21
\pro0|co|pc_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|Add1~9_combout\,
	ena => \pro0|co|pc_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(2));

-- Location: LCCOMB_X19_Y14_N4
\pro0|e0|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Add0~4_combout\ = (\pro0|co|pc_reg\(3) & (\pro0|e0|Add0~3\ $ (GND))) # (!\pro0|co|pc_reg\(3) & (!\pro0|e0|Add0~3\ & VCC))
-- \pro0|e0|Add0~5\ = CARRY((\pro0|co|pc_reg\(3) & !\pro0|e0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(3),
	datad => VCC,
	cin => \pro0|e0|Add0~3\,
	combout => \pro0|e0|Add0~4_combout\,
	cout => \pro0|e0|Add0~5\);

-- Location: LCCOMB_X18_Y14_N6
\pro0|co|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~12_combout\ = (\pro0|co|c0|Equal3~3_combout\ & ((\pro0|co|c0|sequencing_mode~1_combout\ & (\pro0|co|Add1~10_combout\)) # (!\pro0|co|c0|sequencing_mode~1_combout\ & ((\pro0|e0|Add0~4_combout\))))) # (!\pro0|co|c0|Equal3~3_combout\ & 
-- (((\pro0|e0|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|Add1~10_combout\,
	datab => \pro0|co|c0|Equal3~3_combout\,
	datac => \pro0|e0|Add0~4_combout\,
	datad => \pro0|co|c0|sequencing_mode~1_combout\,
	combout => \pro0|co|Add1~12_combout\);

-- Location: LCCOMB_X19_Y14_N30
\pro0|co|Add1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~13_combout\ = (!\pro0|co|process_0~1_combout\ & ((\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|e0|alu0|Mux12~31_combout\))) # (!\pro0|co|c0|sequencing_mode~2_combout\ & (\pro0|co|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|process_0~1_combout\,
	datab => \pro0|co|Add1~12_combout\,
	datac => \pro0|co|c0|sequencing_mode~2_combout\,
	datad => \pro0|e0|alu0|Mux12~31_combout\,
	combout => \pro0|co|Add1~13_combout\);

-- Location: LCFF_X19_Y14_N31
\pro0|co|pc_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|Add1~13_combout\,
	ena => \pro0|co|pc_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(3));

-- Location: LCCOMB_X24_Y15_N2
\mem0|sramContr|dataReaded[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[4]~5_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & ((\pro0|e0|alu0|Mux15~10_combout\ & ((\SRAM_DQ[12]~12\))) # (!\pro0|e0|alu0|Mux15~10_combout\ & (\SRAM_DQ[4]~4\)))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & 
-- (\SRAM_DQ[4]~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[4]~4\,
	datab => \SRAM_DQ[12]~12\,
	datac => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[4]~5_combout\);

-- Location: LCCOMB_X29_Y20_N28
\pro0|e0|alu0|ShiftRight0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~12_combout\ = (\pro0|e0|alu0|Add2~3_combout\ & (\pro0|e0|alu0|ShiftRight0~5_combout\)) # (!\pro0|e0|alu0|Add2~3_combout\ & ((\pro0|e0|alu0|ShiftRight0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftRight0~5_combout\,
	datac => \pro0|e0|alu0|Add2~3_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~9_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~12_combout\);

-- Location: LCCOMB_X27_Y19_N12
\pro0|e0|alu0|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~9_combout\ = (\pro0|e0|alu0|Mux11~0_combout\ & ((\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|ShiftLeft0~9_combout\))) # (!\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|ShiftLeft0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~12_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~9_combout\,
	datac => \pro0|e0|y[2]~5_combout\,
	datad => \pro0|e0|alu0|Mux11~0_combout\,
	combout => \pro0|e0|alu0|Mux11~9_combout\);

-- Location: LCCOMB_X29_Y14_N14
\pro0|e0|alu0|ShiftRight1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight1~18_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[5]~53_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[4]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[4]~47_combout\,
	datac => \pro0|e0|y[0]~2_combout\,
	datad => \pro0|e0|reg_out[5]~53_combout\,
	combout => \pro0|e0|alu0|ShiftRight1~18_combout\);

-- Location: LCCOMB_X29_Y13_N18
\pro0|e0|alu0|ShiftRight0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftRight0~15_combout\ = (\pro0|e0|alu0|Add2~3_combout\ & (\pro0|e0|alu0|ShiftRight0~10_combout\)) # (!\pro0|e0|alu0|Add2~3_combout\ & ((\pro0|e0|alu0|ShiftRight1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|ShiftRight0~10_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~18_combout\,
	datad => \pro0|e0|alu0|Add2~3_combout\,
	combout => \pro0|e0|alu0|ShiftRight0~15_combout\);

-- Location: LCCOMB_X30_Y17_N28
\pro0|e0|alu0|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~10_combout\ = (\pro0|e0|alu0|Mux11~7_combout\ & (((!\pro0|e0|alu0|Mux11~1_combout\ & \pro0|e0|alu0|ShiftRight0~15_combout\)))) # (!\pro0|e0|alu0|Mux11~7_combout\ & ((\pro0|e0|alu0|Mux11~9_combout\) # 
-- ((\pro0|e0|alu0|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~7_combout\,
	datab => \pro0|e0|alu0|Mux11~9_combout\,
	datac => \pro0|e0|alu0|Mux11~1_combout\,
	datad => \pro0|e0|alu0|ShiftRight0~15_combout\,
	combout => \pro0|e0|alu0|Mux11~10_combout\);

-- Location: LCCOMB_X30_Y17_N2
\pro0|e0|alu0|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~11_combout\ = (\pro0|e0|alu0|Mux11~8_combout\ & ((\pro0|e0|alu0|Mux11~10_combout\ & (\pro0|e0|alu0|Mux11~6_combout\)) # (!\pro0|e0|alu0|Mux11~10_combout\ & ((\pro0|e0|alu0|ShiftRight1~23_combout\))))) # (!\pro0|e0|alu0|Mux11~8_combout\ 
-- & (((\pro0|e0|alu0|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~6_combout\,
	datab => \pro0|e0|alu0|Mux11~8_combout\,
	datac => \pro0|e0|alu0|ShiftRight1~23_combout\,
	datad => \pro0|e0|alu0|Mux11~10_combout\,
	combout => \pro0|e0|alu0|Mux11~11_combout\);

-- Location: LCCOMB_X30_Y18_N22
\pro0|e0|alu0|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~13_combout\ = (\pro0|e0|alu0|Mux11~12_combout\ & ((\pro0|e0|alu0|Add0~27_combout\) # ((!\pro0|e0|alu0|Mux12~32_combout\)))) # (!\pro0|e0|alu0|Mux11~12_combout\ & (((\pro0|e0|alu0|Mux12~32_combout\ & \pro0|e0|alu0|Mux11~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~12_combout\,
	datab => \pro0|e0|alu0|Add0~27_combout\,
	datac => \pro0|e0|alu0|Mux12~32_combout\,
	datad => \pro0|e0|alu0|Mux11~11_combout\,
	combout => \pro0|e0|alu0|Mux11~13_combout\);

-- Location: LCCOMB_X30_Y18_N16
\pro0|e0|alu0|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~14_combout\ = (\pro0|e0|alu0|Mux12~36_combout\ & (((\pro0|e0|reg_out[4]~47_combout\)) # (!\pro0|e0|alu0|Mux12~19_combout\))) # (!\pro0|e0|alu0|Mux12~36_combout\ & (\pro0|e0|alu0|Mux12~19_combout\ & ((\pro0|e0|alu0|Mux11~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~36_combout\,
	datab => \pro0|e0|alu0|Mux12~19_combout\,
	datac => \pro0|e0|reg_out[4]~47_combout\,
	datad => \pro0|e0|alu0|Mux11~13_combout\,
	combout => \pro0|e0|alu0|Mux11~14_combout\);

-- Location: LCCOMB_X21_Y13_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(187) = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~2_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(187));

-- Location: LCCOMB_X20_Y17_N2
\pro0|e0|alu0|Div0|auto_generated|divider|quotient[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|quotient[4]~2_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~8_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(187),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~8_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|quotient[4]~2_combout\);

-- Location: LCCOMB_X20_Y17_N24
\pro0|e0|alu0|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~3_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (((\pro0|co|c0|op[0]~5_combout\) # (\pro0|e0|alu0|Div0|auto_generated|divider|quotient[4]~2_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT4\ & (!\pro0|co|c0|op[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|quotient[4]~2_combout\,
	combout => \pro0|e0|alu0|Mux11~3_combout\);

-- Location: LCCOMB_X23_Y17_N18
\pro0|e0|alu0|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~4_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mux11~3_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(187)))) # (!\pro0|e0|alu0|Mux11~3_combout\ & 
-- (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT20\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Mux11~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(187),
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Mux11~3_combout\,
	combout => \pro0|e0|alu0|Mux11~4_combout\);

-- Location: LCCOMB_X23_Y17_N0
\pro0|e0|alu0|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~15_combout\ = (\pro0|e0|alu0|Mux12~11_combout\ & ((\pro0|e0|alu0|Mux11~14_combout\ & (\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT20\)) # (!\pro0|e0|alu0|Mux11~14_combout\ & ((\pro0|e0|alu0|Mux11~4_combout\))))) # 
-- (!\pro0|e0|alu0|Mux12~11_combout\ & (((\pro0|e0|alu0|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux12~11_combout\,
	datab => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datac => \pro0|e0|alu0|Mux11~14_combout\,
	datad => \pro0|e0|alu0|Mux11~4_combout\,
	combout => \pro0|e0|alu0|Mux11~15_combout\);

-- Location: LCCOMB_X23_Y17_N6
\pro0|e0|alu0|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~17_combout\ = (!\pro0|e0|alu0|Mux12~8_combout\ & ((\pro0|e0|alu0|Mux11~16_combout\ & (\pro0|e0|alu0|ShiftRight0~12_combout\)) # (!\pro0|e0|alu0|Mux11~16_combout\ & ((\pro0|e0|alu0|Mux11~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux11~16_combout\,
	datab => \pro0|e0|alu0|ShiftRight0~12_combout\,
	datac => \pro0|e0|alu0|Mux12~8_combout\,
	datad => \pro0|e0|alu0|Mux11~15_combout\,
	combout => \pro0|e0|alu0|Mux11~17_combout\);

-- Location: LCCOMB_X23_Y17_N24
\pro0|e0|alu0|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~18_combout\ = (\pro0|e0|alu0|Mux11~17_combout\) # ((\pro0|e0|y[4]~9_combout\ & \pro0|e0|alu0|Mux12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datac => \pro0|e0|alu0|Mux12~8_combout\,
	datad => \pro0|e0|alu0|Mux11~17_combout\,
	combout => \pro0|e0|alu0|Mux11~18_combout\);

-- Location: LCCOMB_X24_Y15_N8
\pro0|e0|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector11~0_combout\ = (\pro0|e0|Selector9~1_combout\ & ((\mem0|sramContr|dataReaded[4]~5_combout\) # ((\pro0|e0|Selector9~0_combout\)))) # (!\pro0|e0|Selector9~1_combout\ & (((!\pro0|e0|Selector9~0_combout\ & \pro0|e0|alu0|Mux11~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~1_combout\,
	datab => \mem0|sramContr|dataReaded[4]~5_combout\,
	datac => \pro0|e0|Selector9~0_combout\,
	datad => \pro0|e0|alu0|Mux11~18_combout\,
	combout => \pro0|e0|Selector11~0_combout\);

-- Location: LCCOMB_X24_Y19_N28
\pro0|e0|Selector11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector11~4_combout\ = (\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|Selector11~0_combout\ & (\pro0|e0|Selector11~3_combout\)) # (!\pro0|e0|Selector11~0_combout\ & ((\pro0|e0|Add0~6_combout\))))) # (!\pro0|e0|Selector9~0_combout\ & 
-- (((\pro0|e0|Selector11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector11~3_combout\,
	datab => \pro0|e0|Selector9~0_combout\,
	datac => \pro0|e0|Add0~6_combout\,
	datad => \pro0|e0|Selector11~0_combout\,
	combout => \pro0|e0|Selector11~4_combout\);

-- Location: LCCOMB_X24_Y19_N12
\pro0|e0|reg0|regs[2][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[2][4]~feeder_combout\ = \pro0|e0|Selector11~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector11~4_combout\,
	combout => \pro0|e0|reg0|regs[2][4]~feeder_combout\);

-- Location: LCFF_X24_Y19_N13
\pro0|e0|reg0|regs[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[2][4]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][4]~regout\);

-- Location: LCCOMB_X24_Y13_N0
\pro0|e0|reg0|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux27~0_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|reg0|regs[1][4]~regout\)) # 
-- (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|regs[0][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[1][4]~regout\,
	datac => \pro0|e0|reg0|regs[0][4]~regout\,
	datad => \pro0|co|c0|addr_b[0]~2_combout\,
	combout => \pro0|e0|reg0|Mux27~0_combout\);

-- Location: LCCOMB_X24_Y13_N18
\pro0|e0|reg0|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux27~1_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|Mux27~0_combout\ & ((\pro0|e0|reg0|regs[3][4]~regout\))) # (!\pro0|e0|reg0|Mux27~0_combout\ & (\pro0|e0|reg0|regs[2][4]~regout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & 
-- (((\pro0|e0|reg0|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[2][4]~regout\,
	datac => \pro0|e0|reg0|regs[3][4]~regout\,
	datad => \pro0|e0|reg0|Mux27~0_combout\,
	combout => \pro0|e0|reg0|Mux27~1_combout\);

-- Location: LCCOMB_X25_Y17_N26
\io|regs[8][4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[8][4]~4_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux27~3_combout\)) # (!\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|Mux27~3_combout\,
	datab => \pro0|co|c0|addr_b[2]~3_combout\,
	datad => \pro0|e0|reg0|Mux27~1_combout\,
	combout => \io|regs[8][4]~4_combout\);

-- Location: LCCOMB_X25_Y17_N8
\pro0|e0|y[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[4]~9_combout\ = (\pro0|co|c0|Rb_N~combout\ & (((\io|regs[8][4]~4_combout\)))) # (!\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|y[4]~8_combout\) # ((\pro0|co|c0|immed[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|e0|y[4]~8_combout\,
	datac => \pro0|co|c0|immed[0]~4_combout\,
	datad => \io|regs[8][4]~4_combout\,
	combout => \pro0|e0|y[4]~9_combout\);

-- Location: LCCOMB_X26_Y13_N8
\pro0|e0|alu0|Equal1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Equal1~7_combout\ = (!\pro0|e0|y[5]~11_combout\ & (!\pro0|e0|y[4]~9_combout\ & (!\pro0|e0|y[3]~7_combout\ & \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~11_combout\,
	datab => \pro0|e0|y[4]~9_combout\,
	datac => \pro0|e0|y[3]~7_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]~3_combout\,
	combout => \pro0|e0|alu0|Equal1~7_combout\);

-- Location: LCCOMB_X27_Y12_N28
\pro0|co|c0|take_branch~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|take_branch~1_combout\ = \pro0|co|ir\(8) $ (((\pro0|e0|alu0|Equal1~8_combout\ & (!\pro0|e0|y[0]~2_combout\ & \pro0|e0|alu0|Equal1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal1~8_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datac => \pro0|e0|alu0|Equal1~7_combout\,
	datad => \pro0|co|ir\(8),
	combout => \pro0|co|c0|take_branch~1_combout\);

-- Location: LCCOMB_X27_Y12_N6
\pro0|co|c0|sequencing_mode~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|sequencing_mode~1_combout\ = (\pro0|co|c0|sequencing_mode~0_combout\ & ((\pro0|co|c0|Mux0~0_combout\) # ((!\pro0|co|ir\(15) & \pro0|co|c0|take_branch~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Mux0~0_combout\,
	datab => \pro0|co|ir\(15),
	datac => \pro0|co|c0|sequencing_mode~0_combout\,
	datad => \pro0|co|c0|take_branch~1_combout\,
	combout => \pro0|co|c0|sequencing_mode~1_combout\);

-- Location: LCCOMB_X16_Y15_N6
\pro0|co|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~56_combout\ = (\pro0|co|c0|Equal3~3_combout\ & ((\pro0|co|c0|sequencing_mode~1_combout\ & (\pro0|co|Add1~54_combout\)) # (!\pro0|co|c0|sequencing_mode~1_combout\ & ((\pro0|e0|Add0~26_combout\))))) # (!\pro0|co|c0|Equal3~3_combout\ & 
-- (((\pro0|e0|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Equal3~3_combout\,
	datab => \pro0|co|c0|sequencing_mode~1_combout\,
	datac => \pro0|co|Add1~54_combout\,
	datad => \pro0|e0|Add0~26_combout\,
	combout => \pro0|co|Add1~56_combout\);

-- Location: LCCOMB_X22_Y19_N10
\pro0|e0|alu0|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~10_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & (\pro0|e0|y[14]~17_combout\ & ((\pro0|co|c0|op[2]~7_combout\) # (!\pro0|e0|alu0|Mux1~9_combout\)))) # (!\pro0|e0|alu0|Mux4~4_combout\ & (\pro0|e0|alu0|Mux1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux1~9_combout\,
	datab => \pro0|e0|alu0|Mux4~4_combout\,
	datac => \pro0|e0|y[14]~17_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux1~10_combout\);

-- Location: LCCOMB_X29_Y18_N18
\pro0|e0|alu0|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~0_combout\ = (!\pro0|co|c0|op[2]~7_combout\ & ((\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|reg_out[14]~111_combout\) # (\pro0|e0|y[14]~17_combout\))) # (!\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|reg_out[14]~111_combout\ & 
-- \pro0|e0|y[14]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|reg_out[14]~111_combout\,
	datad => \pro0|e0|y[14]~17_combout\,
	combout => \pro0|e0|alu0|Mux1~0_combout\);

-- Location: LCCOMB_X29_Y18_N4
\pro0|e0|alu0|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~1_combout\ = (!\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Mux1~0_combout\) # ((\pro0|e0|alu0|Add0~77_combout\ & \pro0|co|c0|op[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~77_combout\,
	datab => \pro0|e0|alu0|Mux1~0_combout\,
	datac => \pro0|co|c0|op[2]~7_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux1~1_combout\);

-- Location: LCCOMB_X29_Y18_N30
\pro0|e0|alu0|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~2_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|reg_out[14]~111_combout\)) # (!\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|reg_out[14]~111_combout\,
	datad => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT30\,
	combout => \pro0|e0|alu0|Mux1~2_combout\);

-- Location: LCCOMB_X29_Y18_N12
\pro0|e0|alu0|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~3_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|y[14]~17_combout\))) # (!\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|alu0|Mux1~2_combout\)))) # (!\pro0|e0|alu0|Mux4~4_combout\ & 
-- (((\pro0|e0|y[14]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~4_combout\,
	datab => \pro0|e0|alu0|Mux1~2_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|y[14]~17_combout\,
	combout => \pro0|e0|alu0|Mux1~3_combout\);

-- Location: LCCOMB_X25_Y18_N26
\pro0|e0|alu0|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~4_combout\ = (\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT30\)) # (!\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT14\,
	combout => \pro0|e0|alu0|Mux1~4_combout\);

-- Location: LCCOMB_X21_Y18_N28
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~28_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|op_1~27\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~27\ & ((((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\)))))
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~29\ = CARRY((!\pro0|e0|alu0|Div0|auto_generated|divider|op_1~27\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17),
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~27\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~28_combout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~29\);

-- Location: LCCOMB_X20_Y18_N24
\pro0|e0|alu0|Add0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~79_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~28_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & 
-- (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(17),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~28_combout\,
	combout => \pro0|e0|alu0|Add0~79_combout\);

-- Location: LCCOMB_X20_Y18_N18
\pro0|e0|alu0|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~5_combout\ = (\pro0|co|c0|op[0]~5_combout\ & (((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~6_combout\)) # (!\pro0|co|c0|op[2]~7_combout\))) # (!\pro0|co|c0|op[0]~5_combout\ & (\pro0|co|c0|op[2]~7_combout\ & 
-- (\pro0|e0|alu0|Add0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|alu0|Add0~79_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~6_combout\,
	combout => \pro0|e0|alu0|Mux1~5_combout\);

-- Location: LCCOMB_X20_Y18_N4
\pro0|e0|alu0|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~6_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (((\pro0|e0|alu0|Mux4~4_combout\ & \pro0|e0|alu0|Mux1~5_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|alu0|Mux4~4_combout\ & (\pro0|e0|alu0|Mux1~4_combout\)) # 
-- (!\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Mux1~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|e0|alu0|Mux1~4_combout\,
	datac => \pro0|e0|alu0|Mux4~4_combout\,
	datad => \pro0|e0|alu0|Mux1~5_combout\,
	combout => \pro0|e0|alu0|Mux1~6_combout\);

-- Location: LCCOMB_X20_Y18_N6
\pro0|e0|alu0|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~7_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & (((\pro0|e0|alu0|Mux1~6_combout\)))) # (!\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Mux1~6_combout\ & ((\pro0|e0|y[6]~13_combout\))) # (!\pro0|e0|alu0|Mux1~6_combout\ & 
-- (\pro0|e0|y[14]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~4_combout\,
	datab => \pro0|e0|y[14]~17_combout\,
	datac => \pro0|e0|alu0|Mux1~6_combout\,
	datad => \pro0|e0|y[6]~13_combout\,
	combout => \pro0|e0|alu0|Mux1~7_combout\);

-- Location: LCCOMB_X20_Y18_N12
\pro0|e0|alu0|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~8_combout\ = (\pro0|e0|alu0|Mux4~5_combout\ & ((\pro0|co|c0|op[1]~9_combout\ & (\pro0|e0|alu0|Mux1~3_combout\)) # (!\pro0|co|c0|op[1]~9_combout\ & ((\pro0|e0|alu0|Mux1~7_combout\))))) # (!\pro0|e0|alu0|Mux4~5_combout\ & 
-- (\pro0|co|c0|op[1]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~5_combout\,
	datab => \pro0|co|c0|op[1]~9_combout\,
	datac => \pro0|e0|alu0|Mux1~3_combout\,
	datad => \pro0|e0|alu0|Mux1~7_combout\,
	combout => \pro0|e0|alu0|Mux1~8_combout\);

-- Location: LCCOMB_X20_Y18_N14
\pro0|e0|alu0|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux1~11_combout\ = (\pro0|e0|alu0|Mux4~5_combout\ & (((\pro0|e0|alu0|Mux1~8_combout\)))) # (!\pro0|e0|alu0|Mux4~5_combout\ & ((\pro0|e0|alu0|Mux1~8_combout\ & (\pro0|e0|alu0|Mux1~10_combout\)) # (!\pro0|e0|alu0|Mux1~8_combout\ & 
-- ((\pro0|e0|alu0|Mux1~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~5_combout\,
	datab => \pro0|e0|alu0|Mux1~10_combout\,
	datac => \pro0|e0|alu0|Mux1~1_combout\,
	datad => \pro0|e0|alu0|Mux1~8_combout\,
	combout => \pro0|e0|alu0|Mux1~11_combout\);

-- Location: LCCOMB_X23_Y18_N12
\pro0|co|Add1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~57_combout\ = (\pro0|co|process_0~1_combout\) # ((\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|e0|alu0|Mux1~11_combout\))) # (!\pro0|co|c0|sequencing_mode~2_combout\ & (\pro0|co|Add1~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sequencing_mode~2_combout\,
	datab => \pro0|co|Add1~56_combout\,
	datac => \pro0|co|process_0~1_combout\,
	datad => \pro0|e0|alu0|Mux1~11_combout\,
	combout => \pro0|co|Add1~57_combout\);

-- Location: LCFF_X23_Y18_N13
\pro0|co|pc_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|Add1~57_combout\,
	ena => \pro0|co|pc_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(14));

-- Location: LCCOMB_X19_Y14_N26
\pro0|e0|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Add0~26_combout\ = (\pro0|co|pc_reg\(14) & (!\pro0|e0|Add0~25\)) # (!\pro0|co|pc_reg\(14) & ((\pro0|e0|Add0~25\) # (GND)))
-- \pro0|e0|Add0~27\ = CARRY((!\pro0|e0|Add0~25\) # (!\pro0|co|pc_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(14),
	datad => VCC,
	cin => \pro0|e0|Add0~25\,
	combout => \pro0|e0|Add0~26_combout\,
	cout => \pro0|e0|Add0~27\);

-- Location: LCCOMB_X27_Y15_N20
\mem0|sramContr|dataReaded[14]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[14]~21_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & (((\SRAM_DQ[15]~15\ & \pro0|e0|alu0|Mux15~10_combout\)))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & (\SRAM_DQ[14]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datab => \SRAM_DQ[14]~14\,
	datac => \SRAM_DQ[15]~15\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[14]~21_combout\);

-- Location: LCCOMB_X26_Y12_N22
\mem0|sramContr|dataReaded[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[14]~22_combout\ = (\mem0|sramContr|dataReaded[14]~21_combout\) # ((\SRAM_DQ[7]~7\ & !\mem0|sramContr|SRAM_UB_N~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[7]~7\,
	datac => \mem0|sramContr|SRAM_UB_N~3_combout\,
	datad => \mem0|sramContr|dataReaded[14]~21_combout\,
	combout => \mem0|sramContr|dataReaded[14]~22_combout\);

-- Location: LCCOMB_X26_Y12_N12
\pro0|e0|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector1~0_combout\ = (\pro0|e0|Selector9~0_combout\ & (\pro0|e0|Selector9~1_combout\)) # (!\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|Selector9~1_combout\ & ((\mem0|sramContr|dataReaded[14]~22_combout\))) # (!\pro0|e0|Selector9~1_combout\ & 
-- (\pro0|e0|alu0|Mux1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~0_combout\,
	datab => \pro0|e0|Selector9~1_combout\,
	datac => \pro0|e0|alu0|Mux1~11_combout\,
	datad => \mem0|sramContr|dataReaded[14]~22_combout\,
	combout => \pro0|e0|Selector1~0_combout\);

-- Location: LCCOMB_X26_Y12_N10
\pro0|e0|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector1~1_combout\ = (\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|Selector1~0_combout\ & ((\io|regs_rtl_0|auto_generated|ram_block1a2\))) # (!\pro0|e0|Selector1~0_combout\ & (\pro0|e0|Add0~26_combout\)))) # (!\pro0|e0|Selector9~0_combout\ & 
-- (((\pro0|e0|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~0_combout\,
	datab => \pro0|e0|Add0~26_combout\,
	datac => \io|regs_rtl_0|auto_generated|ram_block1a2\,
	datad => \pro0|e0|Selector1~0_combout\,
	combout => \pro0|e0|Selector1~1_combout\);

-- Location: LCCOMB_X26_Y12_N30
\pro0|e0|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector1~2_combout\ = (\pro0|e0|Selector7~5_combout\ & (\io|regs_rtl_0_bypass\(19))) # (!\pro0|e0|Selector7~5_combout\ & ((\pro0|e0|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|Selector7~5_combout\,
	datac => \io|regs_rtl_0_bypass\(19),
	datad => \pro0|e0|Selector1~1_combout\,
	combout => \pro0|e0|Selector1~2_combout\);

-- Location: LCCOMB_X27_Y13_N4
\pro0|e0|reg0|regs[3][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[3][14]~feeder_combout\ = \pro0|e0|Selector1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector1~2_combout\,
	combout => \pro0|e0|reg0|regs[3][14]~feeder_combout\);

-- Location: LCFF_X27_Y13_N5
\pro0|e0|reg0|regs[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[3][14]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][14]~regout\);

-- Location: LCFF_X26_Y16_N5
\pro0|e0|reg0|regs[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector1~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][14]~regout\);

-- Location: LCFF_X26_Y12_N31
\pro0|e0|reg0|regs[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|Selector1~2_combout\,
	ena => \pro0|e0|reg0|regs[1][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[1][14]~regout\);

-- Location: LCFF_X26_Y16_N7
\pro0|e0|reg0|regs[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector1~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[0][1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[0][14]~regout\);

-- Location: LCCOMB_X26_Y16_N6
\pro0|e0|reg0|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux17~2_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|reg0|regs[1][14]~regout\)) # 
-- (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|regs[0][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[1][14]~regout\,
	datac => \pro0|e0|reg0|regs[0][14]~regout\,
	datad => \pro0|co|c0|addr_b[0]~2_combout\,
	combout => \pro0|e0|reg0|Mux17~2_combout\);

-- Location: LCCOMB_X27_Y13_N14
\pro0|e0|reg0|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux17~3_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|Mux17~2_combout\ & (\pro0|e0|reg0|regs[3][14]~regout\)) # (!\pro0|e0|reg0|Mux17~2_combout\ & ((\pro0|e0|reg0|regs[2][14]~regout\))))) # (!\pro0|co|c0|addr_b[1]~1_combout\ 
-- & (((\pro0|e0|reg0|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[3][14]~regout\,
	datac => \pro0|e0|reg0|regs[2][14]~regout\,
	datad => \pro0|e0|reg0|Mux17~2_combout\,
	combout => \pro0|e0|reg0|Mux17~3_combout\);

-- Location: LCFF_X27_Y12_N31
\pro0|e0|reg0|regs[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector1~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[6][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[6][14]~regout\);

-- Location: LCFF_X26_Y12_N29
\pro0|e0|reg0|regs[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector1~2_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][14]~regout\);

-- Location: LCCOMB_X26_Y12_N28
\pro0|e0|reg0|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux17~0_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[6][14]~regout\)) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[0]~2_combout\,
	datab => \pro0|e0|reg0|regs[6][14]~regout\,
	datac => \pro0|e0|reg0|regs[4][14]~regout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux17~0_combout\);

-- Location: LCCOMB_X24_Y12_N0
\pro0|e0|reg0|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux17~1_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux17~0_combout\ & (\pro0|e0|reg0|regs[7][14]~regout\)) # (!\pro0|e0|reg0|Mux17~0_combout\ & ((\pro0|e0|reg0|regs[5][14]~regout\))))) # (!\pro0|co|c0|addr_b[0]~2_combout\ 
-- & (((\pro0|e0|reg0|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[7][14]~regout\,
	datab => \pro0|co|c0|addr_b[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[5][14]~regout\,
	datad => \pro0|e0|reg0|Mux17~0_combout\,
	combout => \pro0|e0|reg0|Mux17~1_combout\);

-- Location: LCCOMB_X27_Y13_N24
\pro0|e0|reg0|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux17~4_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux17~1_combout\))) # (!\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[2]~3_combout\,
	datac => \pro0|e0|reg0|Mux17~3_combout\,
	datad => \pro0|e0|reg0|Mux17~1_combout\,
	combout => \pro0|e0|reg0|Mux17~4_combout\);

-- Location: LCCOMB_X24_Y18_N22
\pro0|e0|alu0|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~1_combout\ = (!\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Mux7~0_combout\) # ((\pro0|e0|alu0|Add0~52_combout\ & \pro0|co|c0|op[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux7~0_combout\,
	datab => \pro0|e0|alu0|Mux4~4_combout\,
	datac => \pro0|e0|alu0|Add0~52_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux7~1_combout\);

-- Location: LCCOMB_X24_Y18_N14
\pro0|e0|alu0|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~10_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & (\pro0|e0|y[8]~22_combout\ & ((\pro0|co|c0|op[2]~7_combout\) # (!\pro0|e0|alu0|Mux7~9_combout\)))) # (!\pro0|e0|alu0|Mux4~4_combout\ & (\pro0|e0|alu0|Mux7~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux7~9_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|alu0|Mux4~4_combout\,
	datad => \pro0|e0|y[8]~22_combout\,
	combout => \pro0|e0|alu0|Mux7~10_combout\);

-- Location: LCCOMB_X24_Y18_N30
\pro0|e0|alu0|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~3_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|y[8]~22_combout\))) # (!\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|alu0|Mux7~2_combout\)))) # (!\pro0|e0|alu0|Mux4~4_combout\ & 
-- (((\pro0|e0|y[8]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux7~2_combout\,
	datab => \pro0|e0|y[8]~22_combout\,
	datac => \pro0|e0|alu0|Mux4~4_combout\,
	datad => \pro0|co|c0|op[0]~5_combout\,
	combout => \pro0|e0|alu0|Mux7~3_combout\);

-- Location: LCCOMB_X24_Y18_N12
\pro0|e0|alu0|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~54_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~16_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(119),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~16_combout\,
	combout => \pro0|e0|alu0|Add0~54_combout\);

-- Location: LCCOMB_X24_Y18_N10
\pro0|e0|alu0|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~5_combout\ = (\pro0|co|c0|op[2]~7_combout\ & ((\pro0|co|c0|op[0]~5_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119))) # (!\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Add0~54_combout\))))) # 
-- (!\pro0|co|c0|op[2]~7_combout\ & (((\pro0|co|c0|op[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(119),
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Add0~54_combout\,
	combout => \pro0|e0|alu0|Mux7~5_combout\);

-- Location: LCCOMB_X24_Y18_N0
\pro0|e0|alu0|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~6_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (((\pro0|e0|alu0|Mux4~4_combout\ & \pro0|e0|alu0|Mux7~5_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|alu0|Mux4~4_combout\ & (\pro0|e0|alu0|Mux7~4_combout\)) # 
-- (!\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Mux7~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux7~4_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|alu0|Mux4~4_combout\,
	datad => \pro0|e0|alu0|Mux7~5_combout\,
	combout => \pro0|e0|alu0|Mux7~6_combout\);

-- Location: LCCOMB_X24_Y18_N6
\pro0|e0|alu0|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~7_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & (((\pro0|e0|alu0|Mux7~6_combout\)))) # (!\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Mux7~6_combout\ & (\pro0|e0|y[0]~2_combout\)) # (!\pro0|e0|alu0|Mux7~6_combout\ & 
-- ((\pro0|e0|y[8]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|y[8]~22_combout\,
	datac => \pro0|e0|alu0|Mux4~4_combout\,
	datad => \pro0|e0|alu0|Mux7~6_combout\,
	combout => \pro0|e0|alu0|Mux7~7_combout\);

-- Location: LCCOMB_X24_Y18_N28
\pro0|e0|alu0|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~8_combout\ = (\pro0|e0|alu0|Mux4~5_combout\ & ((\pro0|co|c0|op[1]~9_combout\ & (\pro0|e0|alu0|Mux7~3_combout\)) # (!\pro0|co|c0|op[1]~9_combout\ & ((\pro0|e0|alu0|Mux7~7_combout\))))) # (!\pro0|e0|alu0|Mux4~5_combout\ & 
-- (((\pro0|co|c0|op[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~5_combout\,
	datab => \pro0|e0|alu0|Mux7~3_combout\,
	datac => \pro0|co|c0|op[1]~9_combout\,
	datad => \pro0|e0|alu0|Mux7~7_combout\,
	combout => \pro0|e0|alu0|Mux7~8_combout\);

-- Location: LCCOMB_X24_Y18_N20
\pro0|e0|alu0|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux7~11_combout\ = (\pro0|e0|alu0|Mux4~5_combout\ & (((\pro0|e0|alu0|Mux7~8_combout\)))) # (!\pro0|e0|alu0|Mux4~5_combout\ & ((\pro0|e0|alu0|Mux7~8_combout\ & ((\pro0|e0|alu0|Mux7~10_combout\))) # (!\pro0|e0|alu0|Mux7~8_combout\ & 
-- (\pro0|e0|alu0|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~5_combout\,
	datab => \pro0|e0|alu0|Mux7~1_combout\,
	datac => \pro0|e0|alu0|Mux7~10_combout\,
	datad => \pro0|e0|alu0|Mux7~8_combout\,
	combout => \pro0|e0|alu0|Mux7~11_combout\);

-- Location: LCCOMB_X23_Y12_N8
\mem0|sramContr|dataReaded[8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[8]~9_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & (((\SRAM_DQ[15]~15\ & \pro0|e0|alu0|Mux15~10_combout\)))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & (\SRAM_DQ[8]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[8]~8\,
	datab => \SRAM_DQ[15]~15\,
	datac => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[8]~9_combout\);

-- Location: LCCOMB_X23_Y12_N26
\mem0|sramContr|dataReaded[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[8]~10_combout\ = (\mem0|sramContr|dataReaded[8]~9_combout\) # ((\SRAM_DQ[7]~7\ & !\mem0|sramContr|SRAM_UB_N~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_DQ[7]~7\,
	datac => \mem0|sramContr|dataReaded[8]~9_combout\,
	datad => \mem0|sramContr|SRAM_UB_N~3_combout\,
	combout => \mem0|sramContr|dataReaded[8]~10_combout\);

-- Location: LCCOMB_X23_Y12_N12
\pro0|e0|Selector7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector7~6_combout\ = (\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector9~0_combout\) # ((\mem0|sramContr|dataReaded[8]~10_combout\)))) # (!\pro0|e0|Selector9~1_combout\ & (!\pro0|e0|Selector9~0_combout\ & (\pro0|e0|alu0|Mux7~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~1_combout\,
	datab => \pro0|e0|Selector9~0_combout\,
	datac => \pro0|e0|alu0|Mux7~11_combout\,
	datad => \mem0|sramContr|dataReaded[8]~10_combout\,
	combout => \pro0|e0|Selector7~6_combout\);

-- Location: LCCOMB_X23_Y12_N10
\pro0|e0|Selector7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector7~7_combout\ = (\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|Selector7~6_combout\ & ((\io|regs_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # (!\pro0|e0|Selector7~6_combout\ & (\pro0|e0|Add0~14_combout\)))) # 
-- (!\pro0|e0|Selector9~0_combout\ & (((\pro0|e0|Selector7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~14_combout\,
	datab => \pro0|e0|Selector9~0_combout\,
	datac => \io|regs_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \pro0|e0|Selector7~6_combout\,
	combout => \pro0|e0|Selector7~7_combout\);

-- Location: LCCOMB_X26_Y12_N24
\pro0|e0|Selector7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector7~8_combout\ = (\pro0|e0|Selector7~5_combout\ & (\io|regs_rtl_0_bypass\(17))) # (!\pro0|e0|Selector7~5_combout\ & ((\pro0|e0|Selector7~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|Selector7~5_combout\,
	datac => \io|regs_rtl_0_bypass\(17),
	datad => \pro0|e0|Selector7~7_combout\,
	combout => \pro0|e0|Selector7~8_combout\);

-- Location: LCFF_X23_Y13_N19
\pro0|e0|reg0|regs[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector7~8_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][8]~regout\);

-- Location: LCFF_X25_Y15_N11
\pro0|e0|reg0|regs[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector7~8_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[3][1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[3][8]~regout\);

-- Location: LCCOMB_X26_Y16_N22
\pro0|e0|reg0|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux23~2_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|reg0|regs[1][8]~regout\)) # 
-- (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|regs[0][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[1][8]~regout\,
	datab => \pro0|e0|reg0|regs[0][8]~regout\,
	datac => \pro0|co|c0|addr_b[1]~1_combout\,
	datad => \pro0|co|c0|addr_b[0]~2_combout\,
	combout => \pro0|e0|reg0|Mux23~2_combout\);

-- Location: LCCOMB_X25_Y15_N10
\pro0|e0|reg0|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux23~3_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|Mux23~2_combout\ & ((\pro0|e0|reg0|regs[3][8]~regout\))) # (!\pro0|e0|reg0|Mux23~2_combout\ & (\pro0|e0|reg0|regs[2][8]~regout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & 
-- (((\pro0|e0|reg0|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[2][8]~regout\,
	datac => \pro0|e0|reg0|regs[3][8]~regout\,
	datad => \pro0|e0|reg0|Mux23~2_combout\,
	combout => \pro0|e0|reg0|Mux23~3_combout\);

-- Location: LCFF_X24_Y12_N9
\pro0|e0|reg0|regs[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector7~8_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[7][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[7][8]~regout\);

-- Location: LCCOMB_X26_Y12_N2
\pro0|e0|reg0|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux23~0_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[6][8]~regout\)) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[6][8]~regout\,
	datab => \pro0|e0|reg0|regs[4][8]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux23~0_combout\);

-- Location: LCCOMB_X24_Y12_N8
\pro0|e0|reg0|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux23~1_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux23~0_combout\ & ((\pro0|e0|reg0|regs[7][8]~regout\))) # (!\pro0|e0|reg0|Mux23~0_combout\ & (\pro0|e0|reg0|regs[5][8]~regout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & 
-- (((\pro0|e0|reg0|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[5][8]~regout\,
	datab => \pro0|co|c0|addr_b[0]~2_combout\,
	datac => \pro0|e0|reg0|regs[7][8]~regout\,
	datad => \pro0|e0|reg0|Mux23~0_combout\,
	combout => \pro0|e0|reg0|Mux23~1_combout\);

-- Location: LCCOMB_X25_Y17_N22
\pro0|e0|reg0|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux23~4_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux23~1_combout\))) # (!\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux23~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|addr_b[2]~3_combout\,
	datac => \pro0|e0|reg0|Mux23~3_combout\,
	datad => \pro0|e0|reg0|Mux23~1_combout\,
	combout => \pro0|e0|reg0|Mux23~4_combout\);

-- Location: LCCOMB_X23_Y15_N24
\mem0|sramContr|dataReaded[15]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[15]~2_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & ((\pro0|e0|alu0|Mux15~10_combout\ & ((\SRAM_DQ[15]~15\))) # (!\pro0|e0|alu0|Mux15~10_combout\ & (\SRAM_DQ[7]~7\)))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & 
-- (((\SRAM_DQ[15]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[7]~7\,
	datab => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datac => \SRAM_DQ[15]~15\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[15]~2_combout\);

-- Location: LCCOMB_X29_Y19_N2
\pro0|e0|alu0|ShiftLeft0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~13_combout\ = (\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[4]~47_combout\))) # (!\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[5]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[5]~53_combout\,
	datac => \pro0|e0|reg_out[4]~47_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X29_Y19_N22
\pro0|e0|alu0|ShiftLeft0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~20_combout\ = (\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|ShiftLeft0~13_combout\))) # (!\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|ShiftLeft0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~19_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~13_combout\,
	datad => \pro0|e0|y[1]~1_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X29_Y17_N14
\pro0|e0|alu0|ShiftLeft0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~7_combout\ = (\pro0|e0|y[0]~2_combout\ & (\pro0|e0|reg_out[2]~35_combout\)) # (!\pro0|e0|y[0]~2_combout\ & ((\pro0|e0|reg_out[3]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[2]~35_combout\,
	datac => \pro0|e0|reg_out[3]~41_combout\,
	datad => \pro0|e0|y[0]~2_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~7_combout\);

-- Location: LCCOMB_X29_Y19_N0
\pro0|e0|alu0|ShiftLeft0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~18_combout\ = (\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|y[1]~1_combout\ & (\pro0|e0|alu0|ShiftLeft0~4_combout\)) # (!\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|alu0|ShiftLeft0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~4_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~7_combout\,
	datad => \pro0|e0|y[2]~5_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X29_Y19_N16
\pro0|e0|alu0|ShiftLeft0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~21_combout\ = (\pro0|e0|alu0|ShiftLeft0~18_combout\) # ((!\pro0|e0|y[2]~5_combout\ & \pro0|e0|alu0|ShiftLeft0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|ShiftLeft0~20_combout\,
	datac => \pro0|e0|alu0|ShiftLeft0~18_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X26_Y19_N16
\pro0|e0|alu0|ShiftLeft0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|ShiftLeft0~42_combout\ = (\pro0|e0|alu0|ShiftLeft0~41_combout\) # ((\pro0|e0|y[3]~7_combout\ & \pro0|e0|alu0|ShiftLeft0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|ShiftLeft0~41_combout\,
	datac => \pro0|e0|y[3]~7_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~21_combout\,
	combout => \pro0|e0|alu0|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X22_Y19_N20
\pro0|e0|alu0|Add0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~92_combout\ = (\pro0|e0|y[15]~3_combout\ & (((\pro0|e0|reg_out[15]~29_combout\)))) # (!\pro0|e0|y[15]~3_combout\ & (!\pro0|e0|y[4]~9_combout\ & ((\pro0|e0|alu0|ShiftLeft0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|alu0|ShiftLeft0~42_combout\,
	combout => \pro0|e0|alu0|Add0~92_combout\);

-- Location: LCCOMB_X23_Y19_N14
\pro0|e0|alu0|Add0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~93_combout\ = (\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|alu0|Add0~92_combout\))) # (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datac => \pro0|e0|alu0|Add0~92_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~93_combout\);

-- Location: LCCOMB_X23_Y19_N16
\pro0|e0|alu0|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~9_combout\ = (\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Add0~91_combout\) # ((\pro0|e0|alu0|Mux4~4_combout\)))) # (!\pro0|co|c0|op[0]~5_combout\ & (((\pro0|e0|alu0|Add0~93_combout\ & !\pro0|e0|alu0|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Add0~91_combout\,
	datab => \pro0|e0|alu0|Add0~93_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux0~9_combout\);

-- Location: LCCOMB_X22_Y19_N14
\pro0|e0|alu0|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~10_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & (\pro0|e0|y[15]~3_combout\ & ((\pro0|co|c0|op[2]~7_combout\) # (!\pro0|e0|alu0|Mux0~9_combout\)))) # (!\pro0|e0|alu0|Mux4~4_combout\ & (((\pro0|e0|alu0|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|alu0|Mux0~9_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux0~10_combout\);

-- Location: LCCOMB_X27_Y17_N6
\pro0|e0|alu0|Add0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~85_combout\ = \pro0|co|c0|op[0]~5_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & (\pro0|e0|reg0|Mux16~4_combout\)) # (!\pro0|co|c0|Rb_N~combout\ & ((\pro0|co|c0|immed[7]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|e0|reg0|Mux16~4_combout\,
	datac => \pro0|co|c0|immed[7]~2_combout\,
	datad => \pro0|co|c0|op[0]~5_combout\,
	combout => \pro0|e0|alu0|Add0~85_combout\);

-- Location: LCCOMB_X27_Y17_N20
\pro0|e0|alu0|Add0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~76_combout\ = \pro0|co|c0|op[0]~5_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux17~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datab => \pro0|co|c0|op[0]~5_combout\,
	datac => \pro0|co|c0|immed[7]~2_combout\,
	datad => \pro0|e0|reg0|Mux17~4_combout\,
	combout => \pro0|e0|alu0|Add0~76_combout\);

-- Location: LCCOMB_X29_Y13_N30
\pro0|e0|alu0|Add0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~73_combout\ = \pro0|co|c0|op[0]~5_combout\ $ (((\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux18~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|immed[7]~2_combout\,
	datab => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|reg0|Mux18~4_combout\,
	combout => \pro0|e0|alu0|Add0~73_combout\);

-- Location: LCCOMB_X29_Y13_N16
\pro0|e0|alu0|Add0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~86_combout\ = \pro0|e0|reg_out[15]~29_combout\ $ (\pro0|e0|alu0|Add0~78\ $ (!\pro0|e0|alu0|Add0~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|alu0|Add0~85_combout\,
	cin => \pro0|e0|alu0|Add0~78\,
	combout => \pro0|e0|alu0|Add0~86_combout\);

-- Location: LCCOMB_X23_Y19_N18
\pro0|e0|alu0|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~1_combout\ = (!\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Mux0~0_combout\) # ((\pro0|co|c0|op[2]~7_combout\ & \pro0|e0|alu0|Add0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux0~0_combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|alu0|Add0~86_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux0~1_combout\);

-- Location: LCCOMB_X27_Y17_N0
\pro0|e0|alu0|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~2_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|reg_out[15]~29_combout\)) # (!\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg_out[15]~29_combout\,
	datac => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT31\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Mux0~2_combout\);

-- Location: LCCOMB_X20_Y18_N20
\pro0|e0|alu0|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~3_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|y[15]~3_combout\))) # (!\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|alu0|Mux0~2_combout\)))) # (!\pro0|e0|alu0|Mux4~4_combout\ & 
-- (((\pro0|e0|y[15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~4_combout\,
	datab => \pro0|e0|alu0|Mux0~2_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|y[15]~3_combout\,
	combout => \pro0|e0|alu0|Mux0~3_combout\);

-- Location: LCCOMB_X25_Y18_N16
\pro0|e0|alu0|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~4_combout\ = (\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT31\)) # (!\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT15\,
	combout => \pro0|e0|alu0|Mux0~4_combout\);

-- Location: LCCOMB_X26_Y13_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(0) = (((\pro0|e0|y[0]~2_combout\ & !\pro0|e0|reg_out[15]~29_combout\)) # (!\pro0|e0|alu0|Equal1~8_combout\)) # (!\pro0|e0|alu0|Equal1~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|alu0|Equal1~7_combout\,
	datac => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|alu0|Equal1~8_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(0));

-- Location: LCCOMB_X22_Y20_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(0) = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\) # 
-- ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\) # (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(51),
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(0));

-- Location: LCCOMB_X22_Y18_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\) # (!\pro0|e0|y[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\);

-- Location: LCCOMB_X21_Y18_N30
\pro0|e0|alu0|Div0|auto_generated|divider|op_1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|op_1~30_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|op_1~29\ $ (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(0)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(0),
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~29\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~30_combout\);

-- Location: LCCOMB_X20_Y18_N10
\pro0|e0|alu0|Add0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~88_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|op_1~30_combout\)))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(0) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(0),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~30_combout\,
	combout => \pro0|e0|alu0|Add0~88_combout\);

-- Location: LCCOMB_X20_Y18_N0
\pro0|e0|alu0|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~5_combout\ = (\pro0|co|c0|op[0]~5_combout\ & (((!\pro0|co|c0|op[2]~7_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(0)))) # (!\pro0|co|c0|op[0]~5_combout\ & (((\pro0|co|c0|op[2]~7_combout\ & 
-- \pro0|e0|alu0|Add0~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[0]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose\(0),
	datac => \pro0|co|c0|op[2]~7_combout\,
	datad => \pro0|e0|alu0|Add0~88_combout\,
	combout => \pro0|e0|alu0|Mux0~5_combout\);

-- Location: LCCOMB_X20_Y18_N26
\pro0|e0|alu0|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~6_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (((\pro0|e0|alu0|Mux4~4_combout\ & \pro0|e0|alu0|Mux0~5_combout\)))) # (!\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|alu0|Mux4~4_combout\ & (\pro0|e0|alu0|Mux0~4_combout\)) # 
-- (!\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[2]~7_combout\,
	datab => \pro0|e0|alu0|Mux0~4_combout\,
	datac => \pro0|e0|alu0|Mux4~4_combout\,
	datad => \pro0|e0|alu0|Mux0~5_combout\,
	combout => \pro0|e0|alu0|Mux0~6_combout\);

-- Location: LCCOMB_X20_Y18_N28
\pro0|e0|alu0|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~7_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & (((\pro0|e0|alu0|Mux0~6_combout\)))) # (!\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Mux0~6_combout\ & ((\pro0|e0|y[7]~15_combout\))) # (!\pro0|e0|alu0|Mux0~6_combout\ & 
-- (\pro0|e0|y[15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|y[7]~15_combout\,
	datac => \pro0|e0|alu0|Mux4~4_combout\,
	datad => \pro0|e0|alu0|Mux0~6_combout\,
	combout => \pro0|e0|alu0|Mux0~7_combout\);

-- Location: LCCOMB_X20_Y18_N22
\pro0|e0|alu0|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~8_combout\ = (\pro0|e0|alu0|Mux4~5_combout\ & ((\pro0|co|c0|op[1]~9_combout\ & (\pro0|e0|alu0|Mux0~3_combout\)) # (!\pro0|co|c0|op[1]~9_combout\ & ((\pro0|e0|alu0|Mux0~7_combout\))))) # (!\pro0|e0|alu0|Mux4~5_combout\ & 
-- (\pro0|co|c0|op[1]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~5_combout\,
	datab => \pro0|co|c0|op[1]~9_combout\,
	datac => \pro0|e0|alu0|Mux0~3_combout\,
	datad => \pro0|e0|alu0|Mux0~7_combout\,
	combout => \pro0|e0|alu0|Mux0~8_combout\);

-- Location: LCCOMB_X20_Y18_N16
\pro0|e0|alu0|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux0~11_combout\ = (\pro0|e0|alu0|Mux4~5_combout\ & (((\pro0|e0|alu0|Mux0~8_combout\)))) # (!\pro0|e0|alu0|Mux4~5_combout\ & ((\pro0|e0|alu0|Mux0~8_combout\ & (\pro0|e0|alu0|Mux0~10_combout\)) # (!\pro0|e0|alu0|Mux0~8_combout\ & 
-- ((\pro0|e0|alu0|Mux0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~5_combout\,
	datab => \pro0|e0|alu0|Mux0~10_combout\,
	datac => \pro0|e0|alu0|Mux0~1_combout\,
	datad => \pro0|e0|alu0|Mux0~8_combout\,
	combout => \pro0|e0|alu0|Mux0~11_combout\);

-- Location: LCCOMB_X18_Y18_N16
\pro0|co|Add1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~61_combout\ = (\pro0|co|Add1~60_combout\) # ((\pro0|co|process_0~1_combout\) # ((\pro0|co|c0|sequencing_mode~2_combout\ & \pro0|e0|alu0|Mux0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|Add1~60_combout\,
	datab => \pro0|co|c0|sequencing_mode~2_combout\,
	datac => \pro0|co|process_0~1_combout\,
	datad => \pro0|e0|alu0|Mux0~11_combout\,
	combout => \pro0|co|Add1~61_combout\);

-- Location: LCFF_X18_Y18_N17
\pro0|co|pc_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|Add1~61_combout\,
	ena => \pro0|co|pc_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(15));

-- Location: LCCOMB_X19_Y14_N28
\pro0|e0|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Add0~28_combout\ = \pro0|e0|Add0~27\ $ (!\pro0|co|pc_reg\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pro0|co|pc_reg\(15),
	cin => \pro0|e0|Add0~27\,
	combout => \pro0|e0|Add0~28_combout\);

-- Location: LCCOMB_X23_Y15_N18
\pro0|e0|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector0~0_combout\ = (\pro0|e0|Selector9~1_combout\ & (\pro0|e0|Selector9~0_combout\)) # (!\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector9~0_combout\ & (\pro0|e0|Add0~28_combout\)) # (!\pro0|e0|Selector9~0_combout\ & 
-- ((\pro0|e0|alu0|Mux0~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~1_combout\,
	datab => \pro0|e0|Selector9~0_combout\,
	datac => \pro0|e0|Add0~28_combout\,
	datad => \pro0|e0|alu0|Mux0~11_combout\,
	combout => \pro0|e0|Selector0~0_combout\);

-- Location: LCCOMB_X23_Y15_N28
\pro0|e0|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector0~1_combout\ = (\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector0~0_combout\ & (\io|regs_rtl_0|auto_generated|ram_block1a1\)) # (!\pro0|e0|Selector0~0_combout\ & ((\mem0|sramContr|dataReaded[15]~2_combout\))))) # 
-- (!\pro0|e0|Selector9~1_combout\ & (((\pro0|e0|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~1_combout\,
	datab => \io|regs_rtl_0|auto_generated|ram_block1a1\,
	datac => \mem0|sramContr|dataReaded[15]~2_combout\,
	datad => \pro0|e0|Selector0~0_combout\,
	combout => \pro0|e0|Selector0~1_combout\);

-- Location: LCCOMB_X23_Y15_N26
\pro0|e0|Selector0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector0~2_combout\ = (\pro0|e0|Selector7~5_combout\ & (\io|regs_rtl_0_bypass\(18))) # (!\pro0|e0|Selector7~5_combout\ & ((\pro0|e0|Selector0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector7~5_combout\,
	datab => \io|regs_rtl_0_bypass\(18),
	datad => \pro0|e0|Selector0~1_combout\,
	combout => \pro0|e0|Selector0~2_combout\);

-- Location: LCCOMB_X23_Y15_N0
\pro0|e0|reg0|regs[2][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[2][15]~feeder_combout\ = \pro0|e0|Selector0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector0~2_combout\,
	combout => \pro0|e0|reg0|regs[2][15]~feeder_combout\);

-- Location: LCFF_X23_Y15_N1
\pro0|e0|reg0|regs[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[2][15]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][15]~regout\);

-- Location: LCCOMB_X24_Y13_N12
\pro0|e0|reg0|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux16~2_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|reg0|regs[1][15]~regout\)) # 
-- (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|regs[0][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[1][15]~regout\,
	datac => \pro0|e0|reg0|regs[0][15]~regout\,
	datad => \pro0|co|c0|addr_b[0]~2_combout\,
	combout => \pro0|e0|reg0|Mux16~2_combout\);

-- Location: LCCOMB_X24_Y13_N10
\pro0|e0|reg0|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux16~3_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|Mux16~2_combout\ & ((\pro0|e0|reg0|regs[3][15]~regout\))) # (!\pro0|e0|reg0|Mux16~2_combout\ & (\pro0|e0|reg0|regs[2][15]~regout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ 
-- & (((\pro0|e0|reg0|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[1]~1_combout\,
	datab => \pro0|e0|reg0|regs[2][15]~regout\,
	datac => \pro0|e0|reg0|regs[3][15]~regout\,
	datad => \pro0|e0|reg0|Mux16~2_combout\,
	combout => \pro0|e0|reg0|Mux16~3_combout\);

-- Location: LCCOMB_X26_Y15_N12
\pro0|e0|reg0|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux16~0_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[6][15]~regout\))) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[4][15]~regout\,
	datab => \pro0|e0|reg0|regs[6][15]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux16~0_combout\);

-- Location: LCCOMB_X23_Y15_N10
\pro0|e0|reg0|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux16~1_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux16~0_combout\ & (\pro0|e0|reg0|regs[7][15]~regout\)) # (!\pro0|e0|reg0|Mux16~0_combout\ & ((\pro0|e0|reg0|regs[5][15]~regout\))))) # (!\pro0|co|c0|addr_b[0]~2_combout\ 
-- & (((\pro0|e0|reg0|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[7][15]~regout\,
	datab => \pro0|e0|reg0|regs[5][15]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|e0|reg0|Mux16~0_combout\,
	combout => \pro0|e0|reg0|Mux16~1_combout\);

-- Location: LCCOMB_X23_Y17_N28
\pro0|e0|reg0|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux16~4_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux16~1_combout\))) # (!\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux16~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|addr_b[2]~3_combout\,
	datac => \pro0|e0|reg0|Mux16~3_combout\,
	datad => \pro0|e0|reg0|Mux16~1_combout\,
	combout => \pro0|e0|reg0|Mux16~4_combout\);

-- Location: LCCOMB_X23_Y17_N14
\pro0|e0|y[15]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|y[15]~3_combout\ = (\pro0|co|c0|Rb_N~combout\ & ((\pro0|e0|reg0|Mux16~4_combout\))) # (!\pro0|co|c0|Rb_N~combout\ & (\pro0|co|c0|immed[7]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|co|c0|immed[7]~2_combout\,
	datad => \pro0|e0|reg0|Mux16~4_combout\,
	combout => \pro0|e0|y[15]~3_combout\);

-- Location: LCCOMB_X29_Y11_N0
\pro0|e0|alu0|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~1_cout\ = CARRY((!\pro0|e0|reg_out[0]~19_combout\ & \pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[0]~19_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datad => VCC,
	cout => \pro0|e0|alu0|LessThan1~1_cout\);

-- Location: LCCOMB_X29_Y11_N2
\pro0|e0|alu0|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~3_cout\ = CARRY((\pro0|e0|y[1]~1_combout\ & (\pro0|e0|reg_out[1]~9_combout\ & !\pro0|e0|alu0|LessThan1~1_cout\)) # (!\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|reg_out[1]~9_combout\) # (!\pro0|e0|alu0|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|reg_out[1]~9_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~1_cout\,
	cout => \pro0|e0|alu0|LessThan1~3_cout\);

-- Location: LCCOMB_X29_Y11_N4
\pro0|e0|alu0|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~5_cout\ = CARRY((\pro0|e0|reg_out[2]~35_combout\ & (\pro0|e0|y[2]~5_combout\ & !\pro0|e0|alu0|LessThan1~3_cout\)) # (!\pro0|e0|reg_out[2]~35_combout\ & ((\pro0|e0|y[2]~5_combout\) # (!\pro0|e0|alu0|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[2]~35_combout\,
	datab => \pro0|e0|y[2]~5_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~3_cout\,
	cout => \pro0|e0|alu0|LessThan1~5_cout\);

-- Location: LCCOMB_X29_Y11_N6
\pro0|e0|alu0|LessThan1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~7_cout\ = CARRY((\pro0|e0|y[3]~7_combout\ & (\pro0|e0|reg_out[3]~41_combout\ & !\pro0|e0|alu0|LessThan1~5_cout\)) # (!\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|reg_out[3]~41_combout\) # (!\pro0|e0|alu0|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datab => \pro0|e0|reg_out[3]~41_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~5_cout\,
	cout => \pro0|e0|alu0|LessThan1~7_cout\);

-- Location: LCCOMB_X29_Y11_N8
\pro0|e0|alu0|LessThan1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~9_cout\ = CARRY((\pro0|e0|reg_out[4]~47_combout\ & (\pro0|e0|y[4]~9_combout\ & !\pro0|e0|alu0|LessThan1~7_cout\)) # (!\pro0|e0|reg_out[4]~47_combout\ & ((\pro0|e0|y[4]~9_combout\) # (!\pro0|e0|alu0|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[4]~47_combout\,
	datab => \pro0|e0|y[4]~9_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~7_cout\,
	cout => \pro0|e0|alu0|LessThan1~9_cout\);

-- Location: LCCOMB_X29_Y11_N10
\pro0|e0|alu0|LessThan1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~11_cout\ = CARRY((\pro0|e0|y[5]~11_combout\ & (\pro0|e0|reg_out[5]~53_combout\ & !\pro0|e0|alu0|LessThan1~9_cout\)) # (!\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|reg_out[5]~53_combout\) # (!\pro0|e0|alu0|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~11_combout\,
	datab => \pro0|e0|reg_out[5]~53_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~9_cout\,
	cout => \pro0|e0|alu0|LessThan1~11_cout\);

-- Location: LCCOMB_X29_Y11_N12
\pro0|e0|alu0|LessThan1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~13_cout\ = CARRY((\pro0|e0|y[6]~13_combout\ & ((!\pro0|e0|alu0|LessThan1~11_cout\) # (!\pro0|e0|reg_out[6]~59_combout\))) # (!\pro0|e0|y[6]~13_combout\ & (!\pro0|e0|reg_out[6]~59_combout\ & !\pro0|e0|alu0|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[6]~13_combout\,
	datab => \pro0|e0|reg_out[6]~59_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~11_cout\,
	cout => \pro0|e0|alu0|LessThan1~13_cout\);

-- Location: LCCOMB_X29_Y11_N14
\pro0|e0|alu0|LessThan1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~15_cout\ = CARRY((\pro0|e0|y[7]~15_combout\ & (\pro0|e0|reg_out[7]~69_combout\ & !\pro0|e0|alu0|LessThan1~13_cout\)) # (!\pro0|e0|y[7]~15_combout\ & ((\pro0|e0|reg_out[7]~69_combout\) # (!\pro0|e0|alu0|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[7]~15_combout\,
	datab => \pro0|e0|reg_out[7]~69_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~13_cout\,
	cout => \pro0|e0|alu0|LessThan1~15_cout\);

-- Location: LCCOMB_X29_Y11_N16
\pro0|e0|alu0|LessThan1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~17_cout\ = CARRY((\pro0|e0|y[8]~22_combout\ & ((!\pro0|e0|alu0|LessThan1~15_cout\) # (!\pro0|e0|reg_out[8]~75_combout\))) # (!\pro0|e0|y[8]~22_combout\ & (!\pro0|e0|reg_out[8]~75_combout\ & !\pro0|e0|alu0|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[8]~22_combout\,
	datab => \pro0|e0|reg_out[8]~75_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~15_cout\,
	cout => \pro0|e0|alu0|LessThan1~17_cout\);

-- Location: LCCOMB_X29_Y11_N18
\pro0|e0|alu0|LessThan1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~19_cout\ = CARRY((\pro0|e0|reg_out[9]~81_combout\ & ((!\pro0|e0|alu0|LessThan1~17_cout\) # (!\pro0|e0|y[9]~19_combout\))) # (!\pro0|e0|reg_out[9]~81_combout\ & (!\pro0|e0|y[9]~19_combout\ & !\pro0|e0|alu0|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[9]~81_combout\,
	datab => \pro0|e0|y[9]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~17_cout\,
	cout => \pro0|e0|alu0|LessThan1~19_cout\);

-- Location: LCCOMB_X29_Y11_N20
\pro0|e0|alu0|LessThan1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~21_cout\ = CARRY((\pro0|e0|y[10]~20_combout\ & ((!\pro0|e0|alu0|LessThan1~19_cout\) # (!\pro0|e0|reg_out[10]~87_combout\))) # (!\pro0|e0|y[10]~20_combout\ & (!\pro0|e0|reg_out[10]~87_combout\ & !\pro0|e0|alu0|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[10]~20_combout\,
	datab => \pro0|e0|reg_out[10]~87_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~19_cout\,
	cout => \pro0|e0|alu0|LessThan1~21_cout\);

-- Location: LCCOMB_X29_Y11_N22
\pro0|e0|alu0|LessThan1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~23_cout\ = CARRY((\pro0|e0|reg_out[11]~93_combout\ & ((!\pro0|e0|alu0|LessThan1~21_cout\) # (!\pro0|e0|y[11]~21_combout\))) # (!\pro0|e0|reg_out[11]~93_combout\ & (!\pro0|e0|y[11]~21_combout\ & !\pro0|e0|alu0|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[11]~93_combout\,
	datab => \pro0|e0|y[11]~21_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~21_cout\,
	cout => \pro0|e0|alu0|LessThan1~23_cout\);

-- Location: LCCOMB_X29_Y11_N24
\pro0|e0|alu0|LessThan1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~25_cout\ = CARRY((\pro0|e0|reg_out[12]~99_combout\ & (\pro0|e0|y[12]~18_combout\ & !\pro0|e0|alu0|LessThan1~23_cout\)) # (!\pro0|e0|reg_out[12]~99_combout\ & ((\pro0|e0|y[12]~18_combout\) # (!\pro0|e0|alu0|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[12]~99_combout\,
	datab => \pro0|e0|y[12]~18_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~23_cout\,
	cout => \pro0|e0|alu0|LessThan1~25_cout\);

-- Location: LCCOMB_X29_Y11_N26
\pro0|e0|alu0|LessThan1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~27_cout\ = CARRY((\pro0|e0|y[13]~16_combout\ & (\pro0|e0|reg_out[13]~105_combout\ & !\pro0|e0|alu0|LessThan1~25_cout\)) # (!\pro0|e0|y[13]~16_combout\ & ((\pro0|e0|reg_out[13]~105_combout\) # (!\pro0|e0|alu0|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[13]~16_combout\,
	datab => \pro0|e0|reg_out[13]~105_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~25_cout\,
	cout => \pro0|e0|alu0|LessThan1~27_cout\);

-- Location: LCCOMB_X29_Y11_N28
\pro0|e0|alu0|LessThan1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~29_cout\ = CARRY((\pro0|e0|reg_out[14]~111_combout\ & (\pro0|e0|y[14]~17_combout\ & !\pro0|e0|alu0|LessThan1~27_cout\)) # (!\pro0|e0|reg_out[14]~111_combout\ & ((\pro0|e0|y[14]~17_combout\) # (!\pro0|e0|alu0|LessThan1~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[14]~111_combout\,
	datab => \pro0|e0|y[14]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan1~27_cout\,
	cout => \pro0|e0|alu0|LessThan1~29_cout\);

-- Location: LCCOMB_X29_Y11_N30
\pro0|e0|alu0|LessThan1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan1~30_combout\ = (\pro0|e0|reg_out[15]~29_combout\ & ((\pro0|e0|alu0|LessThan1~29_cout\) # (!\pro0|e0|y[15]~3_combout\))) # (!\pro0|e0|reg_out[15]~29_combout\ & (\pro0|e0|alu0|LessThan1~29_cout\ & !\pro0|e0|y[15]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[15]~29_combout\,
	datad => \pro0|e0|y[15]~3_combout\,
	cin => \pro0|e0|alu0|LessThan1~29_cout\,
	combout => \pro0|e0|alu0|LessThan1~30_combout\);

-- Location: LCCOMB_X29_Y12_N0
\pro0|e0|alu0|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~1_cout\ = CARRY((\pro0|e0|y[0]~2_combout\ & !\pro0|e0|reg_out[0]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|reg_out[0]~19_combout\,
	datad => VCC,
	cout => \pro0|e0|alu0|LessThan0~1_cout\);

-- Location: LCCOMB_X29_Y12_N2
\pro0|e0|alu0|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~3_cout\ = CARRY((\pro0|e0|y[1]~1_combout\ & (\pro0|e0|reg_out[1]~9_combout\ & !\pro0|e0|alu0|LessThan0~1_cout\)) # (!\pro0|e0|y[1]~1_combout\ & ((\pro0|e0|reg_out[1]~9_combout\) # (!\pro0|e0|alu0|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|reg_out[1]~9_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~1_cout\,
	cout => \pro0|e0|alu0|LessThan0~3_cout\);

-- Location: LCCOMB_X29_Y12_N4
\pro0|e0|alu0|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~5_cout\ = CARRY((\pro0|e0|reg_out[2]~35_combout\ & (\pro0|e0|y[2]~5_combout\ & !\pro0|e0|alu0|LessThan0~3_cout\)) # (!\pro0|e0|reg_out[2]~35_combout\ & ((\pro0|e0|y[2]~5_combout\) # (!\pro0|e0|alu0|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[2]~35_combout\,
	datab => \pro0|e0|y[2]~5_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~3_cout\,
	cout => \pro0|e0|alu0|LessThan0~5_cout\);

-- Location: LCCOMB_X29_Y12_N6
\pro0|e0|alu0|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~7_cout\ = CARRY((\pro0|e0|y[3]~7_combout\ & (\pro0|e0|reg_out[3]~41_combout\ & !\pro0|e0|alu0|LessThan0~5_cout\)) # (!\pro0|e0|y[3]~7_combout\ & ((\pro0|e0|reg_out[3]~41_combout\) # (!\pro0|e0|alu0|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[3]~7_combout\,
	datab => \pro0|e0|reg_out[3]~41_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~5_cout\,
	cout => \pro0|e0|alu0|LessThan0~7_cout\);

-- Location: LCCOMB_X29_Y12_N8
\pro0|e0|alu0|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~9_cout\ = CARRY((\pro0|e0|y[4]~9_combout\ & ((!\pro0|e0|alu0|LessThan0~7_cout\) # (!\pro0|e0|reg_out[4]~47_combout\))) # (!\pro0|e0|y[4]~9_combout\ & (!\pro0|e0|reg_out[4]~47_combout\ & !\pro0|e0|alu0|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datab => \pro0|e0|reg_out[4]~47_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~7_cout\,
	cout => \pro0|e0|alu0|LessThan0~9_cout\);

-- Location: LCCOMB_X29_Y12_N10
\pro0|e0|alu0|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~11_cout\ = CARRY((\pro0|e0|y[5]~11_combout\ & (\pro0|e0|reg_out[5]~53_combout\ & !\pro0|e0|alu0|LessThan0~9_cout\)) # (!\pro0|e0|y[5]~11_combout\ & ((\pro0|e0|reg_out[5]~53_combout\) # (!\pro0|e0|alu0|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~11_combout\,
	datab => \pro0|e0|reg_out[5]~53_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~9_cout\,
	cout => \pro0|e0|alu0|LessThan0~11_cout\);

-- Location: LCCOMB_X29_Y12_N12
\pro0|e0|alu0|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~13_cout\ = CARRY((\pro0|e0|y[6]~13_combout\ & ((!\pro0|e0|alu0|LessThan0~11_cout\) # (!\pro0|e0|reg_out[6]~59_combout\))) # (!\pro0|e0|y[6]~13_combout\ & (!\pro0|e0|reg_out[6]~59_combout\ & !\pro0|e0|alu0|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[6]~13_combout\,
	datab => \pro0|e0|reg_out[6]~59_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~11_cout\,
	cout => \pro0|e0|alu0|LessThan0~13_cout\);

-- Location: LCCOMB_X29_Y12_N14
\pro0|e0|alu0|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~15_cout\ = CARRY((\pro0|e0|reg_out[7]~69_combout\ & ((!\pro0|e0|alu0|LessThan0~13_cout\) # (!\pro0|e0|y[7]~15_combout\))) # (!\pro0|e0|reg_out[7]~69_combout\ & (!\pro0|e0|y[7]~15_combout\ & !\pro0|e0|alu0|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[7]~69_combout\,
	datab => \pro0|e0|y[7]~15_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~13_cout\,
	cout => \pro0|e0|alu0|LessThan0~15_cout\);

-- Location: LCCOMB_X29_Y12_N16
\pro0|e0|alu0|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~17_cout\ = CARRY((\pro0|e0|reg_out[8]~75_combout\ & (\pro0|e0|y[8]~22_combout\ & !\pro0|e0|alu0|LessThan0~15_cout\)) # (!\pro0|e0|reg_out[8]~75_combout\ & ((\pro0|e0|y[8]~22_combout\) # (!\pro0|e0|alu0|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[8]~75_combout\,
	datab => \pro0|e0|y[8]~22_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~15_cout\,
	cout => \pro0|e0|alu0|LessThan0~17_cout\);

-- Location: LCCOMB_X29_Y12_N18
\pro0|e0|alu0|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~19_cout\ = CARRY((\pro0|e0|y[9]~19_combout\ & (\pro0|e0|reg_out[9]~81_combout\ & !\pro0|e0|alu0|LessThan0~17_cout\)) # (!\pro0|e0|y[9]~19_combout\ & ((\pro0|e0|reg_out[9]~81_combout\) # (!\pro0|e0|alu0|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[9]~19_combout\,
	datab => \pro0|e0|reg_out[9]~81_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~17_cout\,
	cout => \pro0|e0|alu0|LessThan0~19_cout\);

-- Location: LCCOMB_X29_Y12_N20
\pro0|e0|alu0|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~21_cout\ = CARRY((\pro0|e0|y[10]~20_combout\ & ((!\pro0|e0|alu0|LessThan0~19_cout\) # (!\pro0|e0|reg_out[10]~87_combout\))) # (!\pro0|e0|y[10]~20_combout\ & (!\pro0|e0|reg_out[10]~87_combout\ & !\pro0|e0|alu0|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[10]~20_combout\,
	datab => \pro0|e0|reg_out[10]~87_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~19_cout\,
	cout => \pro0|e0|alu0|LessThan0~21_cout\);

-- Location: LCCOMB_X29_Y12_N22
\pro0|e0|alu0|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~23_cout\ = CARRY((\pro0|e0|y[11]~21_combout\ & (\pro0|e0|reg_out[11]~93_combout\ & !\pro0|e0|alu0|LessThan0~21_cout\)) # (!\pro0|e0|y[11]~21_combout\ & ((\pro0|e0|reg_out[11]~93_combout\) # (!\pro0|e0|alu0|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[11]~21_combout\,
	datab => \pro0|e0|reg_out[11]~93_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~21_cout\,
	cout => \pro0|e0|alu0|LessThan0~23_cout\);

-- Location: LCCOMB_X29_Y12_N24
\pro0|e0|alu0|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~25_cout\ = CARRY((\pro0|e0|reg_out[12]~99_combout\ & (\pro0|e0|y[12]~18_combout\ & !\pro0|e0|alu0|LessThan0~23_cout\)) # (!\pro0|e0|reg_out[12]~99_combout\ & ((\pro0|e0|y[12]~18_combout\) # (!\pro0|e0|alu0|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[12]~99_combout\,
	datab => \pro0|e0|y[12]~18_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~23_cout\,
	cout => \pro0|e0|alu0|LessThan0~25_cout\);

-- Location: LCCOMB_X29_Y12_N26
\pro0|e0|alu0|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~27_cout\ = CARRY((\pro0|e0|y[13]~16_combout\ & (\pro0|e0|reg_out[13]~105_combout\ & !\pro0|e0|alu0|LessThan0~25_cout\)) # (!\pro0|e0|y[13]~16_combout\ & ((\pro0|e0|reg_out[13]~105_combout\) # (!\pro0|e0|alu0|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[13]~16_combout\,
	datab => \pro0|e0|reg_out[13]~105_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~25_cout\,
	cout => \pro0|e0|alu0|LessThan0~27_cout\);

-- Location: LCCOMB_X29_Y12_N28
\pro0|e0|alu0|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~29_cout\ = CARRY((\pro0|e0|reg_out[14]~111_combout\ & (\pro0|e0|y[14]~17_combout\ & !\pro0|e0|alu0|LessThan0~27_cout\)) # (!\pro0|e0|reg_out[14]~111_combout\ & ((\pro0|e0|y[14]~17_combout\) # (!\pro0|e0|alu0|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[14]~111_combout\,
	datab => \pro0|e0|y[14]~17_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|LessThan0~27_cout\,
	cout => \pro0|e0|alu0|LessThan0~29_cout\);

-- Location: LCCOMB_X29_Y12_N30
\pro0|e0|alu0|LessThan0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|LessThan0~30_combout\ = (\pro0|e0|y[15]~3_combout\ & ((\pro0|e0|alu0|LessThan0~29_cout\) # (!\pro0|e0|reg_out[15]~29_combout\))) # (!\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|LessThan0~29_cout\ & !\pro0|e0|reg_out[15]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datad => \pro0|e0|reg_out[15]~29_combout\,
	cin => \pro0|e0|alu0|LessThan0~29_cout\,
	combout => \pro0|e0|alu0|LessThan0~30_combout\);

-- Location: LCCOMB_X27_Y11_N14
\pro0|e0|alu0|Add0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~94_combout\ = (\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|alu0|LessThan0~30_combout\))) # (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|alu0|LessThan1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|LessThan1~30_combout\,
	datac => \pro0|e0|alu0|LessThan0~30_combout\,
	datad => \pro0|co|c0|op[2]~7_combout\,
	combout => \pro0|e0|alu0|Add0~94_combout\);

-- Location: LCCOMB_X25_Y11_N12
\pro0|e0|alu0|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~2_combout\ = (\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Add0~94_combout\) # ((\pro0|e0|alu0|Equal0~6_combout\ & \pro0|e0|alu0|Mux15~1_combout\)))) # (!\pro0|e0|alu0|Mux4~4_combout\ & (((\pro0|e0|alu0|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Equal0~6_combout\,
	datab => \pro0|e0|alu0|Mux15~1_combout\,
	datac => \pro0|e0|alu0|Add0~94_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux15~2_combout\);

-- Location: LCCOMB_X27_Y11_N20
\pro0|e0|alu0|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~3_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|reg_out[0]~19_combout\)) # (!\pro0|co|c0|op[2]~7_combout\ & ((\pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|reg_out[0]~19_combout\,
	datad => \pro0|e0|alu0|Mult1|auto_generated|mac_out2~DATAOUT16\,
	combout => \pro0|e0|alu0|Mux15~3_combout\);

-- Location: LCCOMB_X25_Y11_N26
\pro0|e0|alu0|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~4_combout\ = (\pro0|co|c0|op[0]~5_combout\ & (\pro0|e0|y[0]~2_combout\)) # (!\pro0|co|c0|op[0]~5_combout\ & ((\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Mux15~3_combout\))) # (!\pro0|e0|alu0|Mux4~4_combout\ & 
-- (\pro0|e0|y[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[0]~2_combout\,
	datab => \pro0|e0|alu0|Mux15~3_combout\,
	datac => \pro0|co|c0|op[0]~5_combout\,
	datad => \pro0|e0|alu0|Mux4~4_combout\,
	combout => \pro0|e0|alu0|Mux15~4_combout\);

-- Location: LCCOMB_X21_Y11_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105_combout\ = (\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\)) # (!\pro0|e0|y[15]~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105_combout\);

-- Location: LCCOMB_X21_Y11_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106_combout\ = (\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\)) # (!\pro0|e0|y[15]~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106_combout\);

-- Location: LCCOMB_X21_Y9_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\))))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\);

-- Location: LCCOMB_X22_Y11_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107_combout\ = (\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\)) # (!\pro0|e0|y[15]~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107_combout\);

-- Location: LCCOMB_X21_Y11_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108_combout\ = (\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\)) # (!\pro0|e0|y[15]~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108_combout\);

-- Location: LCCOMB_X22_Y11_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109_combout\ = (\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\)) # (!\pro0|e0|y[15]~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109_combout\);

-- Location: LCCOMB_X21_Y9_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\ = (\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\)))) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]~8_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\);

-- Location: LCCOMB_X22_Y11_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110_combout\ = (\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\)) # (!\pro0|e0|y[15]~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110_combout\);

-- Location: LCCOMB_X21_Y11_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112_combout\ = (\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\)) # (!\pro0|e0|y[15]~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112_combout\);

-- Location: LCCOMB_X21_Y12_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113_combout\ = (\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\)) # (!\pro0|e0|y[15]~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113_combout\);

-- Location: LCCOMB_X21_Y12_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114_combout\ = (\pro0|e0|y[15]~3_combout\ & (((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\)))) # (!\pro0|e0|y[15]~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\))) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114_combout\);

-- Location: LCCOMB_X21_Y9_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116_combout\ = (\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\)) # (!\pro0|e0|y[15]~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116_combout\);

-- Location: LCCOMB_X21_Y12_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118_combout\ = (\pro0|e0|y[15]~3_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\)) # (!\pro0|e0|y[15]~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\)) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104_combout\,
	datab => \pro0|e0|y[15]~3_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118_combout\);

-- Location: LCCOMB_X21_Y12_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119_combout\ = (\pro0|e0|y[15]~3_combout\ & (\pro0|e0|reg_out[1]~9_combout\)) # (!\pro0|e0|y[15]~3_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|reg_out[1]~9_combout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|reg_out[1]~9_combout\,
	datac => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119_combout\);

-- Location: LCCOMB_X21_Y12_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ = CARRY((\pro0|e0|reg_out[0]~19_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[0]~19_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datad => VCC,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\);

-- Location: LCCOMB_X21_Y12_N18
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ = CARRY((\pro0|e0|y[1]~1_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119_combout\))) # (!\pro0|e0|y[1]~1_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[1]~1_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\);

-- Location: LCCOMB_X21_Y12_N20
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ = CARRY((\pro0|e0|y[2]~5_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\)) # (!\pro0|e0|y[2]~5_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[2]~5_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\);

-- Location: LCCOMB_X21_Y12_N22
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117_combout\ & (\pro0|e0|y[3]~7_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117_combout\ & ((\pro0|e0|y[3]~7_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117_combout\,
	datab => \pro0|e0|y[3]~7_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\);

-- Location: LCCOMB_X21_Y12_N24
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ = CARRY((\pro0|e0|y[4]~9_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\)) # (!\pro0|e0|y[4]~9_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[4]~9_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\);

-- Location: LCCOMB_X21_Y12_N26
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115_combout\ & (\pro0|e0|y[5]~11_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115_combout\ & ((\pro0|e0|y[5]~11_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115_combout\,
	datab => \pro0|e0|y[5]~11_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\);

-- Location: LCCOMB_X21_Y12_N28
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ = CARRY((\pro0|e0|y[6]~13_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\)) # (!\pro0|e0|y[6]~13_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[6]~13_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\);

-- Location: LCCOMB_X21_Y12_N30
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ = CARRY((\pro0|e0|y[7]~15_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113_combout\))) # (!\pro0|e0|y[7]~15_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[7]~15_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\);

-- Location: LCCOMB_X21_Y11_N0
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ = CARRY((\pro0|e0|y[8]~22_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\)) # (!\pro0|e0|y[8]~22_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[8]~22_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\);

-- Location: LCCOMB_X21_Y11_N2
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ = CARRY((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111_combout\ & (\pro0|e0|y[9]~19_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\)) # (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111_combout\ & ((\pro0|e0|y[9]~19_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111_combout\,
	datab => \pro0|e0|y[9]~19_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\);

-- Location: LCCOMB_X21_Y11_N4
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ = CARRY((\pro0|e0|y[10]~20_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\)) # (!\pro0|e0|y[10]~20_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[10]~20_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\);

-- Location: LCCOMB_X21_Y11_N6
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ = CARRY((\pro0|e0|y[11]~21_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109_combout\))) # (!\pro0|e0|y[11]~21_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[11]~21_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\);

-- Location: LCCOMB_X21_Y11_N8
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ = CARRY((\pro0|e0|y[12]~18_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\)) # (!\pro0|e0|y[12]~18_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[12]~18_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\);

-- Location: LCCOMB_X21_Y11_N10
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ = CARRY((\pro0|e0|y[13]~16_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107_combout\))) # (!\pro0|e0|y[13]~16_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[13]~16_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\);

-- Location: LCCOMB_X21_Y11_N12
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ = CARRY((\pro0|e0|y[14]~17_combout\ & (\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\)) # (!\pro0|e0|y[14]~17_combout\ & ((\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106_combout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[14]~17_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\);

-- Location: LCCOMB_X21_Y11_N14
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ = CARRY((\pro0|e0|y[15]~3_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\) # 
-- (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105_combout\))) # (!\pro0|e0|y[15]~3_combout\ & (!\pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105_combout\ & 
-- !\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[15]~3_combout\,
	datab => \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\,
	cout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\);

-- Location: LCCOMB_X21_Y11_N16
\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\,
	combout => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X22_Y15_N20
\pro0|e0|alu0|Add0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~98_combout\ = (\pro0|co|c0|op[2]~7_combout\ & ((!\pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\))) # (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datac => \pro0|co|c0|op[2]~7_combout\,
	datad => \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \pro0|e0|alu0|Add0~98_combout\);

-- Location: LCCOMB_X18_Y17_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(204),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\);

-- Location: LCCOMB_X19_Y15_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\);

-- Location: LCCOMB_X21_Y15_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105_combout\);

-- Location: LCCOMB_X19_Y15_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\);

-- Location: LCCOMB_X21_Y15_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106_combout\);

-- Location: LCCOMB_X21_Y15_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107_combout\);

-- Location: LCCOMB_X21_Y15_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109_combout\);

-- Location: LCCOMB_X19_Y17_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111_combout\);

-- Location: LCCOMB_X21_Y15_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112_combout\);

-- Location: LCCOMB_X21_Y16_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113_combout\);

-- Location: LCCOMB_X22_Y16_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\);

-- Location: LCCOMB_X22_Y16_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115_combout\);

-- Location: LCCOMB_X19_Y15_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221) & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel\(221),
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\);

-- Location: LCCOMB_X22_Y16_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\)))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\))) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116_combout\);

-- Location: LCCOMB_X21_Y15_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118_combout\ = (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\)) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118_combout\);

-- Location: LCCOMB_X22_Y16_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ = CARRY((\pro0|e0|reg_out[0]~19_combout\) # (!\pro0|e0|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg_out[0]~19_combout\,
	datab => \pro0|e0|y[0]~2_combout\,
	datad => VCC,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\);

-- Location: LCCOMB_X22_Y16_N18
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\);

-- Location: LCCOMB_X22_Y16_N20
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\);

-- Location: LCCOMB_X22_Y16_N22
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\);

-- Location: LCCOMB_X22_Y16_N24
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\);

-- Location: LCCOMB_X22_Y16_N26
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\);

-- Location: LCCOMB_X22_Y16_N28
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\);

-- Location: LCCOMB_X22_Y16_N30
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~12_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\);

-- Location: LCCOMB_X22_Y15_N0
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~11_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\);

-- Location: LCCOMB_X22_Y15_N2
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\) 
-- # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\ & (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~10_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\);

-- Location: LCCOMB_X22_Y15_N4
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110_combout\ & 
-- ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~21_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\);

-- Location: LCCOMB_X22_Y15_N6
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & 
-- ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~9_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\);

-- Location: LCCOMB_X22_Y15_N8
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108_combout\ & 
-- ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~8_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\);

-- Location: LCCOMB_X22_Y15_N10
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\ & 
-- ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\);

-- Location: LCCOMB_X22_Y15_N12
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~7_combout\ & (\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106_combout\ & 
-- !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\)) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~7_combout\ & ((\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106_combout\) # 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~7_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\);

-- Location: LCCOMB_X22_Y15_N14
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ = CARRY((\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & 
-- ((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\) # (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105_combout\))) # (!\pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\ & 
-- (!\pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20_combout\,
	datab => \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105_combout\,
	datad => VCC,
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\,
	cout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\);

-- Location: LCCOMB_X22_Y15_N16
\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\,
	combout => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X22_Y15_N24
\pro0|e0|alu0|Add0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~95_combout\ = (\pro0|co|c0|op[2]~7_combout\ & (((!\pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & !\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\)))) # 
-- (!\pro0|co|c0|op[2]~7_combout\ & (\pro0|e0|alu0|Mult0|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mult0|auto_generated|mac_out2~dataout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	combout => \pro0|e0|alu0|Add0~95_combout\);

-- Location: LCCOMB_X22_Y15_N22
\pro0|e0|alu0|Add0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Add0~96_combout\ = (\pro0|e0|alu0|Add0~95_combout\) # ((\pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\ & (\pro0|co|c0|op[2]~7_combout\ & \pro0|e0|alu0|Div0|auto_generated|divider|op_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs~combout\,
	datab => \pro0|co|c0|op[2]~7_combout\,
	datac => \pro0|e0|alu0|Add0~95_combout\,
	datad => \pro0|e0|alu0|Div0|auto_generated|divider|op_1~0_combout\,
	combout => \pro0|e0|alu0|Add0~96_combout\);

-- Location: LCCOMB_X22_Y15_N26
\pro0|e0|alu0|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~6_combout\ = (\pro0|e0|alu0|Mux15~5_combout\ & (((\pro0|e0|alu0|Add0~98_combout\)) # (!\pro0|e0|alu0|Mux4~4_combout\))) # (!\pro0|e0|alu0|Mux15~5_combout\ & (\pro0|e0|alu0|Mux4~4_combout\ & ((\pro0|e0|alu0|Add0~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux15~5_combout\,
	datab => \pro0|e0|alu0|Mux4~4_combout\,
	datac => \pro0|e0|alu0|Add0~98_combout\,
	datad => \pro0|e0|alu0|Add0~96_combout\,
	combout => \pro0|e0|alu0|Mux15~6_combout\);

-- Location: LCCOMB_X22_Y15_N28
\pro0|e0|alu0|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~7_combout\ = (\pro0|co|c0|op[1]~9_combout\ & (((\pro0|e0|alu0|Mux15~4_combout\)) # (!\pro0|e0|alu0|Mux4~5_combout\))) # (!\pro0|co|c0|op[1]~9_combout\ & (\pro0|e0|alu0|Mux4~5_combout\ & ((\pro0|e0|alu0|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|op[1]~9_combout\,
	datab => \pro0|e0|alu0|Mux4~5_combout\,
	datac => \pro0|e0|alu0|Mux15~4_combout\,
	datad => \pro0|e0|alu0|Mux15~6_combout\,
	combout => \pro0|e0|alu0|Mux15~7_combout\);

-- Location: LCCOMB_X22_Y15_N18
\pro0|e0|alu0|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux15~10_combout\ = (\pro0|e0|alu0|Mux4~5_combout\ & (((\pro0|e0|alu0|Mux15~7_combout\)))) # (!\pro0|e0|alu0|Mux4~5_combout\ & ((\pro0|e0|alu0|Mux15~7_combout\ & (\pro0|e0|alu0|Mux15~9_combout\)) # (!\pro0|e0|alu0|Mux15~7_combout\ & 
-- ((\pro0|e0|alu0|Mux15~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux15~9_combout\,
	datab => \pro0|e0|alu0|Mux4~5_combout\,
	datac => \pro0|e0|alu0|Mux15~2_combout\,
	datad => \pro0|e0|alu0|Mux15~7_combout\,
	combout => \pro0|e0|alu0|Mux15~10_combout\);

-- Location: LCCOMB_X22_Y12_N4
\mem0|sramContr|dataReaded[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|dataReaded[0]~1_combout\ = (\mem0|sramContr|SRAM_UB_N~2_combout\ & ((\pro0|e0|alu0|Mux15~10_combout\ & (\SRAM_DQ[8]~8\)) # (!\pro0|e0|alu0|Mux15~10_combout\ & ((\SRAM_DQ[0]~0\))))) # (!\mem0|sramContr|SRAM_UB_N~2_combout\ & 
-- (((\SRAM_DQ[0]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[8]~8\,
	datab => \mem0|sramContr|SRAM_UB_N~2_combout\,
	datac => \SRAM_DQ[0]~0\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|dataReaded[0]~1_combout\);

-- Location: LCCOMB_X16_Y15_N4
\pro0|co|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~62_combout\ = (\pro0|co|c0|Equal3~3_combout\ & ((\pro0|co|c0|sequencing_mode~1_combout\ & ((\pro0|co|Add1~0_combout\))) # (!\pro0|co|c0|sequencing_mode~1_combout\ & (\pro0|co|pc_reg\(0))))) # (!\pro0|co|c0|Equal3~3_combout\ & 
-- (\pro0|co|pc_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(0),
	datab => \pro0|co|Add1~0_combout\,
	datac => \pro0|co|c0|Equal3~3_combout\,
	datad => \pro0|co|c0|sequencing_mode~1_combout\,
	combout => \pro0|co|Add1~62_combout\);

-- Location: LCCOMB_X16_Y15_N20
\pro0|co|pc_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg[0]~0_combout\ = (\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|e0|alu0|Mux15~10_combout\))) # (!\pro0|co|c0|sequencing_mode~2_combout\ & (\pro0|co|Add1~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sequencing_mode~2_combout\,
	datab => \pro0|co|Add1~62_combout\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \pro0|co|pc_reg[0]~0_combout\);

-- Location: LCCOMB_X16_Y15_N14
\pro0|co|pc_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|pc_reg~2_combout\ = (\pro0|co|pc_reg\(0) & !\SW~combout\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(0),
	datac => \SW~combout\(9),
	combout => \pro0|co|pc_reg~2_combout\);

-- Location: LCFF_X16_Y15_N21
\pro0|co|pc_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|pc_reg[0]~0_combout\,
	sdata => \pro0|co|pc_reg~2_combout\,
	sload => \pro0|co|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(0));

-- Location: LCCOMB_X22_Y12_N30
\pro0|e0|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector15~0_combout\ = (\pro0|e0|Selector9~0_combout\ & ((\pro0|e0|Selector9~1_combout\) # ((\pro0|co|pc_reg\(0))))) # (!\pro0|e0|Selector9~0_combout\ & (!\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|alu0|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector9~0_combout\,
	datab => \pro0|e0|Selector9~1_combout\,
	datac => \pro0|co|pc_reg\(0),
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \pro0|e0|Selector15~0_combout\);

-- Location: LCCOMB_X22_Y12_N16
\pro0|e0|Selector15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|Selector15~4_combout\ = (\pro0|e0|Selector9~1_combout\ & ((\pro0|e0|Selector15~0_combout\ & (\pro0|e0|Selector15~3_combout\)) # (!\pro0|e0|Selector15~0_combout\ & ((\mem0|sramContr|dataReaded[0]~1_combout\))))) # (!\pro0|e0|Selector9~1_combout\ & 
-- (((\pro0|e0|Selector15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Selector15~3_combout\,
	datab => \pro0|e0|Selector9~1_combout\,
	datac => \mem0|sramContr|dataReaded[0]~1_combout\,
	datad => \pro0|e0|Selector15~0_combout\,
	combout => \pro0|e0|Selector15~4_combout\);

-- Location: LCFF_X26_Y16_N1
\pro0|e0|reg0|regs[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	sdata => \pro0|e0|Selector15~4_combout\,
	sload => VCC,
	ena => \pro0|e0|reg0|regs[2][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[2][0]~regout\);

-- Location: LCCOMB_X26_Y16_N12
\pro0|e0|reg0|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux31~0_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & (((\pro0|co|c0|addr_b[0]~2_combout\)))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|co|c0|addr_b[0]~2_combout\ & (\pro0|e0|reg0|regs[1][0]~regout\)) # 
-- (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|regs[0][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[1][0]~regout\,
	datab => \pro0|e0|reg0|regs[0][0]~regout\,
	datac => \pro0|co|c0|addr_b[1]~1_combout\,
	datad => \pro0|co|c0|addr_b[0]~2_combout\,
	combout => \pro0|e0|reg0|Mux31~0_combout\);

-- Location: LCCOMB_X26_Y16_N2
\pro0|e0|reg0|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux31~1_combout\ = (\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|Mux31~0_combout\ & (\pro0|e0|reg0|regs[3][0]~regout\)) # (!\pro0|e0|reg0|Mux31~0_combout\ & ((\pro0|e0|reg0|regs[2][0]~regout\))))) # (!\pro0|co|c0|addr_b[1]~1_combout\ & 
-- (((\pro0|e0|reg0|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[3][0]~regout\,
	datab => \pro0|e0|reg0|regs[2][0]~regout\,
	datac => \pro0|co|c0|addr_b[1]~1_combout\,
	datad => \pro0|e0|reg0|Mux31~0_combout\,
	combout => \pro0|e0|reg0|Mux31~1_combout\);

-- Location: LCCOMB_X26_Y15_N22
\pro0|e0|reg0|regs[4][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|regs[4][0]~feeder_combout\ = \pro0|e0|Selector15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pro0|e0|Selector15~4_combout\,
	combout => \pro0|e0|reg0|regs[4][0]~feeder_combout\);

-- Location: LCFF_X26_Y15_N23
\pro0|e0|reg0|regs[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|e0|reg0|regs[4][0]~feeder_combout\,
	ena => \pro0|e0|reg0|regs[4][1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|e0|reg0|regs[4][0]~regout\);

-- Location: LCCOMB_X26_Y15_N18
\pro0|e0|reg0|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux31~2_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & (((\pro0|co|c0|addr_b[1]~1_combout\)))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|co|c0|addr_b[1]~1_combout\ & (\pro0|e0|reg0|regs[6][0]~regout\)) # 
-- (!\pro0|co|c0|addr_b[1]~1_combout\ & ((\pro0|e0|reg0|regs[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[6][0]~regout\,
	datab => \pro0|e0|reg0|regs[4][0]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|co|c0|addr_b[1]~1_combout\,
	combout => \pro0|e0|reg0|Mux31~2_combout\);

-- Location: LCCOMB_X26_Y15_N8
\pro0|e0|reg0|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|reg0|Mux31~3_combout\ = (\pro0|co|c0|addr_b[0]~2_combout\ & ((\pro0|e0|reg0|Mux31~2_combout\ & (\pro0|e0|reg0|regs[7][0]~regout\)) # (!\pro0|e0|reg0|Mux31~2_combout\ & ((\pro0|e0|reg0|regs[5][0]~regout\))))) # (!\pro0|co|c0|addr_b[0]~2_combout\ & 
-- (((\pro0|e0|reg0|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|regs[7][0]~regout\,
	datab => \pro0|e0|reg0|regs[5][0]~regout\,
	datac => \pro0|co|c0|addr_b[0]~2_combout\,
	datad => \pro0|e0|reg0|Mux31~2_combout\,
	combout => \pro0|e0|reg0|Mux31~3_combout\);

-- Location: LCCOMB_X25_Y17_N6
\io|regs[8][0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \io|regs[8][0]~7_combout\ = (\pro0|co|c0|addr_b[2]~3_combout\ & ((\pro0|e0|reg0|Mux31~3_combout\))) # (!\pro0|co|c0|addr_b[2]~3_combout\ & (\pro0|e0|reg0|Mux31~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|Mux31~1_combout\,
	datab => \pro0|co|c0|addr_b[2]~3_combout\,
	datad => \pro0|e0|reg0|Mux31~3_combout\,
	combout => \io|regs[8][0]~7_combout\);

-- Location: LCCOMB_X26_Y12_N20
\pro0|co|c0|wr_m~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|c0|wr_m~0_combout\ = (!\pro0|co|ir\(12) & (\pro0|co|ir\(14) & (\pro0|co|ir\(15) $ (!\pro0|co|ir\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|ir\(12),
	datab => \pro0|co|ir\(15),
	datac => \pro0|co|ir\(14),
	datad => \pro0|co|ir\(13),
	combout => \pro0|co|c0|wr_m~0_combout\);

-- Location: LCCOMB_X20_Y18_N8
\mem0|sramContr|state~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|state~6_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (\pro0|co|c0|wr_m~0_combout\ & ((!\pro0|e0|alu0|Mux1~11_combout\) # (!\pro0|e0|alu0|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state.DEMW~regout\,
	datab => \pro0|co|c0|wr_m~0_combout\,
	datac => \pro0|e0|alu0|Mux0~11_combout\,
	datad => \pro0|e0|alu0|Mux1~11_combout\,
	combout => \mem0|sramContr|state~6_combout\);

-- Location: LCCOMB_X22_Y12_N24
\mem0|sramContr|SRAM_DQ~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~29_combout\ = (\mem0|sramContr|state~6_combout\ & (((!\pro0|e0|alu0|Mux15~10_combout\) # (!\pro0|co|c0|word_byte~0_combout\)) # (!\pro0|co|m0|state.DEMW~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state.DEMW~regout\,
	datab => \mem0|sramContr|state~6_combout\,
	datac => \pro0|co|c0|word_byte~0_combout\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|SRAM_DQ~29_combout\);

-- Location: LCCOMB_X16_Y15_N22
\mem0|sramContr|SRAM_LB_N~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_LB_N~2_combout\ = (\pro0|co|c0|word_byte~0_combout\ & (\pro0|co|m0|state.DEMW~regout\ & \pro0|e0|alu0|Mux15~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|word_byte~0_combout\,
	datac => \pro0|co|m0|state.DEMW~regout\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|SRAM_LB_N~2_combout\);

-- Location: LCCOMB_X16_Y15_N12
\mem0|sramContr|SRAM_DQ~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ~20_combout\ = (\pro0|co|c0|wr_m~0_combout\ & (\mem0|sramContr|SRAM_LB_N~2_combout\ & ((!\pro0|e0|alu0|Mux0~11_combout\) # (!\pro0|e0|alu0|Mux1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|wr_m~0_combout\,
	datab => \pro0|e0|alu0|Mux1~11_combout\,
	datac => \pro0|e0|alu0|Mux0~11_combout\,
	datad => \mem0|sramContr|SRAM_LB_N~2_combout\,
	combout => \mem0|sramContr|SRAM_DQ~20_combout\);

-- Location: LCCOMB_X16_Y13_N16
\mem0|sramContr|SRAM_DQ[8]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[8]~21_combout\ = (\mem0|sramContr|SRAM_DQ~20_combout\ & ((\io|regs[8][0]~7_combout\))) # (!\mem0|sramContr|SRAM_DQ~20_combout\ & (\pro0|e0|reg0|Mux23~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|SRAM_DQ~20_combout\,
	datac => \pro0|e0|reg0|Mux23~4_combout\,
	datad => \io|regs[8][0]~7_combout\,
	combout => \mem0|sramContr|SRAM_DQ[8]~21_combout\);

-- Location: LCCOMB_X22_Y12_N18
\mem0|sramContr|SRAM_DQ[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[15]~30_combout\ = (\mem0|sramContr|state~6_combout\ & (((\pro0|e0|alu0|Mux15~10_combout\) # (!\pro0|co|c0|word_byte~0_combout\)) # (!\pro0|co|m0|state.DEMW~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state.DEMW~regout\,
	datab => \mem0|sramContr|state~6_combout\,
	datac => \pro0|co|c0|word_byte~0_combout\,
	datad => \pro0|e0|alu0|Mux15~10_combout\,
	combout => \mem0|sramContr|SRAM_DQ[15]~30_combout\);

-- Location: LCCOMB_X16_Y12_N4
\mem0|sramContr|SRAM_DQ[9]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[9]~22_combout\ = (\mem0|sramContr|SRAM_DQ~20_combout\ & (\io|regs[8][1]~0_combout\)) # (!\mem0|sramContr|SRAM_DQ~20_combout\ & ((\pro0|e0|reg0|Mux22~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io|regs[8][1]~0_combout\,
	datab => \pro0|e0|reg0|Mux22~4_combout\,
	datac => \mem0|sramContr|SRAM_DQ~20_combout\,
	combout => \mem0|sramContr|SRAM_DQ[9]~22_combout\);

-- Location: LCCOMB_X18_Y12_N0
\mem0|sramContr|SRAM_DQ[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[10]~23_combout\ = (\mem0|sramContr|SRAM_DQ~20_combout\ & (\io|regs[7][2]~6_combout\)) # (!\mem0|sramContr|SRAM_DQ~20_combout\ & ((\pro0|e0|reg0|Mux21~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io|regs[7][2]~6_combout\,
	datac => \pro0|e0|reg0|Mux21~4_combout\,
	datad => \mem0|sramContr|SRAM_DQ~20_combout\,
	combout => \mem0|sramContr|SRAM_DQ[10]~23_combout\);

-- Location: LCCOMB_X18_Y12_N2
\mem0|sramContr|SRAM_DQ[11]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[11]~24_combout\ = (\mem0|sramContr|SRAM_DQ~20_combout\ & ((\io|regs[8][3]~5_combout\))) # (!\mem0|sramContr|SRAM_DQ~20_combout\ & (\pro0|e0|reg0|Mux20~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|Mux20~4_combout\,
	datac => \io|regs[8][3]~5_combout\,
	datad => \mem0|sramContr|SRAM_DQ~20_combout\,
	combout => \mem0|sramContr|SRAM_DQ[11]~24_combout\);

-- Location: LCCOMB_X18_Y13_N22
\mem0|sramContr|SRAM_DQ[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[12]~25_combout\ = (\mem0|sramContr|SRAM_DQ~20_combout\ & (\io|regs[8][4]~4_combout\)) # (!\mem0|sramContr|SRAM_DQ~20_combout\ & ((\pro0|e0|reg0|Mux19~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_DQ~20_combout\,
	datac => \io|regs[8][4]~4_combout\,
	datad => \pro0|e0|reg0|Mux19~4_combout\,
	combout => \mem0|sramContr|SRAM_DQ[12]~25_combout\);

-- Location: LCCOMB_X18_Y12_N12
\mem0|sramContr|SRAM_DQ[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[13]~26_combout\ = (\mem0|sramContr|SRAM_DQ~20_combout\ & ((\io|regs[8][5]~3_combout\))) # (!\mem0|sramContr|SRAM_DQ~20_combout\ & (\pro0|e0|reg0|Mux18~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|reg0|Mux18~4_combout\,
	datac => \io|regs[8][5]~3_combout\,
	datad => \mem0|sramContr|SRAM_DQ~20_combout\,
	combout => \mem0|sramContr|SRAM_DQ[13]~26_combout\);

-- Location: LCCOMB_X18_Y12_N22
\mem0|sramContr|SRAM_DQ[14]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[14]~27_combout\ = (\mem0|sramContr|SRAM_DQ~20_combout\ & ((\io|regs[8][6]~2_combout\))) # (!\mem0|sramContr|SRAM_DQ~20_combout\ & (\pro0|e0|reg0|Mux17~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|reg0|Mux17~4_combout\,
	datab => \io|regs[8][6]~2_combout\,
	datad => \mem0|sramContr|SRAM_DQ~20_combout\,
	combout => \mem0|sramContr|SRAM_DQ[14]~27_combout\);

-- Location: LCCOMB_X18_Y12_N8
\mem0|sramContr|SRAM_DQ[15]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_DQ[15]~28_combout\ = (\mem0|sramContr|SRAM_DQ~20_combout\ & (\io|regs[8][7]~1_combout\)) # (!\mem0|sramContr|SRAM_DQ~20_combout\ & ((\pro0|e0|reg0|Mux16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|sramContr|SRAM_DQ~20_combout\,
	datac => \io|regs[8][7]~1_combout\,
	datad => \pro0|e0|reg0|Mux16~4_combout\,
	combout => \mem0|sramContr|SRAM_DQ[15]~28_combout\);

-- Location: LCCOMB_X22_Y14_N6
\pro0|e0|addr_m[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[1]~0_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (\pro0|e0|alu0|Mux14~9_combout\)) # (!\pro0|co|m0|state.DEMW~regout\ & ((\pro0|co|pc_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state.DEMW~regout\,
	datac => \pro0|e0|alu0|Mux14~9_combout\,
	datad => \pro0|co|pc_reg\(1),
	combout => \pro0|e0|addr_m[1]~0_combout\);

-- Location: LCCOMB_X22_Y14_N18
\pro0|e0|addr_m[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[2]~1_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (\pro0|e0|alu0|Mux13~11_combout\)) # (!\pro0|co|m0|state.DEMW~regout\ & ((\pro0|co|pc_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state.DEMW~regout\,
	datac => \pro0|e0|alu0|Mux13~11_combout\,
	datad => \pro0|co|pc_reg\(2),
	combout => \pro0|e0|addr_m[2]~1_combout\);

-- Location: LCCOMB_X22_Y14_N24
\pro0|e0|addr_m[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[3]~2_combout\ = (\pro0|co|m0|state.DEMW~regout\ & ((\pro0|e0|alu0|Mux12~31_combout\))) # (!\pro0|co|m0|state.DEMW~regout\ & (\pro0|co|pc_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state.DEMW~regout\,
	datac => \pro0|co|pc_reg\(3),
	datad => \pro0|e0|alu0|Mux12~31_combout\,
	combout => \pro0|e0|addr_m[3]~2_combout\);

-- Location: LCCOMB_X16_Y15_N24
\pro0|co|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~16_combout\ = (!\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|co|c0|sequencing_mode.RELATIVE~0_combout\ & ((\pro0|co|Add1~14_combout\))) # (!\pro0|co|c0|sequencing_mode.RELATIVE~0_combout\ & (\pro0|e0|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~6_combout\,
	datab => \pro0|co|Add1~14_combout\,
	datac => \pro0|co|c0|sequencing_mode~2_combout\,
	datad => \pro0|co|c0|sequencing_mode.RELATIVE~0_combout\,
	combout => \pro0|co|Add1~16_combout\);

-- Location: LCCOMB_X20_Y17_N8
\pro0|co|Add1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~17_combout\ = (!\pro0|co|process_0~1_combout\ & ((\pro0|co|Add1~16_combout\) # ((\pro0|co|c0|sequencing_mode~2_combout\ & \pro0|e0|alu0|Mux11~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|c0|sequencing_mode~2_combout\,
	datab => \pro0|co|process_0~1_combout\,
	datac => \pro0|co|Add1~16_combout\,
	datad => \pro0|e0|alu0|Mux11~18_combout\,
	combout => \pro0|co|Add1~17_combout\);

-- Location: LCFF_X20_Y17_N9
\pro0|co|pc_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|Add1~17_combout\,
	ena => \pro0|co|pc_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(4));

-- Location: LCCOMB_X22_Y19_N0
\pro0|e0|alu0|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux11~2_combout\ = (\pro0|e0|alu0|Mux12~8_combout\ & \pro0|e0|y[4]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux12~8_combout\,
	datac => \pro0|e0|y[4]~9_combout\,
	combout => \pro0|e0|alu0|Mux11~2_combout\);

-- Location: LCCOMB_X23_Y18_N10
\pro0|e0|addr_m[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[4]~3_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (((\pro0|e0|alu0|Mux11~2_combout\) # (\pro0|e0|alu0|Mux11~17_combout\)))) # (!\pro0|co|m0|state.DEMW~regout\ & (\pro0|co|pc_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(4),
	datab => \pro0|e0|alu0|Mux11~2_combout\,
	datac => \pro0|co|m0|state.DEMW~regout\,
	datad => \pro0|e0|alu0|Mux11~17_combout\,
	combout => \pro0|e0|addr_m[4]~3_combout\);

-- Location: LCCOMB_X29_Y15_N2
\pro0|e0|alu0|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux10~2_combout\ = (\pro0|e0|alu0|Mux12~8_combout\ & ((\pro0|e0|y[5]~10_combout\) # ((\pro0|co|c0|Rb_N~combout\ & \io|regs[8][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|y[5]~10_combout\,
	datab => \pro0|co|c0|Rb_N~combout\,
	datac => \pro0|e0|alu0|Mux12~8_combout\,
	datad => \io|regs[8][5]~3_combout\,
	combout => \pro0|e0|alu0|Mux10~2_combout\);

-- Location: LCCOMB_X18_Y16_N12
\pro0|e0|addr_m[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[5]~4_combout\ = (\pro0|co|m0|state.DEMW~regout\ & ((\pro0|e0|alu0|Mux10~13_combout\) # ((\pro0|e0|alu0|Mux10~2_combout\)))) # (!\pro0|co|m0|state.DEMW~regout\ & (((\pro0|co|pc_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux10~13_combout\,
	datab => \pro0|co|pc_reg\(5),
	datac => \pro0|e0|alu0|Mux10~2_combout\,
	datad => \pro0|co|m0|state.DEMW~regout\,
	combout => \pro0|e0|addr_m[5]~4_combout\);

-- Location: LCCOMB_X22_Y14_N22
\pro0|co|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~24_combout\ = (\pro0|co|c0|Equal3~3_combout\ & ((\pro0|co|c0|sequencing_mode~1_combout\ & ((\pro0|co|Add1~22_combout\))) # (!\pro0|co|c0|sequencing_mode~1_combout\ & (\pro0|e0|Add0~10_combout\)))) # (!\pro0|co|c0|Equal3~3_combout\ & 
-- (\pro0|e0|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|Add0~10_combout\,
	datab => \pro0|co|c0|Equal3~3_combout\,
	datac => \pro0|co|Add1~22_combout\,
	datad => \pro0|co|c0|sequencing_mode~1_combout\,
	combout => \pro0|co|Add1~24_combout\);

-- Location: LCCOMB_X26_Y18_N8
\pro0|co|Add1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~25_combout\ = (!\pro0|co|process_0~1_combout\ & ((\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|e0|alu0|Mux9~11_combout\))) # (!\pro0|co|c0|sequencing_mode~2_combout\ & (\pro0|co|Add1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|process_0~1_combout\,
	datab => \pro0|co|c0|sequencing_mode~2_combout\,
	datac => \pro0|co|Add1~24_combout\,
	datad => \pro0|e0|alu0|Mux9~11_combout\,
	combout => \pro0|co|Add1~25_combout\);

-- Location: LCFF_X26_Y18_N9
\pro0|co|pc_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|Add1~25_combout\,
	ena => \pro0|co|pc_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(6));

-- Location: LCCOMB_X26_Y18_N10
\pro0|e0|alu0|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|alu0|Mux9~0_combout\ = (\pro0|e0|alu0|Mux12~8_combout\ & \pro0|e0|y[6]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pro0|e0|alu0|Mux12~8_combout\,
	datad => \pro0|e0|y[6]~13_combout\,
	combout => \pro0|e0|alu0|Mux9~0_combout\);

-- Location: LCCOMB_X26_Y18_N2
\pro0|e0|addr_m[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[6]~5_combout\ = (\pro0|co|m0|state.DEMW~regout\ & ((\pro0|e0|alu0|Mux9~10_combout\) # ((\pro0|e0|alu0|Mux9~0_combout\)))) # (!\pro0|co|m0|state.DEMW~regout\ & (((\pro0|co|pc_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux9~10_combout\,
	datab => \pro0|co|m0|state.DEMW~regout\,
	datac => \pro0|co|pc_reg\(6),
	datad => \pro0|e0|alu0|Mux9~0_combout\,
	combout => \pro0|e0|addr_m[6]~5_combout\);

-- Location: LCCOMB_X22_Y14_N4
\pro0|e0|addr_m[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[7]~6_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (\pro0|e0|alu0|Mux8~9_combout\)) # (!\pro0|co|m0|state.DEMW~regout\ & ((\pro0|co|pc_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|e0|alu0|Mux8~9_combout\,
	datac => \pro0|co|m0|state.DEMW~regout\,
	datad => \pro0|co|pc_reg\(7),
	combout => \pro0|e0|addr_m[7]~6_combout\);

-- Location: LCCOMB_X24_Y18_N26
\pro0|co|Add1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~33_combout\ = (!\pro0|co|process_0~1_combout\ & ((\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|e0|alu0|Mux7~11_combout\))) # (!\pro0|co|c0|sequencing_mode~2_combout\ & (\pro0|co|Add1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|Add1~32_combout\,
	datab => \pro0|co|process_0~1_combout\,
	datac => \pro0|e0|alu0|Mux7~11_combout\,
	datad => \pro0|co|c0|sequencing_mode~2_combout\,
	combout => \pro0|co|Add1~33_combout\);

-- Location: LCFF_X24_Y18_N27
\pro0|co|pc_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|Add1~33_combout\,
	ena => \pro0|co|pc_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(8));

-- Location: LCCOMB_X23_Y14_N0
\pro0|e0|addr_m[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[8]~7_combout\ = (\pro0|co|m0|state.DEMW~regout\ & ((\pro0|e0|alu0|Mux7~11_combout\))) # (!\pro0|co|m0|state.DEMW~regout\ & (\pro0|co|pc_reg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|m0|state.DEMW~regout\,
	datab => \pro0|co|pc_reg\(8),
	datad => \pro0|e0|alu0|Mux7~11_combout\,
	combout => \pro0|e0|addr_m[8]~7_combout\);

-- Location: LCCOMB_X18_Y18_N28
\pro0|co|Add1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~37_combout\ = (!\pro0|co|process_0~1_combout\ & ((\pro0|co|Add1~36_combout\) # ((\pro0|co|c0|sequencing_mode~2_combout\ & \pro0|e0|alu0|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|Add1~36_combout\,
	datab => \pro0|co|c0|sequencing_mode~2_combout\,
	datac => \pro0|co|process_0~1_combout\,
	datad => \pro0|e0|alu0|Mux6~12_combout\,
	combout => \pro0|co|Add1~37_combout\);

-- Location: LCFF_X18_Y18_N29
\pro0|co|pc_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|Add1~37_combout\,
	ena => \pro0|co|pc_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(9));

-- Location: LCCOMB_X18_Y18_N22
\pro0|e0|addr_m[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[9]~8_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (!\pro0|e0|alu0|Mux4~16_combout\ & ((\pro0|e0|alu0|Mux6~11_combout\)))) # (!\pro0|co|m0|state.DEMW~regout\ & (((\pro0|co|pc_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~16_combout\,
	datab => \pro0|co|pc_reg\(9),
	datac => \pro0|e0|alu0|Mux6~11_combout\,
	datad => \pro0|co|m0|state.DEMW~regout\,
	combout => \pro0|e0|addr_m[9]~8_combout\);

-- Location: LCCOMB_X19_Y18_N20
\pro0|co|Add1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|co|Add1~41_combout\ = (!\pro0|co|process_0~1_combout\ & ((\pro0|co|c0|sequencing_mode~2_combout\ & ((\pro0|e0|alu0|Mux5~13_combout\))) # (!\pro0|co|c0|sequencing_mode~2_combout\ & (\pro0|co|Add1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|Add1~40_combout\,
	datab => \pro0|co|c0|sequencing_mode~2_combout\,
	datac => \pro0|e0|alu0|Mux5~13_combout\,
	datad => \pro0|co|process_0~1_combout\,
	combout => \pro0|co|Add1~41_combout\);

-- Location: LCFF_X19_Y18_N21
\pro0|co|pc_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock8_counter[2]~clkctrl_outclk\,
	datain => \pro0|co|Add1~41_combout\,
	ena => \pro0|co|pc_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pro0|co|pc_reg\(10));

-- Location: LCCOMB_X19_Y18_N6
\pro0|e0|addr_m[10]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[10]~9_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (((\pro0|e0|alu0|Mux5~12_combout\ & !\pro0|e0|alu0|Mux4~16_combout\)))) # (!\pro0|co|m0|state.DEMW~regout\ & (\pro0|co|pc_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(10),
	datab => \pro0|e0|alu0|Mux5~12_combout\,
	datac => \pro0|co|m0|state.DEMW~regout\,
	datad => \pro0|e0|alu0|Mux4~16_combout\,
	combout => \pro0|e0|addr_m[10]~9_combout\);

-- Location: LCCOMB_X27_Y18_N20
\pro0|e0|addr_m[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[11]~10_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (\pro0|e0|alu0|Mux4~29_combout\ & ((!\pro0|e0|alu0|Mux4~16_combout\)))) # (!\pro0|co|m0|state.DEMW~regout\ & (((\pro0|co|pc_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux4~29_combout\,
	datab => \pro0|co|pc_reg\(11),
	datac => \pro0|co|m0|state.DEMW~regout\,
	datad => \pro0|e0|alu0|Mux4~16_combout\,
	combout => \pro0|e0|addr_m[11]~10_combout\);

-- Location: LCCOMB_X19_Y18_N8
\pro0|e0|addr_m[12]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[12]~11_combout\ = (\pro0|co|m0|state.DEMW~regout\ & ((\pro0|e0|alu0|Mux3~24_combout\))) # (!\pro0|co|m0|state.DEMW~regout\ & (\pro0|co|pc_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pro0|co|pc_reg\(12),
	datac => \pro0|co|m0|state.DEMW~regout\,
	datad => \pro0|e0|alu0|Mux3~24_combout\,
	combout => \pro0|e0|addr_m[12]~11_combout\);

-- Location: LCCOMB_X23_Y18_N6
\pro0|e0|addr_m[13]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[13]~12_combout\ = (\pro0|co|m0|state.DEMW~regout\ & ((\pro0|e0|alu0|Mux2~14_combout\))) # (!\pro0|co|m0|state.DEMW~regout\ & (\pro0|co|pc_reg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(13),
	datac => \pro0|co|m0|state.DEMW~regout\,
	datad => \pro0|e0|alu0|Mux2~14_combout\,
	combout => \pro0|e0|addr_m[13]~12_combout\);

-- Location: LCCOMB_X23_Y18_N18
\pro0|e0|addr_m[14]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[14]~13_combout\ = (\pro0|co|m0|state.DEMW~regout\ & (\pro0|e0|alu0|Mux1~11_combout\)) # (!\pro0|co|m0|state.DEMW~regout\ & ((\pro0|co|pc_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|e0|alu0|Mux1~11_combout\,
	datab => \pro0|co|m0|state.DEMW~regout\,
	datad => \pro0|co|pc_reg\(14),
	combout => \pro0|e0|addr_m[14]~13_combout\);

-- Location: LCCOMB_X18_Y18_N2
\pro0|e0|addr_m[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pro0|e0|addr_m[15]~14_combout\ = (\pro0|co|m0|state.DEMW~regout\ & ((\pro0|e0|alu0|Mux0~11_combout\))) # (!\pro0|co|m0|state.DEMW~regout\ & (\pro0|co|pc_reg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pro0|co|pc_reg\(15),
	datac => \pro0|e0|alu0|Mux0~11_combout\,
	datad => \pro0|co|m0|state.DEMW~regout\,
	combout => \pro0|e0|addr_m[15]~14_combout\);

-- Location: LCCOMB_X20_Y18_N2
\mem0|sramContr|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|Selector0~0_combout\ = (\mem0|sramContr|state~6_combout\) # (\mem0|sramContr|state.WRITE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem0|sramContr|state~6_combout\,
	datad => \mem0|sramContr|state.WRITE~regout\,
	combout => \mem0|sramContr|Selector0~0_combout\);

-- Location: LCFF_X20_Y18_N3
\mem0|sramContr|state.IDLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \mem0|sramContr|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \mem0|sramContr|state.IDLE~regout\);

-- Location: LCCOMB_X20_Y18_N30
\mem0|sramContr|state~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|state~7_combout\ = (\mem0|sramContr|state~6_combout\ & !\mem0|sramContr|state.IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem0|sramContr|state~6_combout\,
	datad => \mem0|sramContr|state.IDLE~regout\,
	combout => \mem0|sramContr|state~7_combout\);

-- Location: LCFF_X20_Y18_N31
\mem0|sramContr|state.WRITE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \mem0|sramContr|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \mem0|sramContr|state.WRITE~regout\);

-- Location: LCCOMB_X22_Y12_N14
\mem0|sramContr|SRAM_WE_N~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem0|sramContr|SRAM_WE_N~1_combout\ = (!\mem0|sramContr|state.WRITE~regout\) # (!\mem0|sramContr|state~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|sramContr|state~6_combout\,
	datad => \mem0|sramContr|state.WRITE~regout\,
	combout => \mem0|sramContr|SRAM_WE_N~1_combout\);

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(0));

-- Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(1));

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(2));

-- Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(3));

-- Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(4));

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(5));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(6));

-- Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[8]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(7));

-- Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(8));

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[10]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(9));

-- Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[11]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(10));

-- Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[12]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(11));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[13]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(12));

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[14]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(13));

-- Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pro0|e0|addr_m[15]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(14));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(15));

-- Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(16));

-- Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(17));

-- Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_UB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|ALT_INV_SRAM_UB_N~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_UB_N);

-- Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_LB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_LB_N~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_LB_N);

-- Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_CE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_CE_N);

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_OE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_OE_N);

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem0|sramContr|SRAM_WE_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_WE_N);

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(0));

-- Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(1));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(2));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(3));

-- Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(4));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(5));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(6));

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(7));

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(0));

-- Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(1));

-- Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(2));

-- Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(3));

-- Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(4));

-- Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(5));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(6));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(7));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(8));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(0));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(1));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(2));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(3));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(4));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(5));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(6));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(0));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(1));

-- Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(2));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(3));

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(4));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(5));

-- Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(6));

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(0));

-- Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(1));

-- Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(2));

-- Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(3));

-- Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(4));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(5));

-- Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(6));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(0));

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(1));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(2));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(3));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(4));

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(5));

-- Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(6));
END structure;


