#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_0000020dd3eb6450 .scope module, "regfile_tb" "regfile_tb" 2 3;
 .timescale -9 -12;
v0000020dd3f1ef80_0 .var "clk", 0 0;
v0000020dd3f1ee40_0 .var "ra1", 4 0;
v0000020dd3f1f340_0 .var "ra2", 4 0;
v0000020dd3f1ed00_0 .net "rd1", 31 0, L_0000020dd3ecc340;  1 drivers
v0000020dd3f1f660_0 .net "rd2", 31 0, L_0000020dd3ecc260;  1 drivers
v0000020dd3f1f200_0 .var "wa3", 4 0;
v0000020dd3f1ebc0_0 .var "wd3", 31 0;
v0000020dd3f1eee0_0 .var "we3", 0 0;
S_0000020dd3eb6df0 .scope module, "uut" "regfile" 2 13, 3 1 0, S_0000020dd3eb6450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_0000020dd3ecc340 .functor BUFZ 32, L_0000020dd3f1f7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020dd3ecc260 .functor BUFZ 32, L_0000020dd3f1f3e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020dd3e07270_0 .net *"_ivl_0", 31 0, L_0000020dd3f1f7a0;  1 drivers
v0000020dd3e06c80_0 .net *"_ivl_10", 6 0, L_0000020dd3f1ea80;  1 drivers
L_0000020dd3f1f8b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020dd3eb6f80_0 .net *"_ivl_13", 1 0, L_0000020dd3f1f8b0;  1 drivers
v0000020dd3ec75c0_0 .net *"_ivl_2", 6 0, L_0000020dd3f1f020;  1 drivers
L_0000020dd3f1f868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020dd3ec7660_0 .net *"_ivl_5", 1 0, L_0000020dd3f1f868;  1 drivers
v0000020dd3ec7700_0 .net *"_ivl_8", 31 0, L_0000020dd3f1f3e0;  1 drivers
v0000020dd3ec77a0_0 .net "clk", 0 0, v0000020dd3f1ef80_0;  1 drivers
v0000020dd3ec7840_0 .net "ra1", 4 0, v0000020dd3f1ee40_0;  1 drivers
v0000020dd3ec78e0_0 .net "ra2", 4 0, v0000020dd3f1f340_0;  1 drivers
v0000020dd3ec7980_0 .net "rd1", 31 0, L_0000020dd3ecc340;  alias, 1 drivers
v0000020dd3f1f5c0_0 .net "rd2", 31 0, L_0000020dd3ecc260;  alias, 1 drivers
v0000020dd3f1e9e0 .array "registers", 0 31, 31 0;
v0000020dd3f1f160_0 .net "wa3", 4 0, v0000020dd3f1f200_0;  1 drivers
v0000020dd3f1eb20_0 .net "wd3", 31 0, v0000020dd3f1ebc0_0;  1 drivers
v0000020dd3f1eda0_0 .net "we3", 0 0, v0000020dd3f1eee0_0;  1 drivers
E_0000020dd3e09f30 .event posedge, v0000020dd3ec77a0_0;
L_0000020dd3f1f7a0 .array/port v0000020dd3f1e9e0, L_0000020dd3f1f020;
L_0000020dd3f1f020 .concat [ 5 2 0 0], v0000020dd3f1ee40_0, L_0000020dd3f1f868;
L_0000020dd3f1f3e0 .array/port v0000020dd3f1e9e0, L_0000020dd3f1ea80;
L_0000020dd3f1ea80 .concat [ 5 2 0 0], v0000020dd3f1f340_0, L_0000020dd3f1f8b0;
    .scope S_0000020dd3eb6df0;
T_0 ;
    %wait E_0000020dd3e09f30;
    %load/vec4 v0000020dd3f1eda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000020dd3f1eb20_0;
    %load/vec4 v0000020dd3f1f160_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020dd3f1e9e0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020dd3eb6450;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0000020dd3f1ef80_0;
    %inv;
    %store/vec4 v0000020dd3f1ef80_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020dd3eb6450;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dd3f1ef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dd3f1eee0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000020dd3f1ee40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000020dd3f1f340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000020dd3f1f200_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020dd3f1ebc0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000020dd3f1f200_0, 0, 5;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0000020dd3f1ebc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dd3f1eee0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000020dd3f1f200_0, 0, 5;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v0000020dd3f1ebc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020dd3f1eee0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020dd3f1eee0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000020dd3f1ee40_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000020dd3f1f340_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0000020dd3f1ed00_0;
    %cmpi/e 2779096485, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 64 "$display", "Teste de leitura 0000: SUCESSO" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 66 "$display", "Teste de leitura 0000: FALHA, valor retornado = %h", v0000020dd3f1ed00_0 {0 0 0};
T_2.1 ;
    %load/vec4 v0000020dd3f1f660_0;
    %cmpi/e 1515870810, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 2 69 "$display", "Teste de leitura 0001: SUCESSO" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 71 "$display", "Teste de leitura 0001: FALHA, valor retornado = %h", v0000020dd3f1f660_0 {0 0 0};
T_2.3 ;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000020dd3eb6450;
T_3 ;
    %vpi_call 2 79 "$dumpfile", "regfile_tb.vcd" {0 0 0};
    %vpi_call 2 80 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020dd3eb6450 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regfile_tb.v";
    "regfile.v";
