Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Wed Feb 19 09:21:51 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.565ns  (logic 5.095ns (26.041%)  route 14.470ns (73.959%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=11)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.901    -0.791    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X59Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]/Q
                         net (fo=24, routed)          1.207     0.872    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fu_data_id_ex[operation][5]
    SLICE_X63Y110        LUT3 (Prop_lut3_I2_O)        0.152     1.024 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_12/O
                         net (fo=12, routed)          0.481     1.505    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][5]
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.326     1.831 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77/O
                         net (fo=30, routed)          0.718     2.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_77_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.124     2.673 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82/O
                         net (fo=1, routed)           0.844     3.517    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_82_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.641 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_56/O
                         net (fo=8, routed)           0.612     4.254    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__1_3
    SLICE_X62Y110        LUT5 (Prop_lut5_I0_O)        0.124     4.378 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][4]_i_76/O
                         net (fo=1, routed)           0.000     4.378    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][result][4]_i_27[1]
    SLICE_X62Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.911 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.911    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49_n_0
    SLICE_X62Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.028 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.028    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X62Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.145 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.145    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X62Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.262    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.379    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][21]_i_26_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.694 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][27]_i_33/O[3]
                         net (fo=2, routed)           0.970     6.664    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[27]
    SLICE_X63Y113        LUT4 (Prop_lut4_I0_O)        0.307     6.971 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_26/O
                         net (fo=1, routed)           0.665     7.636    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I0_O)        0.124     7.760 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.481     8.241    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     8.365 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.464     8.830    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X59Y111        LUT6 (Prop_lut6_I2_O)        0.124     8.954 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.475     9.428    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X58Y110        LUT2 (Prop_lut2_I1_O)        0.124     9.552 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.838    10.390    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X52Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.514 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.633    11.147    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X53Y107        LUT5 (Prop_lut5_I3_O)        0.150    11.297 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10/O
                         net (fo=39, routed)          0.880    12.177    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.332    12.509 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_24/O
                         net (fo=3, routed)           0.507    13.016    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/icache_dreq_if_cache[spec]
    SLICE_X52Y100        LUT5 (Prop_lut5_I1_O)        0.124    13.140 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           0.360    13.501    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_reg_0
    SLICE_X52Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.625 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=2, routed)           0.452    14.076    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.118    14.194 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.574    14.769    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.326    15.095 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_21/O
                         net (fo=6, routed)           1.200    16.295    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X87Y110        LUT6 (Prop_lut6_I3_O)        0.124    16.419 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10/O
                         net (fo=1, routed)           0.565    16.984    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10_n_0
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124    17.108 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_3/O
                         net (fo=2, routed)           0.690    17.798    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[1][0]
    SLICE_X93Y112        LUT6 (Prop_lut6_I0_O)        0.124    17.922 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_337/O
                         net (fo=32, routed)          0.852    18.774    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][32]_1[0]
    SLICE_X94Y108        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.781    18.636    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X94Y108        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][5]/C
                         clock pessimism              0.585    19.221    
                         clock uncertainty           -0.079    19.141    
    SLICE_X94Y108        FDCE (Setup_fdce_C_CE)      -0.169    18.972    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][5]
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                         -18.774    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.505ns  (logic 4.015ns (61.731%)  route 2.489ns (38.269%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.848     7.108    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X106Y76        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDCE (Prop_fdce_C_Q)         0.459     7.567 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.489    10.057    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.613 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.613    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.613    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             16.320ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.773ns (24.724%)  route 2.353ns (75.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 18.460 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.789    -0.903    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y29         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y29         FDPE (Prop_fdpe_C_Q)         0.478    -0.425 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.829     0.404    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X96Y28         LUT3 (Prop_lut3_I2_O)        0.295     0.699 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.524     2.223    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X93Y25         FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16210, routed)       1.605    18.460    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X93Y25         FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.567    19.028    
                         clock uncertainty           -0.079    18.948    
    SLICE_X93Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.543    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.543    
                         arrival time                          -2.223    
  -------------------------------------------------------------------
                         slack                                 16.320    




