Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Apr 15 14:04:27 2018
| Host         : salil running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file /home/salil/HDD/Work/ProgrammingModel/AES/timing_report_aes_gcm_128_input_five_pipelines_impl.txt
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

i_reset
sw[0]
sw[10]
sw[11]
sw[12]
sw[13]
sw[14]
sw[15]
sw[1]
sw[2]
sw[3]
sw[4]
sw[5]
sw[6]
sw[7]
sw[8]
sw[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

an[0]
an[1]
an[2]
an[3]
seg[0]
seg[1]
seg[2]
seg[3]
seg[4]
seg[5]
seg[6]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.767        0.000                      0                 1439        0.063        0.000                      0                 1439        3.000        0.000                       0                   783  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 6.468}      12.935          77.308          
  w_clkfbout_clk_wiz_gen  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         0.767        0.000                      0                 1439        0.063        0.000                      0                 1439        5.488        0.000                       0                   779  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  w_clk_out_clk_wiz_gen                           
(none)                  w_clkfbout_clk_wiz_gen                          
(none)                                          w_clk_out_clk_wiz_gen   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s7_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s7_sblock_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.044ns  (logic 1.834ns (15.227%)  route 10.210ns (84.773%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 11.368 - 12.935 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.533    -0.979    gcm_aes_instance/clk
    SLICE_X32Y75         FDRE                                         r  gcm_aes_instance/r_s7_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.560 f  gcm_aes_instance/r_s7_counter_reg[1]/Q
                         net (fo=3, routed)           1.008     0.448    gcm_aes_instance/r_s7_counter[1]
    SLICE_X32Y75                                                      f  gcm_aes_instance/o_tag[6]_i_7/I0
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.299     0.747 r  gcm_aes_instance/o_tag[6]_i_7/O
                         net (fo=128, routed)         1.096     1.843    gcm_aes_instance/o_tag[6]_i_7_n_0
    SLICE_X34Y72                                                      r  gcm_aes_instance/r_s7_sblock[78]_i_37/I3
    SLICE_X34Y72         LUT4 (Prop_lut4_I3_O)        0.124     1.967 r  gcm_aes_instance/r_s7_sblock[78]_i_37/O
                         net (fo=128, routed)         2.564     4.531    gcm_aes_instance/r_s7_sblock[78]_i_37_n_0
    SLICE_X54Y106                                                     r  gcm_aes_instance/r_s7_sblock[47]_i_52/I0
    SLICE_X54Y106        LUT4 (Prop_lut4_I0_O)        0.124     4.655 r  gcm_aes_instance/r_s7_sblock[47]_i_52/O
                         net (fo=1, routed)           0.680     5.335    gcm_aes_instance/r_s7_sblock[47]_i_52_n_0
    SLICE_X54Y106                                                     r  gcm_aes_instance/r_s7_sblock[47]_i_42/I3
    SLICE_X54Y106        LUT6 (Prop_lut6_I3_O)        0.124     5.459 r  gcm_aes_instance/r_s7_sblock[47]_i_42/O
                         net (fo=1, routed)           0.871     6.330    gcm_aes_instance/r_s7_sblock[47]_i_42_n_0
    SLICE_X50Y106                                                     r  gcm_aes_instance/r_s7_sblock[47]_i_32/I0
    SLICE_X50Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.454 r  gcm_aes_instance/r_s7_sblock[47]_i_32/O
                         net (fo=1, routed)           1.402     7.856    gcm_aes_instance/r_s7_sblock[47]_i_32_n_0
    SLICE_X15Y106                                                     r  gcm_aes_instance/r_s7_sblock[47]_i_23/I2
    SLICE_X15Y106        LUT6 (Prop_lut6_I2_O)        0.124     7.980 r  gcm_aes_instance/r_s7_sblock[47]_i_23/O
                         net (fo=1, routed)           0.405     8.385    gcm_aes_instance/r_s7_sblock[47]_i_23_n_0
    SLICE_X15Y105                                                     r  gcm_aes_instance/r_s7_sblock[47]_i_15/I0
    SLICE_X15Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.509 r  gcm_aes_instance/r_s7_sblock[47]_i_15/O
                         net (fo=1, routed)           0.641     9.150    gcm_aes_instance/r_s7_sblock[47]_i_15_n_0
    SLICE_X15Y99                                                      r  gcm_aes_instance/r_s7_sblock[47]_i_7/I0
    SLICE_X15Y99         LUT6 (Prop_lut6_I0_O)        0.124     9.274 r  gcm_aes_instance/r_s7_sblock[47]_i_7/O
                         net (fo=1, routed)           1.102    10.376    gcm_aes_instance/Z301_in[80]
    SLICE_X9Y80                                                       r  gcm_aes_instance/r_s7_sblock[47]_i_2/I1
    SLICE_X9Y80          LUT5 (Prop_lut5_I1_O)        0.124    10.500 r  gcm_aes_instance/r_s7_sblock[47]_i_2/O
                         net (fo=1, routed)           0.442    10.942    gcm_aes_instance/r_s7_sblock[47]_i_2_n_0
    SLICE_X9Y78                                                       r  gcm_aes_instance/r_s7_sblock[47]_i_1/I0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124    11.066 r  gcm_aes_instance/r_s7_sblock[47]_i_1/O
                         net (fo=1, routed)           0.000    11.066    gcm_aes_instance/fn_product_return[47]
    SLICE_X9Y78          FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.485    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.268 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.849    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.940 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.428    11.368    gcm_aes_instance/clk
    SLICE_X9Y78          FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[47]/C
                         clock pessimism              0.562    11.929    
                         clock uncertainty           -0.128    11.802    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.031    11.833    gcm_aes_instance/r_s7_sblock_reg[47]
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s7_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s7_sblock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        11.961ns  (logic 1.958ns (16.370%)  route 10.003ns (83.630%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 11.369 - 12.935 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.533    -0.979    gcm_aes_instance/clk
    SLICE_X32Y75         FDRE                                         r  gcm_aes_instance/r_s7_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.560 f  gcm_aes_instance/r_s7_counter_reg[1]/Q
                         net (fo=3, routed)           1.008     0.448    gcm_aes_instance/r_s7_counter[1]
    SLICE_X32Y75                                                      f  gcm_aes_instance/o_tag[6]_i_7/I0
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.299     0.747 r  gcm_aes_instance/o_tag[6]_i_7/O
                         net (fo=128, routed)         1.029     1.776    gcm_aes_instance/o_tag[6]_i_7_n_0
    SLICE_X39Y71                                                      r  gcm_aes_instance/r_s7_sblock[28]_i_50/I3
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.900 r  gcm_aes_instance/r_s7_sblock[28]_i_50/O
                         net (fo=128, routed)         2.244     4.144    gcm_aes_instance/r_s7_sblock[28]_i_50_n_0
    SLICE_X38Y109                                                     r  gcm_aes_instance/r_s7_sblock[19]_i_63/I1
    SLICE_X38Y109        LUT4 (Prop_lut4_I1_O)        0.124     4.268 r  gcm_aes_instance/r_s7_sblock[19]_i_63/O
                         net (fo=1, routed)           0.670     4.938    gcm_aes_instance/r_s7_sblock[19]_i_63_n_0
    SLICE_X38Y109                                                     r  gcm_aes_instance/r_s7_sblock[19]_i_55/I5
    SLICE_X38Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.062 r  gcm_aes_instance/r_s7_sblock[19]_i_55/O
                         net (fo=1, routed)           0.620     5.683    gcm_aes_instance/r_s7_sblock[19]_i_55_n_0
    SLICE_X39Y109                                                     r  gcm_aes_instance/r_s7_sblock[19]_i_42/I5
    SLICE_X39Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.807 r  gcm_aes_instance/r_s7_sblock[19]_i_42/O
                         net (fo=1, routed)           0.351     6.158    gcm_aes_instance/r_s7_sblock[19]_i_42_n_0
    SLICE_X38Y109                                                     r  gcm_aes_instance/r_s7_sblock[19]_i_31/I5
    SLICE_X38Y109        LUT6 (Prop_lut6_I5_O)        0.124     6.282 r  gcm_aes_instance/r_s7_sblock[19]_i_31/O
                         net (fo=1, routed)           1.101     7.383    gcm_aes_instance/r_s7_sblock[19]_i_31_n_0
    SLICE_X17Y106                                                     r  gcm_aes_instance/r_s7_sblock[19]_i_19/I3
    SLICE_X17Y106        LUT6 (Prop_lut6_I3_O)        0.124     7.507 r  gcm_aes_instance/r_s7_sblock[19]_i_19/O
                         net (fo=1, routed)           0.992     8.499    gcm_aes_instance/r_s7_sblock[19]_i_19_n_0
    SLICE_X14Y92                                                      r  gcm_aes_instance/r_s7_sblock[19]_i_15/I3
    SLICE_X14Y92         LUT6 (Prop_lut6_I3_O)        0.124     8.623 r  gcm_aes_instance/r_s7_sblock[19]_i_15/O
                         net (fo=1, routed)           0.948     9.570    gcm_aes_instance/Z301_in[108]
    SLICE_X14Y73                                                      r  gcm_aes_instance/r_s7_sblock[19]_i_9/I1
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.694 r  gcm_aes_instance/r_s7_sblock[19]_i_9/O
                         net (fo=1, routed)           0.636    10.331    gcm_aes_instance/r_s7_sblock[19]_i_9_n_0
    SLICE_X9Y70                                                       r  gcm_aes_instance/r_s7_sblock[19]_i_4/I3
    SLICE_X9Y70          LUT5 (Prop_lut5_I3_O)        0.124    10.455 r  gcm_aes_instance/r_s7_sblock[19]_i_4/O
                         net (fo=1, routed)           0.403    10.858    gcm_aes_instance/r_s7_sblock[19]_i_4_n_0
    SLICE_X9Y70                                                       r  gcm_aes_instance/r_s7_sblock[19]_i_1/I3
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124    10.982 r  gcm_aes_instance/r_s7_sblock[19]_i_1/O
                         net (fo=1, routed)           0.000    10.982    gcm_aes_instance/fn_product_return[19]
    SLICE_X9Y70          FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.485    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.268 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.849    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.940 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.429    11.369    gcm_aes_instance/clk
    SLICE_X9Y70          FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[19]/C
                         clock pessimism              0.562    11.930    
                         clock uncertainty           -0.128    11.803    
    SLICE_X9Y70          FDRE (Setup_fdre_C_D)        0.029    11.832    gcm_aes_instance/r_s7_sblock_reg[19]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s7_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s7_sblock_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        11.891ns  (logic 2.030ns (17.072%)  route 9.861ns (82.928%))
  Logic Levels:           10  (LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 11.362 - 12.935 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.533    -0.979    gcm_aes_instance/clk
    SLICE_X32Y75         FDRE                                         r  gcm_aes_instance/r_s7_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.560 f  gcm_aes_instance/r_s7_counter_reg[1]/Q
                         net (fo=3, routed)           1.008     0.448    gcm_aes_instance/r_s7_counter[1]
    SLICE_X32Y75                                                      f  gcm_aes_instance/o_tag[6]_i_7/I0
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.299     0.747 r  gcm_aes_instance/o_tag[6]_i_7/O
                         net (fo=128, routed)         0.975     1.722    gcm_aes_instance/o_tag[6]_i_7_n_0
    SLICE_X29Y70                                                      r  gcm_aes_instance/r_s7_sblock[35]_i_32/I3
    SLICE_X29Y70         LUT4 (Prop_lut4_I3_O)        0.124     1.846 r  gcm_aes_instance/r_s7_sblock[35]_i_32/O
                         net (fo=128, routed)         2.569     4.415    gcm_aes_instance/r_s7_sblock[35]_i_32_n_0
    SLICE_X59Y99                                                      r  gcm_aes_instance/r_s7_sblock[64]_i_59/I0
    SLICE_X59Y99         LUT4 (Prop_lut4_I0_O)        0.118     4.533 r  gcm_aes_instance/r_s7_sblock[64]_i_59/O
                         net (fo=1, routed)           0.714     5.246    gcm_aes_instance/r_s7_sblock[64]_i_59_n_0
    SLICE_X52Y99                                                      r  gcm_aes_instance/r_s7_sblock[64]_i_50/I4
    SLICE_X52Y99         LUT5 (Prop_lut5_I4_O)        0.326     5.572 r  gcm_aes_instance/r_s7_sblock[64]_i_50/O
                         net (fo=1, routed)           0.850     6.422    gcm_aes_instance/r_s7_sblock[64]_i_50_n_0
    SLICE_X52Y100                                                     r  gcm_aes_instance/r_s7_sblock[64]_i_37/I0
    SLICE_X52Y100        LUT5 (Prop_lut5_I0_O)        0.124     6.546 r  gcm_aes_instance/r_s7_sblock[64]_i_37/O
                         net (fo=1, routed)           0.475     7.022    gcm_aes_instance/r_s7_sblock[64]_i_37_n_0
    SLICE_X52Y100                                                     r  gcm_aes_instance/r_s7_sblock[64]_i_23/I0
    SLICE_X52Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.146 r  gcm_aes_instance/r_s7_sblock[64]_i_23/O
                         net (fo=1, routed)           1.200     8.346    gcm_aes_instance/r_s7_sblock[64]_i_23_n_0
    SLICE_X27Y102                                                     r  gcm_aes_instance/r_s7_sblock[64]_i_15/I2
    SLICE_X27Y102        LUT6 (Prop_lut6_I2_O)        0.124     8.470 r  gcm_aes_instance/r_s7_sblock[64]_i_15/O
                         net (fo=1, routed)           0.405     8.875    gcm_aes_instance/r_s7_sblock[64]_i_15_n_0
    SLICE_X27Y101                                                     r  gcm_aes_instance/r_s7_sblock[64]_i_9/I1
    SLICE_X27Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.999 r  gcm_aes_instance/r_s7_sblock[64]_i_9/O
                         net (fo=1, routed)           1.229    10.228    gcm_aes_instance/Z301_in[63]
    SLICE_X28Y79                                                      r  gcm_aes_instance/r_s7_sblock[64]_i_4/I3
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.124    10.352 r  gcm_aes_instance/r_s7_sblock[64]_i_4/O
                         net (fo=1, routed)           0.437    10.788    gcm_aes_instance/r_s7_sblock[64]_i_4_n_0
    SLICE_X29Y76                                                      r  gcm_aes_instance/r_s7_sblock[64]_i_1/I3
    SLICE_X29Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.912 r  gcm_aes_instance/r_s7_sblock[64]_i_1/O
                         net (fo=1, routed)           0.000    10.912    gcm_aes_instance/fn_product_return[64]
    SLICE_X29Y76         FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.485    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.268 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.849    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.940 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.422    11.362    gcm_aes_instance/clk
    SLICE_X29Y76         FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[64]/C
                         clock pessimism              0.562    11.923    
                         clock uncertainty           -0.128    11.796    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)        0.029    11.825    gcm_aes_instance/r_s7_sblock_reg[64]
  -------------------------------------------------------------------
                         required time                         11.825    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s7_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s7_sblock_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        11.864ns  (logic 1.958ns (16.503%)  route 9.906ns (83.497%))
  Logic Levels:           11  (LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 11.370 - 12.935 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.533    -0.979    gcm_aes_instance/clk
    SLICE_X32Y75         FDRE                                         r  gcm_aes_instance/r_s7_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.560 f  gcm_aes_instance/r_s7_counter_reg[1]/Q
                         net (fo=3, routed)           1.008     0.448    gcm_aes_instance/r_s7_counter[1]
    SLICE_X32Y75                                                      f  gcm_aes_instance/o_tag[6]_i_7/I0
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.299     0.747 r  gcm_aes_instance/o_tag[6]_i_7/O
                         net (fo=128, routed)         1.087     1.834    gcm_aes_instance/o_tag[6]_i_7_n_0
    SLICE_X30Y70                                                      r  gcm_aes_instance/r_s7_sblock[86]_i_39/I3
    SLICE_X30Y70         LUT4 (Prop_lut4_I3_O)        0.124     1.958 r  gcm_aes_instance/r_s7_sblock[86]_i_39/O
                         net (fo=128, routed)         2.353     4.312    gcm_aes_instance/r_s7_sblock[86]_i_39_n_0
    SLICE_X55Y105                                                     r  gcm_aes_instance/r_s7_sblock[46]_i_63/I0
    SLICE_X55Y105        LUT4 (Prop_lut4_I0_O)        0.124     4.436 r  gcm_aes_instance/r_s7_sblock[46]_i_63/O
                         net (fo=1, routed)           0.433     4.869    gcm_aes_instance/r_s7_sblock[46]_i_63_n_0
    SLICE_X55Y105                                                     r  gcm_aes_instance/r_s7_sblock[46]_i_54/I4
    SLICE_X55Y105        LUT6 (Prop_lut6_I4_O)        0.124     4.993 r  gcm_aes_instance/r_s7_sblock[46]_i_54/O
                         net (fo=1, routed)           0.520     5.513    gcm_aes_instance/r_s7_sblock[46]_i_54_n_0
    SLICE_X54Y105                                                     r  gcm_aes_instance/r_s7_sblock[46]_i_39/I5
    SLICE_X54Y105        LUT6 (Prop_lut6_I5_O)        0.124     5.637 r  gcm_aes_instance/r_s7_sblock[46]_i_39/O
                         net (fo=1, routed)           0.884     6.520    gcm_aes_instance/r_s7_sblock[46]_i_39_n_0
    SLICE_X41Y105                                                     r  gcm_aes_instance/r_s7_sblock[46]_i_23/I5
    SLICE_X41Y105        LUT6 (Prop_lut6_I5_O)        0.124     6.644 r  gcm_aes_instance/r_s7_sblock[46]_i_23/O
                         net (fo=1, routed)           0.420     7.064    gcm_aes_instance/r_s7_sblock[46]_i_23_n_0
    SLICE_X37Y105                                                     r  gcm_aes_instance/r_s7_sblock[46]_i_17/I5
    SLICE_X37Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.188 r  gcm_aes_instance/r_s7_sblock[46]_i_17/O
                         net (fo=1, routed)           0.966     8.154    gcm_aes_instance/r_s7_sblock[46]_i_17_n_0
    SLICE_X18Y103                                                     r  gcm_aes_instance/r_s7_sblock[46]_i_15/I1
    SLICE_X18Y103        LUT5 (Prop_lut5_I1_O)        0.124     8.278 r  gcm_aes_instance/r_s7_sblock[46]_i_15/O
                         net (fo=1, routed)           1.255     9.533    gcm_aes_instance/Z301_in[81]
    SLICE_X11Y81                                                      r  gcm_aes_instance/r_s7_sblock[46]_i_11/I3
    SLICE_X11Y81         LUT6 (Prop_lut6_I3_O)        0.124     9.657 r  gcm_aes_instance/r_s7_sblock[46]_i_11/O
                         net (fo=1, routed)           0.433    10.090    gcm_aes_instance/r_s7_sblock[46]_i_11_n_0
    SLICE_X11Y81                                                      r  gcm_aes_instance/r_s7_sblock[46]_i_4/I5
    SLICE_X11Y81         LUT6 (Prop_lut6_I5_O)        0.124    10.214 r  gcm_aes_instance/r_s7_sblock[46]_i_4/O
                         net (fo=1, routed)           0.547    10.761    gcm_aes_instance/r_s7_sblock[46]_i_4_n_0
    SLICE_X11Y79                                                      r  gcm_aes_instance/r_s7_sblock[46]_i_1/I2
    SLICE_X11Y79         LUT5 (Prop_lut5_I2_O)        0.124    10.885 r  gcm_aes_instance/r_s7_sblock[46]_i_1/O
                         net (fo=1, routed)           0.000    10.885    gcm_aes_instance/fn_product_return[46]
    SLICE_X11Y79         FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.485    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.268 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.849    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.940 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.430    11.370    gcm_aes_instance/clk
    SLICE_X11Y79         FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[46]/C
                         clock pessimism              0.562    11.931    
                         clock uncertainty           -0.128    11.804    
    SLICE_X11Y79         FDRE (Setup_fdre_C_D)        0.029    11.833    gcm_aes_instance/r_s7_sblock_reg[46]
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s7_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s7_sblock_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        11.841ns  (logic 2.188ns (18.479%)  route 9.653ns (81.521%))
  Logic Levels:           11  (LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 11.368 - 12.935 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.533    -0.979    gcm_aes_instance/clk
    SLICE_X32Y75         FDRE                                         r  gcm_aes_instance/r_s7_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.560 f  gcm_aes_instance/r_s7_counter_reg[1]/Q
                         net (fo=3, routed)           1.008     0.448    gcm_aes_instance/r_s7_counter[1]
    SLICE_X32Y75                                                      f  gcm_aes_instance/o_tag[6]_i_7/I0
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.299     0.747 r  gcm_aes_instance/o_tag[6]_i_7/O
                         net (fo=128, routed)         1.266     2.014    gcm_aes_instance/o_tag[6]_i_7_n_0
    SLICE_X15Y82                                                      r  gcm_aes_instance/r_s7_sblock[12]_i_25/I3
    SLICE_X15Y82         LUT4 (Prop_lut4_I3_O)        0.124     2.138 r  gcm_aes_instance/r_s7_sblock[12]_i_25/O
                         net (fo=128, routed)         2.355     4.493    gcm_aes_instance/r_s7_sblock[12]_i_25_n_0
    SLICE_X19Y112                                                     r  gcm_aes_instance/r_s7_sblock[43]_i_63/I2
    SLICE_X19Y112        LUT4 (Prop_lut4_I2_O)        0.152     4.645 r  gcm_aes_instance/r_s7_sblock[43]_i_63/O
                         net (fo=1, routed)           0.436     5.081    gcm_aes_instance/r_s7_sblock[43]_i_63_n_0
    SLICE_X19Y112                                                     r  gcm_aes_instance/r_s7_sblock[43]_i_55/I4
    SLICE_X19Y112        LUT5 (Prop_lut5_I4_O)        0.326     5.407 r  gcm_aes_instance/r_s7_sblock[43]_i_55/O
                         net (fo=1, routed)           0.492     5.899    gcm_aes_instance/r_s7_sblock[43]_i_55_n_0
    SLICE_X22Y112                                                     r  gcm_aes_instance/r_s7_sblock[43]_i_39/I5
    SLICE_X22Y112        LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  gcm_aes_instance/r_s7_sblock[43]_i_39/O
                         net (fo=1, routed)           0.591     6.614    gcm_aes_instance/r_s7_sblock[43]_i_39_n_0
    SLICE_X15Y110                                                     r  gcm_aes_instance/r_s7_sblock[43]_i_26/I4
    SLICE_X15Y110        LUT6 (Prop_lut6_I4_O)        0.124     6.738 r  gcm_aes_instance/r_s7_sblock[43]_i_26/O
                         net (fo=1, routed)           0.524     7.262    gcm_aes_instance/r_s7_sblock[43]_i_26_n_0
    SLICE_X13Y106                                                     r  gcm_aes_instance/r_s7_sblock[43]_i_18/I5
    SLICE_X13Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.386 r  gcm_aes_instance/r_s7_sblock[43]_i_18/O
                         net (fo=1, routed)           0.834     8.220    gcm_aes_instance/r_s7_sblock[43]_i_18_n_0
    SLICE_X12Y99                                                      r  gcm_aes_instance/r_s7_sblock[43]_i_12/I2
    SLICE_X12Y99         LUT4 (Prop_lut4_I2_O)        0.124     8.344 r  gcm_aes_instance/r_s7_sblock[43]_i_12/O
                         net (fo=1, routed)           1.119     9.463    gcm_aes_instance/Z301_in[84]
    SLICE_X10Y83                                                      r  gcm_aes_instance/r_s7_sblock[43]_i_8/I3
    SLICE_X10Y83         LUT6 (Prop_lut6_I3_O)        0.124     9.587 r  gcm_aes_instance/r_s7_sblock[43]_i_8/O
                         net (fo=1, routed)           0.314     9.901    gcm_aes_instance/r_s7_sblock[43]_i_8_n_0
    SLICE_X9Y82                                                       r  gcm_aes_instance/r_s7_sblock[43]_i_3/I5
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.124    10.025 r  gcm_aes_instance/r_s7_sblock[43]_i_3/O
                         net (fo=1, routed)           0.713    10.738    gcm_aes_instance/r_s7_sblock[43]_i_3_n_0
    SLICE_X9Y78                                                       r  gcm_aes_instance/r_s7_sblock[43]_i_1/I1
    SLICE_X9Y78          LUT5 (Prop_lut5_I1_O)        0.124    10.862 r  gcm_aes_instance/r_s7_sblock[43]_i_1/O
                         net (fo=1, routed)           0.000    10.862    gcm_aes_instance/fn_product_return[43]
    SLICE_X9Y78          FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.485    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.268 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.849    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.940 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.428    11.368    gcm_aes_instance/clk
    SLICE_X9Y78          FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[43]/C
                         clock pessimism              0.562    11.929    
                         clock uncertainty           -0.128    11.802    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.029    11.831    gcm_aes_instance/r_s7_sblock_reg[43]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                         -10.862    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s7_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s7_sblock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        11.881ns  (logic 2.064ns (17.372%)  route 9.817ns (82.628%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 11.373 - 12.935 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.533    -0.979    gcm_aes_instance/clk
    SLICE_X32Y75         FDRE                                         r  gcm_aes_instance/r_s7_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.560 f  gcm_aes_instance/r_s7_counter_reg[1]/Q
                         net (fo=3, routed)           1.008     0.448    gcm_aes_instance/r_s7_counter[1]
    SLICE_X32Y75                                                      f  gcm_aes_instance/o_tag[6]_i_7/I0
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.299     0.747 r  gcm_aes_instance/o_tag[6]_i_7/O
                         net (fo=128, routed)         0.749     1.496    gcm_aes_instance/o_tag[6]_i_7_n_0
    SLICE_X30Y73                                                      r  gcm_aes_instance/r_s7_sblock[36]_i_31/I3
    SLICE_X30Y73         LUT4 (Prop_lut4_I3_O)        0.124     1.620 r  gcm_aes_instance/r_s7_sblock[36]_i_31/O
                         net (fo=128, routed)         2.607     4.226    gcm_aes_instance/r_s7_sblock[36]_i_31_n_0
    SLICE_X28Y107                                                     r  gcm_aes_instance/r_s7_sblock[10]_i_39/I2
    SLICE_X28Y107        LUT4 (Prop_lut4_I2_O)        0.152     4.378 r  gcm_aes_instance/r_s7_sblock[10]_i_39/O
                         net (fo=1, routed)           1.105     5.483    gcm_aes_instance/r_s7_sblock[10]_i_39_n_0
    SLICE_X30Y110                                                     r  gcm_aes_instance/r_s7_sblock[10]_i_28/I3
    SLICE_X30Y110        LUT6 (Prop_lut6_I3_O)        0.326     5.809 r  gcm_aes_instance/r_s7_sblock[10]_i_28/O
                         net (fo=1, routed)           0.801     6.610    gcm_aes_instance/r_s7_sblock[10]_i_28_n_0
    SLICE_X25Y100                                                     r  gcm_aes_instance/r_s7_sblock[10]_i_17/I4
    SLICE_X25Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.734 r  gcm_aes_instance/r_s7_sblock[10]_i_17/O
                         net (fo=1, routed)           1.173     7.907    gcm_aes_instance/r_s7_sblock[10]_i_17_n_0
    SLICE_X14Y83                                                      r  gcm_aes_instance/r_s7_sblock[10]_i_13/I3
    SLICE_X14Y83         LUT6 (Prop_lut6_I3_O)        0.124     8.031 r  gcm_aes_instance/r_s7_sblock[10]_i_13/O
                         net (fo=1, routed)           0.798     8.829    gcm_aes_instance/Z301_in[117]
    SLICE_X14Y76                                                      r  gcm_aes_instance/r_s7_sblock[10]_i_11/I2
    SLICE_X14Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.953 r  gcm_aes_instance/r_s7_sblock[10]_i_11/O
                         net (fo=1, routed)           0.623     9.575    gcm_aes_instance/r_s7_sblock[10]_i_11_n_0
    SLICE_X14Y71                                                      r  gcm_aes_instance/r_s7_sblock[10]_i_7/I0
    SLICE_X14Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.699 r  gcm_aes_instance/r_s7_sblock[10]_i_7/O
                         net (fo=1, routed)           0.450    10.150    gcm_aes_instance/r_s7_sblock[10]_i_7_n_0
    SLICE_X14Y67                                                      r  gcm_aes_instance/r_s7_sblock[10]_i_5/I0
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.274 r  gcm_aes_instance/r_s7_sblock[10]_i_5/O
                         net (fo=1, routed)           0.504    10.778    gcm_aes_instance/r_s7_sblock[10]_i_5_n_0
    SLICE_X14Y66                                                      r  gcm_aes_instance/r_s7_sblock[10]_i_1/I3
    SLICE_X14Y66         LUT5 (Prop_lut5_I3_O)        0.124    10.902 r  gcm_aes_instance/r_s7_sblock[10]_i_1/O
                         net (fo=1, routed)           0.000    10.902    gcm_aes_instance/fn_product_return[10]
    SLICE_X14Y66         FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.485    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.268 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.849    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.940 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.433    11.373    gcm_aes_instance/clk
    SLICE_X14Y66         FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[10]/C
                         clock pessimism              0.562    11.934    
                         clock uncertainty           -0.128    11.807    
    SLICE_X14Y66         FDRE (Setup_fdre_C_D)        0.077    11.884    gcm_aes_instance/r_s7_sblock_reg[10]
  -------------------------------------------------------------------
                         required time                         11.884    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s7_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s7_sblock_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        11.793ns  (logic 2.186ns (18.536%)  route 9.607ns (81.464%))
  Logic Levels:           11  (LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 11.365 - 12.935 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.533    -0.979    gcm_aes_instance/clk
    SLICE_X32Y75         FDRE                                         r  gcm_aes_instance/r_s7_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.560 f  gcm_aes_instance/r_s7_counter_reg[1]/Q
                         net (fo=3, routed)           1.008     0.448    gcm_aes_instance/r_s7_counter[1]
    SLICE_X32Y75                                                      f  gcm_aes_instance/o_tag[6]_i_7/I0
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.299     0.747 r  gcm_aes_instance/o_tag[6]_i_7/O
                         net (fo=128, routed)         0.927     1.674    gcm_aes_instance/o_tag[6]_i_7_n_0
    SLICE_X39Y70                                                      r  gcm_aes_instance/r_s7_sblock[28]_i_51/I3
    SLICE_X39Y70         LUT4 (Prop_lut4_I3_O)        0.124     1.798 r  gcm_aes_instance/r_s7_sblock[28]_i_51/O
                         net (fo=128, routed)         2.671     4.469    gcm_aes_instance/r_s7_sblock[28]_i_51_n_0
    SLICE_X37Y110                                                     r  gcm_aes_instance/r_s7_sblock[34]_i_61/I0
    SLICE_X37Y110        LUT4 (Prop_lut4_I0_O)        0.150     4.619 r  gcm_aes_instance/r_s7_sblock[34]_i_61/O
                         net (fo=1, routed)           0.458     5.076    gcm_aes_instance/r_s7_sblock[34]_i_61_n_0
    SLICE_X37Y110                                                     r  gcm_aes_instance/r_s7_sblock[34]_i_52/I4
    SLICE_X37Y110        LUT6 (Prop_lut6_I4_O)        0.326     5.402 r  gcm_aes_instance/r_s7_sblock[34]_i_52/O
                         net (fo=1, routed)           0.540     5.943    gcm_aes_instance/r_s7_sblock[34]_i_52_n_0
    SLICE_X35Y110                                                     r  gcm_aes_instance/r_s7_sblock[34]_i_35/I5
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.067 r  gcm_aes_instance/r_s7_sblock[34]_i_35/O
                         net (fo=1, routed)           0.917     6.984    gcm_aes_instance/r_s7_sblock[34]_i_35_n_0
    SLICE_X17Y109                                                     r  gcm_aes_instance/r_s7_sblock[34]_i_22/I1
    SLICE_X17Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.108 r  gcm_aes_instance/r_s7_sblock[34]_i_22/O
                         net (fo=1, routed)           0.763     7.871    gcm_aes_instance/r_s7_sblock[34]_i_22_n_0
    SLICE_X15Y100                                                     r  gcm_aes_instance/r_s7_sblock[34]_i_17/I3
    SLICE_X15Y100        LUT5 (Prop_lut5_I3_O)        0.124     7.995 r  gcm_aes_instance/r_s7_sblock[34]_i_17/O
                         net (fo=1, routed)           0.469     8.464    gcm_aes_instance/r_s7_sblock[34]_i_17_n_0
    SLICE_X15Y100                                                     r  gcm_aes_instance/r_s7_sblock[34]_i_13/I0
    SLICE_X15Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.588 r  gcm_aes_instance/r_s7_sblock[34]_i_13/O
                         net (fo=1, routed)           1.242     9.830    gcm_aes_instance/Z301_in[93]
    SLICE_X15Y75                                                      r  gcm_aes_instance/r_s7_sblock[34]_i_8/I3
    SLICE_X15Y75         LUT6 (Prop_lut6_I3_O)        0.124     9.954 r  gcm_aes_instance/r_s7_sblock[34]_i_8/O
                         net (fo=1, routed)           0.317    10.271    gcm_aes_instance/r_s7_sblock[34]_i_8_n_0
    SLICE_X15Y74                                                      r  gcm_aes_instance/r_s7_sblock[34]_i_3/I5
    SLICE_X15Y74         LUT6 (Prop_lut6_I5_O)        0.124    10.395 r  gcm_aes_instance/r_s7_sblock[34]_i_3/O
                         net (fo=1, routed)           0.295    10.691    gcm_aes_instance/r_s7_sblock[34]_i_3_n_0
    SLICE_X15Y73                                                      r  gcm_aes_instance/r_s7_sblock[34]_i_1/I1
    SLICE_X15Y73         LUT5 (Prop_lut5_I1_O)        0.124    10.815 r  gcm_aes_instance/r_s7_sblock[34]_i_1/O
                         net (fo=1, routed)           0.000    10.815    gcm_aes_instance/fn_product_return[34]
    SLICE_X15Y73         FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.485    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.268 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.849    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.940 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.425    11.365    gcm_aes_instance/clk
    SLICE_X15Y73         FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[34]/C
                         clock pessimism              0.562    11.926    
                         clock uncertainty           -0.128    11.799    
    SLICE_X15Y73         FDRE (Setup_fdre_C_D)        0.029    11.828    gcm_aes_instance/r_s7_sblock_reg[34]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s7_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s7_sblock_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        11.787ns  (logic 2.064ns (17.510%)  route 9.723ns (82.490%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 11.366 - 12.935 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.533    -0.979    gcm_aes_instance/clk
    SLICE_X32Y75         FDRE                                         r  gcm_aes_instance/r_s7_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.560 f  gcm_aes_instance/r_s7_counter_reg[1]/Q
                         net (fo=3, routed)           1.008     0.448    gcm_aes_instance/r_s7_counter[1]
    SLICE_X32Y75                                                      f  gcm_aes_instance/o_tag[6]_i_7/I0
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.299     0.747 r  gcm_aes_instance/o_tag[6]_i_7/O
                         net (fo=128, routed)         0.871     1.618    gcm_aes_instance/o_tag[6]_i_7_n_0
    SLICE_X35Y72                                                      r  gcm_aes_instance/r_s7_sblock[49]_i_40/I3
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.124     1.742 r  gcm_aes_instance/r_s7_sblock[49]_i_40/O
                         net (fo=128, routed)         2.642     4.384    gcm_aes_instance/r_s7_sblock[49]_i_40_n_0
    SLICE_X63Y98                                                      r  gcm_aes_instance/r_s7_sblock[59]_i_55/I1
    SLICE_X63Y98         LUT4 (Prop_lut4_I1_O)        0.152     4.536 r  gcm_aes_instance/r_s7_sblock[59]_i_55/O
                         net (fo=1, routed)           0.458     4.994    gcm_aes_instance/r_s7_sblock[59]_i_55_n_0
    SLICE_X63Y98                                                      r  gcm_aes_instance/r_s7_sblock[59]_i_43/I0
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.326     5.320 r  gcm_aes_instance/r_s7_sblock[59]_i_43/O
                         net (fo=1, routed)           0.416     5.735    gcm_aes_instance/r_s7_sblock[59]_i_43_n_0
    SLICE_X62Y99                                                      r  gcm_aes_instance/r_s7_sblock[59]_i_24/I4
    SLICE_X62Y99         LUT6 (Prop_lut6_I4_O)        0.124     5.859 r  gcm_aes_instance/r_s7_sblock[59]_i_24/O
                         net (fo=1, routed)           1.290     7.149    gcm_aes_instance/r_s7_sblock[59]_i_24_n_0
    SLICE_X37Y104                                                     r  gcm_aes_instance/r_s7_sblock[59]_i_16/I4
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.273 r  gcm_aes_instance/r_s7_sblock[59]_i_16/O
                         net (fo=1, routed)           0.856     8.129    gcm_aes_instance/r_s7_sblock[59]_i_16_n_0
    SLICE_X32Y101                                                     r  gcm_aes_instance/r_s7_sblock[59]_i_15/I0
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.253 r  gcm_aes_instance/r_s7_sblock[59]_i_15/O
                         net (fo=1, routed)           0.980     9.233    gcm_aes_instance/Z301_in[68]
    SLICE_X29Y85                                                      r  gcm_aes_instance/r_s7_sblock[59]_i_11/I3
    SLICE_X29Y85         LUT6 (Prop_lut6_I3_O)        0.124     9.357 r  gcm_aes_instance/r_s7_sblock[59]_i_11/O
                         net (fo=1, routed)           0.426     9.783    gcm_aes_instance/r_s7_sblock[59]_i_11_n_0
    SLICE_X28Y85                                                      r  gcm_aes_instance/r_s7_sblock[59]_i_4/I5
    SLICE_X28Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.907 r  gcm_aes_instance/r_s7_sblock[59]_i_4/O
                         net (fo=1, routed)           0.778    10.685    gcm_aes_instance/r_s7_sblock[59]_i_4_n_0
    SLICE_X28Y79                                                      r  gcm_aes_instance/r_s7_sblock[59]_i_1/I2
    SLICE_X28Y79         LUT5 (Prop_lut5_I2_O)        0.124    10.809 r  gcm_aes_instance/r_s7_sblock[59]_i_1/O
                         net (fo=1, routed)           0.000    10.809    gcm_aes_instance/fn_product_return[59]
    SLICE_X28Y79         FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.485    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.268 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.849    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.940 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.426    11.366    gcm_aes_instance/clk
    SLICE_X28Y79         FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[59]/C
                         clock pessimism              0.562    11.927    
                         clock uncertainty           -0.128    11.800    
    SLICE_X28Y79         FDRE (Setup_fdre_C_D)        0.029    11.829    gcm_aes_instance/r_s7_sblock_reg[59]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s7_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s7_sblock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        11.744ns  (logic 2.082ns (17.728%)  route 9.662ns (82.272%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 11.369 - 12.935 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.533    -0.979    gcm_aes_instance/clk
    SLICE_X32Y75         FDRE                                         r  gcm_aes_instance/r_s7_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.560 f  gcm_aes_instance/r_s7_counter_reg[1]/Q
                         net (fo=3, routed)           1.008     0.448    gcm_aes_instance/r_s7_counter[1]
    SLICE_X32Y75                                                      f  gcm_aes_instance/o_tag[6]_i_7/I0
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.299     0.747 r  gcm_aes_instance/o_tag[6]_i_7/O
                         net (fo=128, routed)         1.050     1.797    gcm_aes_instance/o_tag[6]_i_7_n_0
    SLICE_X38Y73                                                      r  gcm_aes_instance/r_s7_sblock[116]_i_26/I3
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.124     1.921 r  gcm_aes_instance/r_s7_sblock[116]_i_26/O
                         net (fo=128, routed)         2.107     4.028    gcm_aes_instance/r_s7_sblock[116]_i_26_n_0
    SLICE_X23Y106                                                     r  gcm_aes_instance/r_s7_sblock[9]_i_63/I2
    SLICE_X23Y106        LUT4 (Prop_lut4_I2_O)        0.124     4.152 r  gcm_aes_instance/r_s7_sblock[9]_i_63/O
                         net (fo=1, routed)           0.407     4.559    gcm_aes_instance/r_s7_sblock[9]_i_63_n_0
    SLICE_X23Y106                                                     r  gcm_aes_instance/r_s7_sblock[9]_i_45/I5
    SLICE_X23Y106        LUT6 (Prop_lut6_I5_O)        0.124     4.683 r  gcm_aes_instance/r_s7_sblock[9]_i_45/O
                         net (fo=1, routed)           0.652     5.335    gcm_aes_instance/r_s7_sblock[9]_i_45_n_0
    SLICE_X24Y106                                                     r  gcm_aes_instance/r_s7_sblock[9]_i_32/I0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.124     5.459 r  gcm_aes_instance/r_s7_sblock[9]_i_32/O
                         net (fo=1, routed)           0.944     6.402    gcm_aes_instance/r_s7_sblock[9]_i_32_n_0
    SLICE_X13Y97                                                      r  gcm_aes_instance/r_s7_sblock[9]_i_24/I0
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.526 r  gcm_aes_instance/r_s7_sblock[9]_i_24/O
                         net (fo=1, routed)           0.693     7.219    gcm_aes_instance/r_s7_sblock[9]_i_24_n_0
    SLICE_X13Y91                                                      r  gcm_aes_instance/r_s7_sblock[9]_i_21/I0
    SLICE_X13Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.343 r  gcm_aes_instance/r_s7_sblock[9]_i_21/O
                         net (fo=1, routed)           0.610     7.953    gcm_aes_instance/r_s7_sblock[9]_i_21_n_0
    SLICE_X13Y84                                                      r  gcm_aes_instance/r_s7_sblock[9]_i_19/I3
    SLICE_X13Y84         LUT5 (Prop_lut5_I3_O)        0.124     8.077 r  gcm_aes_instance/r_s7_sblock[9]_i_19/O
                         net (fo=1, routed)           0.644     8.721    gcm_aes_instance/Z301_in[118]
    SLICE_X13Y75                                                      r  gcm_aes_instance/r_s7_sblock[9]_i_17/I4
    SLICE_X13Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.845 r  gcm_aes_instance/r_s7_sblock[9]_i_17/O
                         net (fo=1, routed)           0.524     9.369    gcm_aes_instance/r_s7_sblock[9]_i_17_n_0
    SLICE_X13Y69                                                      r  gcm_aes_instance/r_s7_sblock[9]_i_11/I5
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.124     9.493 r  gcm_aes_instance/r_s7_sblock[9]_i_11/O
                         net (fo=1, routed)           0.433     9.926    gcm_aes_instance/r_s7_sblock[9]_i_11_n_0
    SLICE_X13Y69                                                      r  gcm_aes_instance/r_s7_sblock[9]_i_5/I4
    SLICE_X13Y69         LUT5 (Prop_lut5_I4_O)        0.124    10.050 r  gcm_aes_instance/r_s7_sblock[9]_i_5/O
                         net (fo=1, routed)           0.591    10.641    gcm_aes_instance/r_s7_sblock[9]_i_5_n_0
    SLICE_X13Y69                                                      r  gcm_aes_instance/r_s7_sblock[9]_i_1/I3
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.124    10.765 r  gcm_aes_instance/r_s7_sblock[9]_i_1/O
                         net (fo=1, routed)           0.000    10.765    gcm_aes_instance/fn_product_return[9]
    SLICE_X13Y69         FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.485    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.268 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.849    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.940 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.429    11.369    gcm_aes_instance/clk
    SLICE_X13Y69         FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[9]/C
                         clock pessimism              0.562    11.930    
                         clock uncertainty           -0.128    11.803    
    SLICE_X13Y69         FDRE (Setup_fdre_C_D)        0.029    11.832    gcm_aes_instance/r_s7_sblock_reg[9]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s7_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s7_sblock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        11.772ns  (logic 2.186ns (18.570%)  route 9.586ns (81.430%))
  Logic Levels:           11  (LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 11.369 - 12.935 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.533    -0.979    gcm_aes_instance/clk
    SLICE_X32Y75         FDRE                                         r  gcm_aes_instance/r_s7_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.560 f  gcm_aes_instance/r_s7_counter_reg[1]/Q
                         net (fo=3, routed)           1.008     0.448    gcm_aes_instance/r_s7_counter[1]
    SLICE_X32Y75                                                      f  gcm_aes_instance/o_tag[6]_i_7/I0
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.299     0.747 r  gcm_aes_instance/o_tag[6]_i_7/O
                         net (fo=128, routed)         1.029     1.776    gcm_aes_instance/o_tag[6]_i_7_n_0
    SLICE_X39Y71                                                      r  gcm_aes_instance/r_s7_sblock[28]_i_50/I3
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.124     1.900 r  gcm_aes_instance/r_s7_sblock[28]_i_50/O
                         net (fo=128, routed)         2.244     4.144    gcm_aes_instance/r_s7_sblock[28]_i_50_n_0
    SLICE_X38Y109                                                     r  gcm_aes_instance/r_s7_sblock[18]_i_65/I1
    SLICE_X38Y109        LUT4 (Prop_lut4_I1_O)        0.148     4.292 r  gcm_aes_instance/r_s7_sblock[18]_i_65/O
                         net (fo=1, routed)           0.578     4.870    gcm_aes_instance/r_s7_sblock[18]_i_65_n_0
    SLICE_X34Y110                                                     r  gcm_aes_instance/r_s7_sblock[18]_i_58/I0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.328     5.198 r  gcm_aes_instance/r_s7_sblock[18]_i_58/O
                         net (fo=1, routed)           0.452     5.650    gcm_aes_instance/r_s7_sblock[18]_i_58_n_0
    SLICE_X34Y110                                                     r  gcm_aes_instance/r_s7_sblock[18]_i_46/I0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124     5.774 r  gcm_aes_instance/r_s7_sblock[18]_i_46/O
                         net (fo=1, routed)           0.516     6.290    gcm_aes_instance/r_s7_sblock[18]_i_46_n_0
    SLICE_X32Y110                                                     r  gcm_aes_instance/r_s7_sblock[18]_i_30/I4
    SLICE_X32Y110        LUT6 (Prop_lut6_I4_O)        0.124     6.414 r  gcm_aes_instance/r_s7_sblock[18]_i_30/O
                         net (fo=1, routed)           0.634     7.048    gcm_aes_instance/r_s7_sblock[18]_i_30_n_0
    SLICE_X24Y107                                                     r  gcm_aes_instance/r_s7_sblock[18]_i_21/I4
    SLICE_X24Y107        LUT6 (Prop_lut6_I4_O)        0.124     7.172 r  gcm_aes_instance/r_s7_sblock[18]_i_21/O
                         net (fo=1, routed)           1.119     8.291    gcm_aes_instance/r_s7_sblock[18]_i_21_n_0
    SLICE_X9Y91                                                       r  gcm_aes_instance/r_s7_sblock[18]_i_15/I4
    SLICE_X9Y91          LUT6 (Prop_lut6_I4_O)        0.124     8.415 r  gcm_aes_instance/r_s7_sblock[18]_i_15/O
                         net (fo=1, routed)           1.132     9.547    gcm_aes_instance/Z301_in[109]
    SLICE_X8Y73                                                       r  gcm_aes_instance/r_s7_sblock[18]_i_8/I1
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.124     9.671 r  gcm_aes_instance/r_s7_sblock[18]_i_8/O
                         net (fo=1, routed)           0.458    10.128    gcm_aes_instance/r_s7_sblock[18]_i_8_n_0
    SLICE_X8Y70                                                       r  gcm_aes_instance/r_s7_sblock[18]_i_3/I0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    10.252 r  gcm_aes_instance/r_s7_sblock[18]_i_3/O
                         net (fo=1, routed)           0.416    10.669    gcm_aes_instance/r_s7_sblock[18]_i_3_n_0
    SLICE_X8Y69                                                       r  gcm_aes_instance/r_s7_sblock[18]_i_1/I1
    SLICE_X8Y69          LUT6 (Prop_lut6_I1_O)        0.124    10.793 r  gcm_aes_instance/r_s7_sblock[18]_i_1/O
                         net (fo=1, routed)           0.000    10.793    gcm_aes_instance/fn_product_return[18]
    SLICE_X8Y69          FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.485    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.268 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.849    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.940 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.429    11.369    gcm_aes_instance/clk
    SLICE_X8Y69          FDRE                                         r  gcm_aes_instance/r_s7_sblock_reg[18]/C
                         clock pessimism              0.562    11.930    
                         clock uncertainty           -0.128    11.803    
    SLICE_X8Y69          FDRE (Setup_fdre_C_D)        0.077    11.880    gcm_aes_instance/r_s7_sblock_reg[18]
  -------------------------------------------------------------------
                         required time                         11.880    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  1.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_tag_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            u/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.722%)  route 0.265ns (65.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.555    -0.626    gcm_aes_instance/clk
    SLICE_X33Y67         FDRE                                         r  gcm_aes_instance/o_tag_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  gcm_aes_instance/o_tag_reg[7]/Q
                         net (fo=1, routed)           0.265    -0.220    u/i_x[7]
    SLICE_X45Y62         FDRE                                         r  u/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.827    -0.862    u/clk
    SLICE_X45Y62         FDRE                                         r  u/x_reg[7]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X45Y62         FDRE (Hold_fdre_C_D)         0.075    -0.283    u/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s6_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s7_h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.252%)  route 0.276ns (62.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.566    -0.615    gcm_aes_instance/clk
    SLICE_X52Y46         FDRE                                         r  gcm_aes_instance/r_s6_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  gcm_aes_instance/r_s6_h_reg[8]/Q
                         net (fo=1, routed)           0.276    -0.175    gcm_aes_instance/r_s6_h[8]
    SLICE_X52Y55         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.834    -0.855    gcm_aes_instance/clk
    SLICE_X52Y55         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[8]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.059    -0.287    gcm_aes_instance/r_s7_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s6_h_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s7_h_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.566    -0.615    gcm_aes_instance/clk
    SLICE_X49Y46         FDRE                                         r  gcm_aes_instance/r_s6_h_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  gcm_aes_instance/r_s6_h_reg[10]/Q
                         net (fo=1, routed)           0.315    -0.160    gcm_aes_instance/r_s6_h[10]
    SLICE_X49Y57         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.832    -0.857    gcm_aes_instance/clk
    SLICE_X49Y57         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[10]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.075    -0.273    gcm_aes_instance/r_s7_h_reg[10]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s6_h_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s7_h_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.813%)  route 0.317ns (69.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.595    -0.586    gcm_aes_instance/clk
    SLICE_X61Y49         FDRE                                         r  gcm_aes_instance/r_s6_h_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  gcm_aes_instance/r_s6_h_reg[26]/Q
                         net (fo=1, routed)           0.317    -0.129    gcm_aes_instance/r_s6_h[26]
    SLICE_X61Y60         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.860    -0.830    gcm_aes_instance/clk
    SLICE_X61Y60         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[26]/C
                         clock pessimism              0.508    -0.321    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.075    -0.246    gcm_aes_instance/r_s7_h_reg[26]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s6_h_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s7_h_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.591%)  route 0.320ns (69.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.567    -0.614    gcm_aes_instance/clk
    SLICE_X51Y48         FDRE                                         r  gcm_aes_instance/r_s6_h_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  gcm_aes_instance/r_s6_h_reg[11]/Q
                         net (fo=1, routed)           0.320    -0.153    gcm_aes_instance/r_s6_h[11]
    SLICE_X51Y57         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.833    -0.856    gcm_aes_instance/clk
    SLICE_X51Y57         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[11]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.075    -0.272    gcm_aes_instance/r_s7_h_reg[11]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s6_h_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s7_h_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.564    -0.617    gcm_aes_instance/clk
    SLICE_X51Y56         FDRE                                         r  gcm_aes_instance/r_s6_h_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gcm_aes_instance/r_s6_h_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.420    gcm_aes_instance/r_s6_h[17]
    SLICE_X51Y56         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.834    -0.855    gcm_aes_instance/clk
    SLICE_X51Y56         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[17]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X51Y56         FDRE (Hold_fdre_C_D)         0.075    -0.542    gcm_aes_instance/r_s7_h_reg[17]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_tag_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            u/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.558    -0.623    gcm_aes_instance/clk
    SLICE_X45Y63         FDRE                                         r  gcm_aes_instance/o_tag_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  gcm_aes_instance/o_tag_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.426    u/i_x[3]
    SLICE_X45Y63         FDRE                                         r  u/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.826    -0.863    u/clk
    SLICE_X45Y63         FDRE                                         r  u/x_reg[3]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.075    -0.548    u/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_tag_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            u/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.557    -0.624    gcm_aes_instance/clk
    SLICE_X39Y64         FDRE                                         r  gcm_aes_instance/o_tag_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  gcm_aes_instance/o_tag_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.427    u/i_x[4]
    SLICE_X39Y64         FDRE                                         r  u/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.824    -0.865    u/clk
    SLICE_X39Y64         FDRE                                         r  u/x_reg[4]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.075    -0.549    u/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_tag_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            u/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.557    -0.624    gcm_aes_instance/clk
    SLICE_X36Y65         FDRE                                         r  gcm_aes_instance/o_tag_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  gcm_aes_instance/o_tag_reg[2]/Q
                         net (fo=1, routed)           0.065    -0.418    u/i_x[2]
    SLICE_X36Y65         FDRE                                         r  u/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.823    -0.866    u/clk
    SLICE_X36Y65         FDRE                                         r  u/x_reg[2]/C
                         clock pessimism              0.242    -0.624    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.075    -0.549    u/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_tag_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            u/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.555    -0.626    gcm_aes_instance/clk
    SLICE_X40Y67         FDRE                                         r  gcm_aes_instance/o_tag_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  gcm_aes_instance/o_tag_reg[5]/Q
                         net (fo=1, routed)           0.065    -0.420    u/i_x[5]
    SLICE_X40Y67         FDRE                                         r  u/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.822    -0.867    u/clk
    SLICE_X40Y67         FDRE                                         r  u/x_reg[5]/C
                         clock pessimism              0.241    -0.626    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.075    -0.551    u/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 6.468 }
Period(ns):         12.935
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.935      10.359     RAMB18_X0Y9      gcm_aes_instance/r_s4_encrypted_cb_reg_rep_bsel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.935      10.359     RAMB18_X0Y9      gcm_aes_instance/r_s4_encrypted_cb_reg_rep_bsel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.935      10.359     RAMB18_X2Y17     gcm_aes_instance/r_s5_h_reg_rep_bsel__5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.935      10.359     RAMB18_X2Y17     gcm_aes_instance/r_s5_h_reg_rep_bsel__5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.935      10.359     RAMB18_X2Y8      gcm_aes_instance/r_s4_h_reg_rep_bsel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.935      10.359     RAMB18_X2Y8      gcm_aes_instance/r_s4_h_reg_rep_bsel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.935      10.359     RAMB18_X1Y14     gcm_aes_instance/r_s5_encrypted_cb_reg_rep_bsel__3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.935      10.359     RAMB18_X1Y14     gcm_aes_instance/r_s5_encrypted_cb_reg_rep_bsel__3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.935      10.359     RAMB18_X1Y15     gcm_aes_instance/r_s5_encrypted_cb_reg_rep_bsel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.935      10.359     RAMB18_X1Y15     gcm_aes_instance/r_s5_encrypted_cb_reg_rep_bsel__4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.935      200.425    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[7]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X34Y74     gcm_aes_instance/r_s6_new_instance_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[7]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.468       5.488      SLICE_X46Y51     gcm_aes_instance/r_s5_plain_text_reg[1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.899ns  (logic 4.451ns (37.403%)  route 7.449ns (62.597%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.621    -0.891    u/clk
    SLICE_X62Y27         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           2.679     2.245    u/s[0]
    SLICE_X42Y58                                                      r  u/a_to_g[6]_INST_0_i_2/I2
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124     2.369 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, routed)           2.440     4.809    u/a_to_g[6]_INST_0_i_2_n_0
    SLICE_X57Y33                                                      r  u/a_to_g[0]_INST_0/I1
    SLICE_X57Y33         LUT4 (Prop_lut4_I1_O)        0.152     4.961 r  u/a_to_g[0]_INST_0/O
                         net (fo=1, routed)           2.329     7.290    seg_OBUF[0]
    W7                                                                r  seg_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         3.719    11.009 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.009    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.791ns  (logic 4.463ns (37.852%)  route 7.328ns (62.148%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.621    -0.891    u/clk
    SLICE_X62Y27         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           2.679     2.245    u/s[0]
    SLICE_X42Y58                                                      r  u/a_to_g[6]_INST_0_i_2/I2
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124     2.369 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, routed)           2.438     4.807    u/a_to_g[6]_INST_0_i_2_n_0
    SLICE_X57Y33                                                      r  u/a_to_g[1]_INST_0/I1
    SLICE_X57Y33         LUT4 (Prop_lut4_I1_O)        0.152     4.959 r  u/a_to_g[1]_INST_0/O
                         net (fo=1, routed)           2.210     7.169    seg_OBUF[1]
    W6                                                                r  seg_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         3.731    10.900 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.900    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.737ns  (logic 4.240ns (36.123%)  route 7.497ns (63.877%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.621    -0.891    u/clk
    SLICE_X62Y27         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           2.679     2.245    u/s[0]
    SLICE_X42Y58                                                      r  u/a_to_g[6]_INST_0_i_2/I2
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124     2.369 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, routed)           2.440     4.809    u/a_to_g[6]_INST_0_i_2_n_0
    SLICE_X57Y33                                                      r  u/a_to_g[3]_INST_0/I1
    SLICE_X57Y33         LUT4 (Prop_lut4_I1_O)        0.124     4.933 r  u/a_to_g[3]_INST_0/O
                         net (fo=1, routed)           2.377     7.311    seg_OBUF[3]
    V8                                                                r  seg_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.846 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.846    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.724ns  (logic 4.239ns (36.157%)  route 7.485ns (63.843%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.621    -0.891    u/clk
    SLICE_X62Y27         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           2.679     2.245    u/s[0]
    SLICE_X42Y58                                                      r  u/a_to_g[6]_INST_0_i_2/I2
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124     2.369 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, routed)           2.438     4.807    u/a_to_g[6]_INST_0_i_2_n_0
    SLICE_X57Y33                                                      r  u/a_to_g[2]_INST_0/I3
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.124     4.931 r  u/a_to_g[2]_INST_0/O
                         net (fo=1, routed)           2.367     7.298    seg_OBUF[2]
    U8                                                                r  seg_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.834 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.834    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.658ns  (logic 4.235ns (36.331%)  route 7.422ns (63.669%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.621    -0.891    u/clk
    SLICE_X62Y27         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           2.611     2.177    u/s[1]
    SLICE_X42Y58                                                      r  u/a_to_g[6]_INST_0_i_1/I4
    SLICE_X42Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.301 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, routed)           2.076     4.377    u/a_to_g[6]_INST_0_i_1_n_0
    SLICE_X57Y33                                                      r  u/a_to_g[6]_INST_0/I0
    SLICE_X57Y33         LUT4 (Prop_lut4_I0_O)        0.124     4.501 r  u/a_to_g[6]_INST_0/O
                         net (fo=1, routed)           2.735     7.236    seg_OBUF[6]
    U7                                                                r  seg_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.767 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.767    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.560ns  (logic 4.441ns (38.422%)  route 7.118ns (61.578%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.621    -0.891    u/clk
    SLICE_X62Y27         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           2.430     1.995    u/s[1]
    SLICE_X45Y58                                                      r  u/a_to_g[6]_INST_0_i_3/I4
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.119 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           2.282     4.401    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X57Y33                                                      r  u/a_to_g[5]_INST_0/I3
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.154     4.555 r  u/a_to_g[5]_INST_0/O
                         net (fo=1, routed)           2.406     6.962    seg_OBUF[5]
    V5                                                                r  seg_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         3.707    10.669 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.669    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.358ns  (logic 4.224ns (37.188%)  route 7.134ns (62.812%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.621    -0.891    u/clk
    SLICE_X62Y27         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           2.679     2.245    u/s[0]
    SLICE_X42Y58                                                      r  u/a_to_g[6]_INST_0_i_2/I2
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124     2.369 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, routed)           2.036     4.405    u/a_to_g[6]_INST_0_i_2_n_0
    SLICE_X57Y33                                                      r  u/a_to_g[4]_INST_0/I2
    SLICE_X57Y33         LUT4 (Prop_lut4_I2_O)        0.124     4.529 r  u/a_to_g[4]_INST_0/O
                         net (fo=1, routed)           2.419     6.948    seg_OBUF[4]
    U5                                                                r  seg_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.468 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.468    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.072ns  (logic 4.320ns (61.091%)  route 2.752ns (38.909%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.621    -0.891    u/clk
    SLICE_X62Y27         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.836     0.402    u/s[1]
    SLICE_X63Y28                                                      f  u/an[3]_INST_0/I0
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.152     0.554 r  u/an[3]_INST_0/O
                         net (fo=1, routed)           1.915     2.469    an_OBUF[3]
    W4                                                                r  an_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         3.712     6.181 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.181    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 4.311ns (62.282%)  route 2.611ns (37.718%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.621    -0.891    u/clk
    SLICE_X62Y27         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.797     0.363    u/s[0]
    SLICE_X63Y29                                                      r  u/an[0]_INST_0/I1
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.150     0.513 r  u/an[0]_INST_0/O
                         net (fo=1, routed)           1.814     2.326    an_OBUF[0]
    U2                                                                r  an_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.031 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.031    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 4.103ns (61.864%)  route 2.529ns (38.136%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.621    -0.891    u/clk
    SLICE_X62Y27         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.836     0.402    u/s[1]
    SLICE_X63Y28                                                      f  u/an[2]_INST_0/I1
    SLICE_X63Y28         LUT2 (Prop_lut2_I1_O)        0.124     0.526 r  u/an[2]_INST_0/O
                         net (fo=1, routed)           1.693     2.219    an_OBUF[2]
    V4                                                                r  an_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         3.523     5.742 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.742    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.410ns (71.685%)  route 0.557ns (28.315%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.585    -0.596    u/clk
    SLICE_X62Y27         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.214    -0.241    u/s[0]
    SLICE_X63Y28                                                      r  u/an[2]_INST_0/I0
    SLICE_X63Y28         LUT2 (Prop_lut2_I0_O)        0.045    -0.196 r  u/an[2]_INST_0/O
                         net (fo=1, routed)           0.343     0.147    an_OBUF[2]
    V4                                                                r  an_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.371 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.371    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.386ns (68.950%)  route 0.624ns (31.050%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.585    -0.596    u/clk
    SLICE_X62Y27         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.281    -0.174    u/s[1]
    SLICE_X63Y29                                                      r  u/an[1]_INST_0/I0
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.129 r  u/an[1]_INST_0/O
                         net (fo=1, routed)           0.343     0.214    an_OBUF[1]
    U4                                                                r  an_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.414 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.414    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.453ns (68.635%)  route 0.664ns (31.365%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.585    -0.596    u/clk
    SLICE_X62Y27         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.281    -0.174    u/s[1]
    SLICE_X63Y29                                                      r  u/an[0]_INST_0/I0
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.046    -0.128 r  u/an[0]_INST_0/O
                         net (fo=1, routed)           0.383     0.255    an_OBUF[0]
    U2                                                                r  an_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         1.266     1.521 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.521    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.460ns (68.096%)  route 0.684ns (31.904%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.585    -0.596    u/clk
    SLICE_X62Y27         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  u/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.214    -0.241    u/s[0]
    SLICE_X63Y28                                                      f  u/an[3]_INST_0/I1
    SLICE_X63Y28         LUT2 (Prop_lut2_I1_O)        0.046    -0.195 r  u/an[3]_INST_0/O
                         net (fo=1, routed)           0.470     0.275    an_OBUF[3]
    W4                                                                r  an_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         1.273     1.548 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.548    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.091ns  (logic 1.522ns (49.248%)  route 1.569ns (50.752%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.561    -0.620    u/clk
    SLICE_X44Y58         FDRE                                         r  u/x_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u/x_reg[15]/Q
                         net (fo=1, routed)           0.054    -0.425    u/x_reg_n_0_[15]
    SLICE_X45Y58                                                      r  u/a_to_g[6]_INST_0_i_3/I0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.380 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.890     0.510    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X57Y33                                                      r  u/a_to_g[1]_INST_0/I2
    SLICE_X57Y33         LUT4 (Prop_lut4_I2_O)        0.044     0.554 r  u/a_to_g[1]_INST_0/O
                         net (fo=1, routed)           0.624     1.178    seg_OBUF[1]
    W6                                                                r  seg_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         1.292     2.470 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.470    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.103ns  (logic 1.467ns (47.287%)  route 1.636ns (52.713%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.561    -0.620    u/clk
    SLICE_X44Y58         FDRE                                         r  u/x_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u/x_reg[15]/Q
                         net (fo=1, routed)           0.054    -0.425    u/x_reg_n_0_[15]
    SLICE_X45Y58                                                      r  u/a_to_g[6]_INST_0_i_3/I0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.380 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.890     0.510    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X57Y33                                                      r  u/a_to_g[3]_INST_0/I2
    SLICE_X57Y33         LUT4 (Prop_lut4_I2_O)        0.045     0.555 r  u/a_to_g[3]_INST_0/O
                         net (fo=1, routed)           0.691     1.247    seg_OBUF[3]
    V8                                                                r  seg_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.483 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.483    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.107ns  (logic 1.467ns (47.220%)  route 1.640ns (52.780%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.561    -0.620    u/clk
    SLICE_X44Y58         FDRE                                         r  u/x_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  u/x_reg[15]/Q
                         net (fo=1, routed)           0.054    -0.425    u/x_reg_n_0_[15]
    SLICE_X45Y58                                                      f  u/a_to_g[6]_INST_0_i_3/I0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.380 f  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.890     0.510    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X57Y33                                                      f  u/a_to_g[2]_INST_0/I1
    SLICE_X57Y33         LUT4 (Prop_lut4_I1_O)        0.045     0.555 r  u/a_to_g[2]_INST_0/O
                         net (fo=1, routed)           0.695     1.250    seg_OBUF[2]
    U8                                                                r  seg_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.486 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.486    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.114ns  (logic 1.508ns (48.417%)  route 1.606ns (51.583%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.561    -0.620    u/clk
    SLICE_X44Y58         FDRE                                         r  u/x_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u/x_reg[15]/Q
                         net (fo=1, routed)           0.054    -0.425    u/x_reg_n_0_[15]
    SLICE_X45Y58                                                      r  u/a_to_g[6]_INST_0_i_3/I0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.380 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.890     0.510    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X57Y33                                                      r  u/a_to_g[0]_INST_0/I2
    SLICE_X57Y33         LUT4 (Prop_lut4_I2_O)        0.043     0.553 r  u/a_to_g[0]_INST_0/O
                         net (fo=1, routed)           0.662     1.215    seg_OBUF[0]
    W7                                                                r  seg_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         1.279     2.494 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.494    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.178ns  (logic 1.452ns (45.678%)  route 1.727ns (54.322%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.561    -0.620    u/clk
    SLICE_X44Y58         FDRE                                         r  u/x_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u/x_reg[15]/Q
                         net (fo=1, routed)           0.054    -0.425    u/x_reg_n_0_[15]
    SLICE_X45Y58                                                      r  u/a_to_g[6]_INST_0_i_3/I0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.380 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.954     0.574    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X57Y33                                                      r  u/a_to_g[4]_INST_0/I3
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.619 r  u/a_to_g[4]_INST_0/O
                         net (fo=1, routed)           0.719     1.337    seg_OBUF[4]
    U5                                                                r  seg_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.558 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.558    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.211ns  (logic 1.501ns (46.734%)  route 1.710ns (53.266%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.561    -0.620    u/clk
    SLICE_X44Y58         FDRE                                         r  u/x_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u/x_reg[15]/Q
                         net (fo=1, routed)           0.054    -0.425    u/x_reg_n_0_[15]
    SLICE_X45Y58                                                      r  u/a_to_g[6]_INST_0_i_3/I0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.380 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.954     0.574    u/a_to_g[6]_INST_0_i_3_n_0
    SLICE_X57Y33                                                      r  u/a_to_g[5]_INST_0/I3
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.044     0.618 r  u/a_to_g[5]_INST_0/O
                         net (fo=1, routed)           0.702     1.320    seg_OBUF[5]
    V5                                                                r  seg_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         1.271     2.591 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.591    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                            (clock source 'w_clkfbout_clk_wiz_gen'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_gen_instance/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clkfbout_clk_wiz_gen fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_instance/i_clk_in
    W5                                                                f  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   f  clk_gen_instance/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    clk_gen_instance/w_clkfbout_clk_wiz_gen
    BUFGCTRL_X0Y1                                                     f  clk_gen_instance/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  clk_gen_instance/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    clk_gen_instance/w_clkfbout_buf_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_gen_instance/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                            (clock source 'w_clkfbout_clk_wiz_gen'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_gen_instance/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clkfbout_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clkfbout_clk_wiz_gen
    BUFGCTRL_X0Y1                                                     r  clk_gen_instance/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_gen_instance/w_clkfbout_buf_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_gen_instance/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  w_clk_out_clk_wiz_gen

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[4]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.844ns  (logic 1.469ns (51.639%)  route 1.375ns (48.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                                                                r  sw_IBUF[12]_inst/I
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.375     2.844    gcm_aes_instance/i_plain_text[4]
    SLICE_X55Y45         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.452    -1.543    gcm_aes_instance/clk
    SLICE_X55Y45         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]__0/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[6]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.812ns  (logic 1.455ns (51.754%)  route 1.357ns (48.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                                                                r  sw_IBUF[14]_inst/I
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           1.357     2.812    gcm_aes_instance/i_plain_text[6]
    SLICE_X52Y46         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.452    -1.543    gcm_aes_instance/clk
    SLICE_X52Y46         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[6]__0/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.774ns  (logic 1.454ns (52.442%)  route 1.319ns (47.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                                                                r  sw_IBUF[8]_inst/I
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           1.319     2.774    gcm_aes_instance/i_plain_text[0]
    SLICE_X55Y43         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.452    -1.543    gcm_aes_instance/clk
    SLICE_X55Y43         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]__0/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.762ns  (logic 1.451ns (52.517%)  route 1.312ns (47.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                                                               r  sw_IBUF[4]_inst/I
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           1.312     2.762    gcm_aes_instance/i_iv[4]
    SLICE_X10Y7          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.450    -1.545    gcm_aes_instance/clk
    SLICE_X10Y7          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[44]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[3]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.703ns  (logic 1.464ns (54.152%)  route 1.239ns (45.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                                                                r  sw_IBUF[11]_inst/I
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           1.239     2.703    gcm_aes_instance/i_plain_text[3]
    SLICE_X59Y46         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.518    -1.477    gcm_aes_instance/clk
    SLICE_X59Y46         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]__0/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 1.458ns (54.051%)  route 1.239ns (45.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                                                                r  sw_IBUF[10]_inst/I
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           1.239     2.697    gcm_aes_instance/i_plain_text[2]
    SLICE_X59Y47         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.519    -1.476    gcm_aes_instance/clk
    SLICE_X59Y47         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]__0/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.640ns  (logic 1.456ns (55.160%)  route 1.184ns (44.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                                                                r  sw_IBUF[15]_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           1.184     2.640    gcm_aes_instance/i_plain_text[7]
    SLICE_X57Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.454    -1.541    gcm_aes_instance/clk
    SLICE_X57Y48         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[7]__0/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.618ns  (logic 1.453ns (55.493%)  route 1.165ns (44.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                                                                r  sw_IBUF[13]_inst/I
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           1.165     2.618    gcm_aes_instance/i_plain_text[5]
    SLICE_X56Y44         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.453    -1.542    gcm_aes_instance/clk
    SLICE_X56Y44         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[5]__0/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.598ns  (logic 1.450ns (55.804%)  route 1.148ns (44.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                                                               r  sw_IBUF[6]_inst/I
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           1.148     2.598    gcm_aes_instance/i_iv[6]
    SLICE_X8Y6           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.450    -1.545    gcm_aes_instance/clk
    SLICE_X8Y6           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[46]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.525ns  (logic 1.464ns (57.964%)  route 1.062ns (42.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                                                               r  sw_IBUF[2]_inst/I
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.062     2.525    gcm_aes_instance/i_iv[2]
    SLICE_X4Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         1.515    -1.480    gcm_aes_instance/clk
    SLICE_X4Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[42]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.229ns (40.562%)  route 0.336ns (59.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                                                               r  sw_IBUF[1]_inst/I
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.336     0.565    gcm_aes_instance/i_iv[1]
    SLICE_X7Y11          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.862    -0.828    gcm_aes_instance/clk
    SLICE_X7Y11          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[41]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.221ns (38.518%)  route 0.353ns (61.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                                                               r  sw_IBUF[0]_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.353     0.574    gcm_aes_instance/i_iv[0]
    SLICE_X4Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.862    -0.828    gcm_aes_instance/clk
    SLICE_X4Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[40]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.217ns (37.564%)  route 0.360ns (62.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                                                               r  sw_IBUF[3]_inst/I
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.360     0.577    gcm_aes_instance/i_iv[3]
    SLICE_X4Y9           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.863    -0.827    gcm_aes_instance/clk
    SLICE_X4Y9           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[43]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.234ns (39.391%)  route 0.360ns (60.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.360     0.594    gcm_aes_instance/i_iv[5]
    SLICE_X4Y8           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.863    -0.827    gcm_aes_instance/clk
    SLICE_X4Y8           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[45]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            gcm_aes_instance/r_s1_new_instance_reg/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.435%)  route 0.399ns (65.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                                                               r  i_reset_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_reset_IBUF_inst/O
                         net (fo=1, routed)           0.399     0.608    gcm_aes_instance/i_new_instance
    SLICE_X7Y11          FDRE                                         r  gcm_aes_instance/r_s1_new_instance_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.862    -0.828    gcm_aes_instance/clk
    SLICE_X7Y11          FDRE                                         r  gcm_aes_instance/r_s1_new_instance_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.227ns (36.666%)  route 0.392ns (63.334%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                                                               r  sw_IBUF[7]_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.392     0.619    gcm_aes_instance/i_iv[7]
    SLICE_X7Y8           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.863    -0.827    gcm_aes_instance/clk
    SLICE_X7Y8           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[47]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.220ns (35.107%)  route 0.407ns (64.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                                                                r  sw_IBUF[9]_inst/I
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.407     0.628    gcm_aes_instance/i_plain_text[1]
    SLICE_X58Y46         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.864    -0.826    gcm_aes_instance/clk
    SLICE_X58Y46         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]__0/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.232ns (35.425%)  route 0.423ns (64.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                                                               r  sw_IBUF[2]_inst/I
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.423     0.654    gcm_aes_instance/i_iv[2]
    SLICE_X4Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.862    -0.828    gcm_aes_instance/clk
    SLICE_X4Y10          FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[42]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.218ns (31.257%)  route 0.479ns (68.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                                                               r  sw_IBUF[6]_inst/I
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.479     0.697    gcm_aes_instance/i_iv[6]
    SLICE_X8Y6           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.836    -0.854    gcm_aes_instance/clk
    SLICE_X8Y6           FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[46]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.221ns (31.072%)  route 0.490ns (68.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                                                                r  sw_IBUF[13]_inst/I
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           0.490     0.711    gcm_aes_instance/i_plain_text[5]
    SLICE_X56Y44         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0                                                   r  clk_gen_instance/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0                                                     r  clk_gen_instance/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=777, routed)         0.837    -0.853    gcm_aes_instance/clk
    SLICE_X56Y44         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[5]__0/C





