# 6-Bit-Successive-Approximation-ADC-Design
Faculty project -  6 bit SAR ADC
<br>
Collaborated with faculty colleagues to design a 6-bit SAR ADC.
<br>
I designed and implemented the SAR logic, ensuring proper functionality.

## Block diagram

<img width="60%" src="https://github.com/user-attachments/assets/97299d44-48cc-499a-b404-857f74e4ef5b">
<br>
<br>

## Top module

<img width="80%" src="https://github.com/user-attachments/assets/8ce28b14-908d-4821-9e20-502b1dcf9055">
<br>
<br>

## Flip-Flop

<img width="80%" src="https://github.com/user-attachments/assets/0cc61ec8-cae0-4183-987f-ad96a2d6f6a7">
<br>
<br>

## Successive Approximation Logic

<img width="80%" src="https://github.com/user-attachments/assets/4557e3de-b6a7-4f11-853f-5e4c678943de">
<br>
<br>

## Conclusions

In this project, I designed the SAR logic and gained a deeper understanding of the circuitâ€™s operation and the necessity of each block component. This process provided valuable insights into the functionality and integration of SAR ADC systems.



[Documentatie_P3_FINALA!!!.pdf](https://github.com/user-attachments/files/19039617/Documentatie_P3_FINALA.pdf)
<br>
[Proiect3_Complet.pptx](https://github.com/user-attachments/files/19039636/Proiect3_Complet.pptx)
