
Release 14.7 SmartXplorer
Copyright(c) 1995-2010 Xilinx, Inc. All rights reserved.
"C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\smartxplorer.exe" -p xc3s100e-tq144-4 -b -wd smartxplorer_results fpga_main.ngd -to "-v 3 -s 4 -n 3 -fastpaths -xml fpga_main.twx -ucf ports.ucf" -host_list hostlistfile.txt -max_runs 7

SmartXplorer Settings: 

designName=C:\Users\Lukas Schwartz\Documents\GitHub\Projekt-2014\FPGA\fpga_main.ngd 
write_dir=C:\Users\Lukas Schwartz\Documents\GitHub\Projekt-2014\FPGA\smartxplorer_results 
host_list=C:\Users\Lukas Schwartz\Documents\GitHub\Projekt-2014\FPGA\hostlistfile.txt 
part=xc3s100e-tq144-4 
strategy_file=None 
notify=None 
source_dir=C:\Users\Lukas Schwartz\Documents\GitHub\Projekt-2014\FPGA 
batch_mode=True 
run_all_strategies=False 
list_all_strategies=False 
remote_command=rsh
area_report="lut;slice_reg"
power_options=off
trce_options="-v 3 -s 4 -n 3 -fastpaths -xml fpga_main.twx -ucf ports.ucf"
max_runs=7

Starting SmartXplorer...
See file 'smartxplorer.html' for real-time report.


Running SmartXplorer strategies...


WARNING: No timing constraints found for the design. So, timing scores appear as None in the reports.

INFO: No best strategy!

SmartXplorer Done. See file 'smartxplorer.txt' for detailed report.
