

================================================================
== Vivado HLS Report for 'subconv_1x1_16_p'
================================================================
* Date:           Fri Dec 14 14:26:13 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_newone
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.57|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1864083|  1864083|  1864083|  1864083|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |    13104|    13104|       546|          -|          -|    24|    no    |
        | + Loop 1.1          |      544|      544|        34|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1      |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 2             |  1825584|  1825584|     76066|          -|          -|    24|    no    |
        | + Loop 2.1          |    76064|    76064|      4754|          -|          -|    16|    no    |
        |  ++ Loop 2.1.1      |     4752|     4752|       297|          -|          -|    16|    no    |
        |   +++ Loop 2.1.1.1  |      288|      288|        12|          -|          -|    24|    no    |
        |- Loop 3             |    25392|    25392|      1058|          -|          -|    24|    no    |
        | + Loop 3.1          |     1056|     1056|        66|          -|          -|    16|    no    |
        |  ++ Loop 3.1.1      |       64|       64|         4|          -|          -|    16|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 33
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond9)
	6  / (exitcond9)
3 --> 
	4  / (!exitcond8)
	2  / (exitcond8)
4 --> 
	5  / (!exitcond7)
	3  / (exitcond7)
5 --> 
	4  / true
6 --> 
	7  / (!exitcond6)
	28  / (exitcond6)
7 --> 
	8  / (!exitcond5)
	6  / (exitcond5)
8 --> 
	9  / (!exitcond4)
	7  / (exitcond4)
9 --> 
	10  / (!exitcond3)
	21  / (exitcond3)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	9  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	8  / true
28 --> 
	29  / (!exitcond2)
29 --> 
	30  / (!exitcond1)
	28  / (exitcond1)
30 --> 
	31  / (!exitcond)
	29  / (exitcond)
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	30  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_34 (5)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:92
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_28, %.loopexit.loopexit ]

ST_2: exitcond9 (8)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:92
.loopexit:1  %exitcond9 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_28 (10)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:92
.loopexit:3  %co_28 = add i5 %co, 1

ST_2: StgValue_39 (11)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:92
.loopexit:4  br i1 %exitcond9, label %.preheader15.preheader, label %.preheader17.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:95
.preheader17.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:92
.preheader17.preheader:1  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl_cast (15)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:92
.preheader17.preheader:2  %p_shl_cast = zext i9 %tmp_s to i10

ST_2: tmp_294 (16)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:92
.preheader17.preheader:3  %tmp_294 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl1_cast (17)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:95
.preheader17.preheader:4  %p_shl1_cast = zext i6 %tmp_294 to i10

ST_2: tmp_295 (18)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:95
.preheader17.preheader:5  %tmp_295 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: bias_addr (19)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:95
.preheader17.preheader:6  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_47 (20)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:93
.preheader17.preheader:7  br label %.preheader17

ST_2: StgValue_48 (54)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:100
.preheader15.preheader:0  br label %.preheader15


 <State 3>: 4.67ns
ST_3: h (22)  [1/1] 0.00ns
.preheader17:0  %h = phi i5 [ %h_28, %2 ], [ 1, %.preheader17.preheader ]

ST_3: exitcond8 (23)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:93
.preheader17:1  %exitcond8 = icmp eq i5 %h, -15

ST_3: empty_99 (24)  [1/1] 0.00ns
.preheader17:2  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_52 (25)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:93
.preheader17:3  br i1 %exitcond8, label %.loopexit.loopexit, label %.preheader16.preheader

ST_3: tmp_cast (27)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:95
.preheader16.preheader:0  %tmp_cast = zext i5 %h to i10

ST_3: tmp_302 (28)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:95
.preheader16.preheader:1  %tmp_302 = add i10 %tmp_cast, %tmp_295

ST_3: p_shl2_cast (29)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:95
.preheader16.preheader:2  %p_shl2_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_302, i4 0)

ST_3: tmp_292 (30)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:95
.preheader16.preheader:3  %tmp_292 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_302, i1 false)

ST_3: p_shl3_cast (31)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:95
.preheader16.preheader:4  %p_shl3_cast = zext i11 %tmp_292 to i14

ST_3: tmp_303 (32)  [1/1] 2.34ns  loc: accelerator_newone/components.cpp:95
.preheader16.preheader:5  %tmp_303 = add i14 %p_shl2_cast, %p_shl3_cast

ST_3: StgValue_59 (33)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:94
.preheader16.preheader:6  br label %.preheader16

ST_3: StgValue_60 (52)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (35)  [1/1] 0.00ns
.preheader16:0  %w = phi i5 [ %w_28, %1 ], [ 1, %.preheader16.preheader ]

ST_4: exitcond7 (36)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:94
.preheader16:1  %exitcond7 = icmp eq i5 %w, -15

ST_4: empty_100 (37)  [1/1] 0.00ns
.preheader16:2  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_64 (38)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:94
.preheader16:3  br i1 %exitcond7, label %2, label %1

ST_4: bias_load (40)  [2/2] 2.32ns  loc: accelerator_newone/components.cpp:95
:0  %bias_load = load float* %bias_addr, align 4

ST_4: tmp_120_cast (41)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:95
:1  %tmp_120_cast = zext i5 %w to i14

ST_4: tmp_309 (42)  [1/1] 2.34ns  loc: accelerator_newone/components.cpp:95
:2  %tmp_309 = add i14 %tmp_303, %tmp_120_cast

ST_4: w_28 (46)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:94
:6  %w_28 = add i5 %w, 1

ST_4: h_28 (49)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:93
:0  %h_28 = add i5 %h, 1

ST_4: StgValue_70 (50)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:93
:1  br label %.preheader17


 <State 5>: 5.58ns
ST_5: bias_load (40)  [1/2] 2.32ns  loc: accelerator_newone/components.cpp:95
:0  %bias_load = load float* %bias_addr, align 4

ST_5: tmp_386_cast (43)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:95
:3  %tmp_386_cast = zext i14 %tmp_309 to i64

ST_5: output_addr (44)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:95
:4  %output_addr = getelementptr [7776 x float]* %output_r, i64 0, i64 %tmp_386_cast

ST_5: StgValue_74 (45)  [1/1] 3.25ns  loc: accelerator_newone/components.cpp:95
:5  store float %bias_load, float* %output_addr, align 4

ST_5: StgValue_75 (47)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:94
:7  br label %.preheader16


 <State 6>: 3.31ns
ST_6: co1 (56)  [1/1] 0.00ns
.preheader15:0  %co1 = phi i5 [ %co_29, %.preheader15.loopexit ], [ 0, %.preheader15.preheader ]

ST_6: exitcond6 (57)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:100
.preheader15:1  %exitcond6 = icmp eq i5 %co1, -8

ST_6: empty_101 (58)  [1/1] 0.00ns
.preheader15:2  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_6: co_29 (59)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:100
.preheader15:3  %co_29 = add i5 %co1, 1

ST_6: StgValue_80 (60)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:100
.preheader15:4  br i1 %exitcond6, label %.preheader11.preheader, label %.preheader14.preheader

ST_6: tmp_296 (62)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:100
.preheader14.preheader:0  %tmp_296 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co1, i5 0)

ST_6: p_shl6_cast (63)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:100
.preheader14.preheader:1  %p_shl6_cast = zext i10 %tmp_296 to i11

ST_6: tmp_297 (64)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:100
.preheader14.preheader:2  %tmp_297 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co1, i3 0)

ST_6: p_shl7_cast (65)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:105
.preheader14.preheader:3  %p_shl7_cast = zext i8 %tmp_297 to i11

ST_6: tmp_298 (66)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:105
.preheader14.preheader:4  %tmp_298 = sub i11 %p_shl6_cast, %p_shl7_cast

ST_6: tmp_299 (67)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:100
.preheader14.preheader:5  %tmp_299 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co1, i4 0)

ST_6: p_shl4_cast (68)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:100
.preheader14.preheader:6  %p_shl4_cast = zext i9 %tmp_299 to i10

ST_6: tmp_300 (69)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:100
.preheader14.preheader:7  %tmp_300 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co1, i1 false)

ST_6: p_shl5_cast (70)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:107
.preheader14.preheader:8  %p_shl5_cast = zext i6 %tmp_300 to i10

ST_6: tmp_301 (71)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:107
.preheader14.preheader:9  %tmp_301 = add i10 %p_shl5_cast, %p_shl4_cast

ST_6: StgValue_91 (72)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:101
.preheader14.preheader:10  br label %.preheader14

ST_6: StgValue_92 (139)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:112
.preheader11.preheader:0  br label %.preheader11


 <State 7>: 4.67ns
ST_7: h2 (74)  [1/1] 0.00ns
.preheader14:0  %h2 = phi i5 [ %h_29, %5 ], [ 1, %.preheader14.preheader ]

ST_7: exitcond5 (75)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:101
.preheader14:1  %exitcond5 = icmp eq i5 %h2, -15

ST_7: empty_102 (76)  [1/1] 0.00ns
.preheader14:2  %empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_7: StgValue_96 (77)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:101
.preheader14:3  br i1 %exitcond5, label %.preheader15.loopexit, label %.preheader13.preheader

ST_7: tmp_119_cast (79)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:107
.preheader13.preheader:0  %tmp_119_cast = zext i5 %h2 to i10

ST_7: tmp_307 (80)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:107
.preheader13.preheader:1  %tmp_307 = add i10 %tmp_119_cast, %tmp_301

ST_7: p_shl8_cast (81)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:107
.preheader13.preheader:2  %p_shl8_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_307, i4 0)

ST_7: tmp_293 (82)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:107
.preheader13.preheader:3  %tmp_293 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_307, i1 false)

ST_7: p_shl9_cast (83)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:107
.preheader13.preheader:4  %p_shl9_cast = zext i11 %tmp_293 to i14

ST_7: tmp_308 (84)  [1/1] 2.34ns  loc: accelerator_newone/components.cpp:107
.preheader13.preheader:5  %tmp_308 = add i14 %p_shl8_cast, %p_shl9_cast

ST_7: StgValue_103 (85)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:102
.preheader13.preheader:6  br label %.preheader13

ST_7: StgValue_104 (137)  [1/1] 0.00ns
.preheader15.loopexit:0  br label %.preheader15


 <State 8>: 3.31ns
ST_8: w3 (87)  [1/1] 0.00ns
.preheader13:0  %w3 = phi i5 [ %w_29, %4 ], [ 1, %.preheader13.preheader ]

ST_8: exitcond4 (88)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:102
.preheader13:1  %exitcond4 = icmp eq i5 %w3, -15

ST_8: empty_103 (89)  [1/1] 0.00ns
.preheader13:2  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_8: StgValue_108 (90)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:102
.preheader13:3  br i1 %exitcond4, label %5, label %.preheader12.preheader

ST_8: tmp_122_cast (92)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:107
.preheader12.preheader:0  %tmp_122_cast = zext i5 %w3 to i14

ST_8: tmp_313 (93)  [1/1] 2.34ns  loc: accelerator_newone/components.cpp:107
.preheader12.preheader:1  %tmp_313 = add i14 %tmp_308, %tmp_122_cast

ST_8: tmp_391_cast (94)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:107
.preheader12.preheader:2  %tmp_391_cast = zext i14 %tmp_313 to i64

ST_8: output_addr_12 (95)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:107
.preheader12.preheader:3  %output_addr_12 = getelementptr [7776 x float]* %output_r, i64 0, i64 %tmp_391_cast

ST_8: StgValue_113 (96)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:104
.preheader12.preheader:4  br label %.preheader12

ST_8: h_29 (134)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:101
:0  %h_29 = add i5 %h2, 1

ST_8: StgValue_115 (135)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:101
:1  br label %.preheader14


 <State 9>: 7.57ns
ST_9: sum (98)  [1/1] 0.00ns
.preheader12:0  %sum = phi float [ %sum_13, %3 ], [ 0.000000e+00, %.preheader12.preheader ]

ST_9: ci (99)  [1/1] 0.00ns
.preheader12:1  %ci = phi i5 [ %ci_6, %3 ], [ 0, %.preheader12.preheader ]

ST_9: exitcond3 (100)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:104
.preheader12:2  %exitcond3 = icmp eq i5 %ci, -8

ST_9: empty_104 (101)  [1/1] 0.00ns
.preheader12:3  %empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_9: ci_6 (102)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:104
.preheader12:4  %ci_6 = add i5 %ci, 1

ST_9: StgValue_121 (103)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:104
.preheader12:5  br i1 %exitcond3, label %4, label %3

ST_9: tmp_125_cast (105)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:104
:0  %tmp_125_cast = zext i5 %ci to i11

ST_9: tmp_316 (106)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:104
:1  %tmp_316 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %ci, i4 0)

ST_9: p_shl12_cast (107)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:104
:2  %p_shl12_cast = zext i9 %tmp_316 to i10

ST_9: tmp_317 (108)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:104
:3  %tmp_317 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %ci, i1 false)

ST_9: p_shl13_cast (109)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:105
:4  %p_shl13_cast = zext i6 %tmp_317 to i10

ST_9: tmp_318 (110)  [1/1] 1.86ns  loc: accelerator_newone/components.cpp:105
:5  %tmp_318 = add i10 %p_shl12_cast, %p_shl13_cast

ST_9: tmp_319 (111)  [1/1] 1.86ns  loc: accelerator_newone/components.cpp:105
:6  %tmp_319 = add i10 %tmp_119_cast, %tmp_318

ST_9: p_shl10_cast (112)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:105
:7  %p_shl10_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_319, i4 0)

ST_9: tmp_320 (113)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:105
:8  %tmp_320 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_319, i1 false)

ST_9: p_shl11_cast (114)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:105
:9  %p_shl11_cast = zext i11 %tmp_320 to i14

ST_9: tmp_321 (115)  [1/1] 1.92ns  loc: accelerator_newone/components.cpp:105
:10  %tmp_321 = add i14 %p_shl10_cast, %p_shl11_cast

ST_9: tmp_322 (116)  [1/1] 1.92ns  loc: accelerator_newone/components.cpp:105
:11  %tmp_322 = add i14 %tmp_122_cast, %tmp_321

ST_9: tmp_323 (119)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:105
:14  %tmp_323 = add i11 %tmp_125_cast, %tmp_298

ST_9: output_load_3 (128)  [2/2] 3.25ns  loc: accelerator_newone/components.cpp:107
:0  %output_load_3 = load float* %output_addr_12, align 4

ST_9: w_29 (131)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:102
:3  %w_29 = add i5 %w3, 1


 <State 10>: 3.25ns
ST_10: tmp_400_cast (117)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:105
:12  %tmp_400_cast = zext i14 %tmp_322 to i64

ST_10: input_addr (118)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:105
:13  %input_addr = getelementptr [7776 x float]* %input_r, i64 0, i64 %tmp_400_cast

ST_10: tmp_401_cast (120)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:105
:15  %tmp_401_cast = sext i11 %tmp_323 to i64

ST_10: weight_addr (121)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:105
:16  %weight_addr = getelementptr [576 x float]* %weight, i64 0, i64 %tmp_401_cast

ST_10: weight_load (122)  [2/2] 3.25ns  loc: accelerator_newone/components.cpp:105
:17  %weight_load = load float* %weight_addr, align 4

ST_10: input_load (123)  [2/2] 3.25ns  loc: accelerator_newone/components.cpp:105
:18  %input_load = load float* %input_addr, align 4


 <State 11>: 3.25ns
ST_11: weight_load (122)  [1/2] 3.25ns  loc: accelerator_newone/components.cpp:105
:17  %weight_load = load float* %weight_addr, align 4

ST_11: input_load (123)  [1/2] 3.25ns  loc: accelerator_newone/components.cpp:105
:18  %input_load = load float* %input_addr, align 4


 <State 12>: 5.70ns
ST_12: tmp_126 (124)  [4/4] 5.70ns  loc: accelerator_newone/components.cpp:105
:19  %tmp_126 = fmul float %weight_load, %input_load


 <State 13>: 5.70ns
ST_13: tmp_126 (124)  [3/4] 5.70ns  loc: accelerator_newone/components.cpp:105
:19  %tmp_126 = fmul float %weight_load, %input_load


 <State 14>: 5.70ns
ST_14: tmp_126 (124)  [2/4] 5.70ns  loc: accelerator_newone/components.cpp:105
:19  %tmp_126 = fmul float %weight_load, %input_load


 <State 15>: 5.70ns
ST_15: tmp_126 (124)  [1/4] 5.70ns  loc: accelerator_newone/components.cpp:105
:19  %tmp_126 = fmul float %weight_load, %input_load


 <State 16>: 7.26ns
ST_16: sum_13 (125)  [5/5] 7.26ns  loc: accelerator_newone/components.cpp:105
:20  %sum_13 = fadd float %sum, %tmp_126


 <State 17>: 7.26ns
ST_17: sum_13 (125)  [4/5] 7.26ns  loc: accelerator_newone/components.cpp:105
:20  %sum_13 = fadd float %sum, %tmp_126


 <State 18>: 7.26ns
ST_18: sum_13 (125)  [3/5] 7.26ns  loc: accelerator_newone/components.cpp:105
:20  %sum_13 = fadd float %sum, %tmp_126


 <State 19>: 7.26ns
ST_19: sum_13 (125)  [2/5] 7.26ns  loc: accelerator_newone/components.cpp:105
:20  %sum_13 = fadd float %sum, %tmp_126


 <State 20>: 7.26ns
ST_20: sum_13 (125)  [1/5] 7.26ns  loc: accelerator_newone/components.cpp:105
:20  %sum_13 = fadd float %sum, %tmp_126

ST_20: StgValue_154 (126)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:104
:21  br label %.preheader12


 <State 21>: 3.25ns
ST_21: output_load_3 (128)  [1/2] 3.25ns  loc: accelerator_newone/components.cpp:107
:0  %output_load_3 = load float* %output_addr_12, align 4


 <State 22>: 7.26ns
ST_22: tmp_124 (129)  [5/5] 7.26ns  loc: accelerator_newone/components.cpp:107
:1  %tmp_124 = fadd float %output_load_3, %sum


 <State 23>: 7.26ns
ST_23: tmp_124 (129)  [4/5] 7.26ns  loc: accelerator_newone/components.cpp:107
:1  %tmp_124 = fadd float %output_load_3, %sum


 <State 24>: 7.26ns
ST_24: tmp_124 (129)  [3/5] 7.26ns  loc: accelerator_newone/components.cpp:107
:1  %tmp_124 = fadd float %output_load_3, %sum


 <State 25>: 7.26ns
ST_25: tmp_124 (129)  [2/5] 7.26ns  loc: accelerator_newone/components.cpp:107
:1  %tmp_124 = fadd float %output_load_3, %sum


 <State 26>: 7.26ns
ST_26: tmp_124 (129)  [1/5] 7.26ns  loc: accelerator_newone/components.cpp:107
:1  %tmp_124 = fadd float %output_load_3, %sum


 <State 27>: 3.25ns
ST_27: StgValue_161 (130)  [1/1] 3.25ns  loc: accelerator_newone/components.cpp:107
:2  store float %tmp_124, float* %output_addr_12, align 4

ST_27: StgValue_162 (132)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:102
:4  br label %.preheader13


 <State 28>: 3.31ns
ST_28: co4 (141)  [1/1] 0.00ns
.preheader11:0  %co4 = phi i5 [ %co_30, %.preheader11.loopexit ], [ 0, %.preheader11.preheader ]

ST_28: exitcond2 (142)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:112
.preheader11:1  %exitcond2 = icmp eq i5 %co4, -8

ST_28: empty_105 (143)  [1/1] 0.00ns
.preheader11:2  %empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_28: co_30 (144)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:112
.preheader11:3  %co_30 = add i5 %co4, 1

ST_28: StgValue_167 (145)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:112
.preheader11:4  br i1 %exitcond2, label %9, label %.preheader10.preheader

ST_28: tmp_304 (147)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:112
.preheader10.preheader:0  %tmp_304 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co4, i4 0)

ST_28: p_shl14_cast (148)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:112
.preheader10.preheader:1  %p_shl14_cast = zext i9 %tmp_304 to i10

ST_28: tmp_305 (149)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:112
.preheader10.preheader:2  %tmp_305 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co4, i1 false)

ST_28: p_shl15_cast (150)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:115
.preheader10.preheader:3  %p_shl15_cast = zext i6 %tmp_305 to i10

ST_28: tmp_306 (151)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:115
.preheader10.preheader:4  %tmp_306 = add i10 %p_shl15_cast, %p_shl14_cast

ST_28: StgValue_173 (152)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:113
.preheader10.preheader:5  br label %.preheader10

ST_28: StgValue_174 (198)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:121
:0  ret void


 <State 29>: 4.67ns
ST_29: h5 (154)  [1/1] 0.00ns
.preheader10:0  %h5 = phi i5 [ %h_30, %8 ], [ 1, %.preheader10.preheader ]

ST_29: exitcond1 (155)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:113
.preheader10:1  %exitcond1 = icmp eq i5 %h5, -15

ST_29: empty_106 (156)  [1/1] 0.00ns
.preheader10:2  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_29: StgValue_178 (157)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:113
.preheader10:3  br i1 %exitcond1, label %.preheader11.loopexit, label %.preheader.preheader

ST_29: tmp_121_cast (159)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:115
.preheader.preheader:0  %tmp_121_cast = zext i5 %h5 to i10

ST_29: tmp_310 (160)  [1/1] 2.32ns  loc: accelerator_newone/components.cpp:115
.preheader.preheader:1  %tmp_310 = add i10 %tmp_121_cast, %tmp_306

ST_29: p_shl16_cast (161)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:115
.preheader.preheader:2  %p_shl16_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_310, i4 0)

ST_29: tmp_311 (162)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:115
.preheader.preheader:3  %tmp_311 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_310, i1 false)

ST_29: p_shl17_cast (163)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:115
.preheader.preheader:4  %p_shl17_cast = zext i11 %tmp_311 to i14

ST_29: tmp_312 (164)  [1/1] 2.34ns  loc: accelerator_newone/components.cpp:115
.preheader.preheader:5  %tmp_312 = add i14 %p_shl16_cast, %p_shl17_cast

ST_29: StgValue_185 (165)  [1/1] 1.59ns  loc: accelerator_newone/components.cpp:114
.preheader.preheader:6  br label %.preheader

ST_29: StgValue_186 (196)  [1/1] 0.00ns
.preheader11.loopexit:0  br label %.preheader11


 <State 30>: 5.60ns
ST_30: w6 (167)  [1/1] 0.00ns
.preheader:0  %w6 = phi i5 [ %w_30, %._crit_edge ], [ 1, %.preheader.preheader ]

ST_30: exitcond (168)  [1/1] 3.31ns  loc: accelerator_newone/components.cpp:114
.preheader:1  %exitcond = icmp eq i5 %w6, -15

ST_30: empty_107 (169)  [1/1] 0.00ns
.preheader:2  %empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_30: StgValue_190 (170)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:114
.preheader:3  br i1 %exitcond, label %8, label %6

ST_30: tmp_123_cast (172)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:115
:0  %tmp_123_cast = zext i5 %w6 to i14

ST_30: tmp_314 (173)  [1/1] 2.34ns  loc: accelerator_newone/components.cpp:115
:1  %tmp_314 = add i14 %tmp_312, %tmp_123_cast

ST_30: tmp_392_cast (174)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:115
:2  %tmp_392_cast = zext i14 %tmp_314 to i64

ST_30: output_addr_11 (175)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:115
:3  %output_addr_11 = getelementptr [7776 x float]* %output_r, i64 0, i64 %tmp_392_cast

ST_30: output_load (176)  [2/2] 3.25ns  loc: accelerator_newone/components.cpp:115
:4  %output_load = load float* %output_addr_11, align 4

ST_30: h_30 (193)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:113
:0  %h_30 = add i5 %h5, 1

ST_30: StgValue_197 (194)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:113
:1  br label %.preheader10


 <State 31>: 3.25ns
ST_31: output_load (176)  [1/2] 3.25ns  loc: accelerator_newone/components.cpp:115
:4  %output_load = load float* %output_addr_11, align 4


 <State 32>: 6.79ns
ST_32: output_load_to_int (177)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:115
:5  %output_load_to_int = bitcast float %output_load to i32

ST_32: tmp_26 (178)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:115
:6  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_load_to_int, i32 23, i32 30)

ST_32: tmp_315 (179)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:115
:7  %tmp_315 = trunc i32 %output_load_to_int to i23

ST_32: notlhs (180)  [1/1] 2.91ns  loc: accelerator_newone/components.cpp:115
:8  %notlhs = icmp ne i8 %tmp_26, -1

ST_32: notrhs (181)  [1/1] 3.20ns  loc: accelerator_newone/components.cpp:115
:9  %notrhs = icmp eq i23 %tmp_315, 0

ST_32: tmp_29 (183)  [1/1] 6.79ns  loc: accelerator_newone/components.cpp:115
:11  %tmp_29 = fcmp olt float %output_load, 0.000000e+00


 <State 33>: 3.25ns
ST_33: tmp_28 (182)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:115 (grouped into LUT with out node tmp_30)
:10  %tmp_28 = or i1 %notrhs, %notlhs

ST_33: tmp_30 (184)  [1/1] 2.07ns  loc: accelerator_newone/components.cpp:115 (out node of the LUT)
:12  %tmp_30 = and i1 %tmp_28, %tmp_29

ST_33: StgValue_207 (185)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:115
:13  br i1 %tmp_30, label %7, label %._crit_edge

ST_33: StgValue_208 (187)  [1/1] 3.25ns  loc: accelerator_newone/components.cpp:116
:0  store float 0.000000e+00, float* %output_addr_11, align 4

ST_33: StgValue_209 (188)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:117
:1  br label %._crit_edge

ST_33: w_30 (190)  [1/1] 2.33ns  loc: accelerator_newone/components.cpp:114
._crit_edge:0  %w_30 = add i5 %w6, 1

ST_33: StgValue_211 (191)  [1/1] 0.00ns  loc: accelerator_newone/components.cpp:114
._crit_edge:1  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', accelerator_newone/components.cpp:92) [7]  (1.59 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', accelerator_newone/components.cpp:92) [7]  (0 ns)
	'icmp' operation ('exitcond9', accelerator_newone/components.cpp:92) [8]  (3.31 ns)

 <State 3>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', accelerator_newone/components.cpp:93) [22]  (0 ns)
	'add' operation ('tmp_302', accelerator_newone/components.cpp:95) [28]  (2.32 ns)
	'add' operation ('tmp_303', accelerator_newone/components.cpp:95) [32]  (2.34 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', accelerator_newone/components.cpp:94) [35]  (0 ns)
	'icmp' operation ('exitcond7', accelerator_newone/components.cpp:94) [36]  (3.31 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('bias_load', accelerator_newone/components.cpp:95) on array 'bias' [40]  (2.32 ns)
	'store' operation (accelerator_newone/components.cpp:95) of variable 'bias_load', accelerator_newone/components.cpp:95 on array 'output_r' [45]  (3.25 ns)

 <State 6>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', accelerator_newone/components.cpp:100) [56]  (0 ns)
	'icmp' operation ('exitcond6', accelerator_newone/components.cpp:100) [57]  (3.31 ns)

 <State 7>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', accelerator_newone/components.cpp:101) [74]  (0 ns)
	'add' operation ('tmp_307', accelerator_newone/components.cpp:107) [80]  (2.32 ns)
	'add' operation ('tmp_308', accelerator_newone/components.cpp:107) [84]  (2.34 ns)

 <State 8>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', accelerator_newone/components.cpp:102) [87]  (0 ns)
	'icmp' operation ('exitcond4', accelerator_newone/components.cpp:102) [88]  (3.31 ns)

 <State 9>: 7.57ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', accelerator_newone/components.cpp:104) [99]  (0 ns)
	'add' operation ('tmp_318', accelerator_newone/components.cpp:105) [110]  (1.86 ns)
	'add' operation ('tmp_319', accelerator_newone/components.cpp:105) [111]  (1.86 ns)
	'add' operation ('tmp_321', accelerator_newone/components.cpp:105) [115]  (1.92 ns)
	'add' operation ('tmp_322', accelerator_newone/components.cpp:105) [116]  (1.92 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr', accelerator_newone/components.cpp:105) [118]  (0 ns)
	'load' operation ('input_load', accelerator_newone/components.cpp:105) on array 'input_r' [123]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('weight_load', accelerator_newone/components.cpp:105) on array 'weight' [122]  (3.25 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_126', accelerator_newone/components.cpp:105) [124]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_126', accelerator_newone/components.cpp:105) [124]  (5.7 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_126', accelerator_newone/components.cpp:105) [124]  (5.7 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_126', accelerator_newone/components.cpp:105) [124]  (5.7 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_newone/components.cpp:105) [125]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_newone/components.cpp:105) [125]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_newone/components.cpp:105) [125]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_newone/components.cpp:105) [125]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_newone/components.cpp:105) [125]  (7.26 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('output_load_3', accelerator_newone/components.cpp:107) on array 'output_r' [128]  (3.25 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', accelerator_newone/components.cpp:107) [129]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', accelerator_newone/components.cpp:107) [129]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', accelerator_newone/components.cpp:107) [129]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', accelerator_newone/components.cpp:107) [129]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', accelerator_newone/components.cpp:107) [129]  (7.26 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'store' operation (accelerator_newone/components.cpp:107) of variable 'tmp_124', accelerator_newone/components.cpp:107 on array 'output_r' [130]  (3.25 ns)

 <State 28>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', accelerator_newone/components.cpp:112) [141]  (0 ns)
	'icmp' operation ('exitcond2', accelerator_newone/components.cpp:112) [142]  (3.31 ns)

 <State 29>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', accelerator_newone/components.cpp:113) [154]  (0 ns)
	'add' operation ('tmp_310', accelerator_newone/components.cpp:115) [160]  (2.32 ns)
	'add' operation ('tmp_312', accelerator_newone/components.cpp:115) [164]  (2.34 ns)

 <State 30>: 5.6ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', accelerator_newone/components.cpp:114) [167]  (0 ns)
	'add' operation ('tmp_314', accelerator_newone/components.cpp:115) [173]  (2.34 ns)
	'getelementptr' operation ('output_addr_11', accelerator_newone/components.cpp:115) [175]  (0 ns)
	'load' operation ('output_load', accelerator_newone/components.cpp:115) on array 'output_r' [176]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'load' operation ('output_load', accelerator_newone/components.cpp:115) on array 'output_r' [176]  (3.25 ns)

 <State 32>: 6.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_29', accelerator_newone/components.cpp:115) [183]  (6.79 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'store' operation (accelerator_newone/components.cpp:116) of constant 0 on array 'output_r' [187]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
