[02/16 19:52:04      0] 
[02/16 19:52:04      0] Cadence Innovus(TM) Implementation System.
[02/16 19:52:04      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/16 19:52:04      0] 
[02/16 19:52:04      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[02/16 19:52:04      0] Options:	
[02/16 19:52:04      0] Date:		Sun Feb 16 19:52:04 2025
[02/16 19:52:04      0] Host:		ieng6-ece-12.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[02/16 19:52:04      0] OS:		CentOS Linux release 7.9.2009 (Core)
[02/16 19:52:04      0] 
[02/16 19:52:04      0] License:
[02/16 19:52:04      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[02/16 19:52:04      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/16 19:52:04      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[02/16 19:52:04      0] 
[02/16 19:52:04      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[02/16 19:52:04      0] 
[02/16 19:52:04      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[02/16 19:52:04      0] 
[02/16 19:52:13      8] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[02/16 19:52:13      8] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[02/16 19:52:13      8] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[02/16 19:52:13      8] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[02/16 19:52:13      8] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[02/16 19:52:13      8] @(#)CDS: CPE v15.23-s045
[02/16 19:52:13      8] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[02/16 19:52:13      8] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[02/16 19:52:13      8] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/16 19:52:13      8] @(#)CDS: RCDB 11.7
[02/16 19:52:13      8] --- Running on ieng6-ece-12.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[02/16 19:52:13      8] Create and set the environment variable TMPDIR to /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7.

[02/16 19:52:14      8] 
[02/16 19:52:14      8] **INFO:  MMMC transition support version v31-84 
[02/16 19:52:14      8] 
[02/16 19:52:14      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/16 19:52:14      8] <CMD> suppressMessage ENCEXT-2799
[02/16 19:52:14      8] <CMD> getDrawView
[02/16 19:52:14      8] <CMD> loadWorkspace -name Physical
[02/16 19:52:14      8] <CMD> win
[02/16 19:52:21     10] <CMD> set init_pwr_net VDD
[02/16 19:52:21     10] <CMD> set init_gnd_net VSS
[02/16 19:52:21     10] <CMD> set init_verilog ./netlist/add.out.v
[02/16 19:52:21     10] <CMD> set init_design_netlisttype Verilog
[02/16 19:52:21     10] <CMD> set init_design_settop 1
[02/16 19:52:21     10] <CMD> set init_top_cell add
[02/16 19:52:21     10] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[02/16 19:52:21     10] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[02/16 19:52:21     10] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[02/16 19:52:21     10] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[02/16 19:52:21     10] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[02/16 19:52:21     10] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[02/16 19:52:21     10] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[02/16 19:52:21     10] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[02/16 19:52:21     10] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[02/16 19:52:21     10] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[02/16 19:52:21     10] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[02/16 19:52:21     10] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[02/16 19:52:21     10] 
[02/16 19:52:21     10] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[02/16 19:52:21     10] 
[02/16 19:52:21     10] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[02/16 19:52:21     10] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[02/16 19:52:21     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[02/16 19:52:21     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[02/16 19:52:21     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[02/16 19:52:21     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[02/16 19:52:21     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[02/16 19:52:21     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[02/16 19:52:21     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[02/16 19:52:21     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[02/16 19:52:21     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[02/16 19:52:21     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[02/16 19:52:21     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[02/16 19:52:21     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[02/16 19:52:21     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[02/16 19:52:21     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[02/16 19:52:21     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[02/16 19:52:21     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[02/16 19:52:21     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[02/16 19:52:21     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[02/16 19:52:21     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 19:52:21     10] The LEF parser will ignore this statement.
[02/16 19:52:21     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[02/16 19:52:21     10] Set DBUPerIGU to M2 pitch 400.
[02/16 19:52:21     10] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 19:52:21     10] Type 'man IMPLF-200' for more detail.
[02/16 19:52:21     10] 
[02/16 19:52:21     10] viaInitial starts at Sun Feb 16 19:52:21 2025
viaInitial ends at Sun Feb 16 19:52:21 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[02/16 19:52:21     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[02/16 19:52:21     10] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[02/16 19:52:22     11] Read 811 cells in library 'tcbn65gpluswc' 
[02/16 19:52:22     11] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[02/16 19:52:23     12] Read 811 cells in library 'tcbn65gplusbc' 
[02/16 19:52:23     12] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.33min, fe_mem=471.0M) ***
[02/16 19:52:23     12] *** Begin netlist parsing (mem=471.0M) ***
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[02/16 19:52:23     12] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/16 19:52:23     12] To increase the message display limit, refer to the product command reference manual.
[02/16 19:52:23     12] Created 811 new cells from 2 timing libraries.
[02/16 19:52:23     12] Reading netlist ...
[02/16 19:52:23     12] Backslashed names will retain backslash and a trailing blank character.
[02/16 19:52:23     12] Reading verilog netlist './netlist/add.out.v'
[02/16 19:52:23     12] 
[02/16 19:52:23     12] *** Memory Usage v#1 (Current mem = 471.043M, initial mem = 152.258M) ***
[02/16 19:52:23     12] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=471.0M) ***
[02/16 19:52:23     12] Set top cell to add.
[02/16 19:52:23     12] Hooked 1622 DB cells to tlib cells.
[02/16 19:52:23     12] Starting recursive module instantiation check.
[02/16 19:52:23     12] No recursion found.
[02/16 19:52:23     12] Building hierarchical netlist for Cell add ...
[02/16 19:52:23     12] *** Netlist is unique.
[02/16 19:52:23     12] ** info: there are 1658 modules.
[02/16 19:52:23     12] ** info: there are 28 stdCell insts.
[02/16 19:52:23     12] 
[02/16 19:52:23     12] *** Memory Usage v#1 (Current mem = 524.375M, initial mem = 152.258M) ***
[02/16 19:52:23     12] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/16 19:52:23     12] Type 'man IMPFP-3961' for more detail.
[02/16 19:52:23     12] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/16 19:52:23     12] Type 'man IMPFP-3961' for more detail.
[02/16 19:52:23     12] Set Default Net Delay as 1000 ps.
[02/16 19:52:23     12] Set Default Net Load as 0.5 pF. 
[02/16 19:52:23     12] Set Default Input Pin Transition as 0.1 ps.
[02/16 19:52:23     12] Initializing multi-corner RC extraction with 2 active RC Corners ...
[02/16 19:52:23     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[02/16 19:52:23     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/16 19:52:23     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/16 19:52:23     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/16 19:52:23     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/16 19:52:23     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[02/16 19:52:23     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/16 19:52:23     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/16 19:52:23     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/16 19:52:23     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/16 19:52:23     12] Importing multi-corner RC tables ... 
[02/16 19:52:23     12] Summary of Active RC-Corners : 
[02/16 19:52:23     12]  
[02/16 19:52:23     12]  Analysis View: WC_VIEW
[02/16 19:52:23     12]     RC-Corner Name        : Cmax
[02/16 19:52:23     12]     RC-Corner Index       : 0
[02/16 19:52:23     12]     RC-Corner Temperature : 125 Celsius
[02/16 19:52:23     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[02/16 19:52:23     12]     RC-Corner PreRoute Res Factor         : 1
[02/16 19:52:23     12]     RC-Corner PreRoute Cap Factor         : 1
[02/16 19:52:23     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/16 19:52:23     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/16 19:52:23     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/16 19:52:23     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/16 19:52:23     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/16 19:52:23     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/16 19:52:23     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/16 19:52:23     12]  
[02/16 19:52:23     12]  Analysis View: BC_VIEW
[02/16 19:52:23     12]     RC-Corner Name        : Cmin
[02/16 19:52:23     12]     RC-Corner Index       : 1
[02/16 19:52:23     12]     RC-Corner Temperature : -40 Celsius
[02/16 19:52:23     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[02/16 19:52:23     12]     RC-Corner PreRoute Res Factor         : 1
[02/16 19:52:23     12]     RC-Corner PreRoute Cap Factor         : 1
[02/16 19:52:23     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/16 19:52:23     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/16 19:52:23     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/16 19:52:23     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/16 19:52:23     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/16 19:52:23     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/16 19:52:23     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/16 19:52:24     12] *Info: initialize multi-corner CTS.
[02/16 19:52:24     13] Reading timing constraints file './constraints/add.sdc' ...
[02/16 19:52:24     13] Current (total cpu=0:00:13.1, real=0:00:20.0, peak res=270.1M, current mem=642.2M)
[02/16 19:52:24     13] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/add.sdc, Line 9).
[02/16 19:52:24     13] 
[02/16 19:52:24     13] INFO (CTE): Reading of timing constraints file ./constraints/add.sdc completed, with 1 WARNING
[02/16 19:52:24     13] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=285.2M, current mem=657.0M)
[02/16 19:52:24     13] Current (total cpu=0:00:13.1, real=0:00:20.0, peak res=285.2M, current mem=657.0M)
[02/16 19:52:24     13] Summary for sequential cells idenfication: 
[02/16 19:52:24     13] Identified SBFF number: 199
[02/16 19:52:24     13] Identified MBFF number: 0
[02/16 19:52:24     13] Not identified SBFF number: 0
[02/16 19:52:24     13] Not identified MBFF number: 0
[02/16 19:52:24     13] Number of sequential cells which are not FFs: 104
[02/16 19:52:24     13] 
[02/16 19:52:24     13] Total number of combinational cells: 492
[02/16 19:52:24     13] Total number of sequential cells: 303
[02/16 19:52:24     13] Total number of tristate cells: 11
[02/16 19:52:24     13] Total number of level shifter cells: 0
[02/16 19:52:24     13] Total number of power gating cells: 0
[02/16 19:52:24     13] Total number of isolation cells: 0
[02/16 19:52:24     13] Total number of power switch cells: 0
[02/16 19:52:24     13] Total number of pulse generator cells: 0
[02/16 19:52:24     13] Total number of always on buffers: 0
[02/16 19:52:24     13] Total number of retention cells: 0
[02/16 19:52:24     13] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[02/16 19:52:24     13] Total number of usable buffers: 18
[02/16 19:52:24     13] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[02/16 19:52:24     13] Total number of unusable buffers: 9
[02/16 19:52:24     13] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[02/16 19:52:24     13] Total number of usable inverters: 18
[02/16 19:52:24     13] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[02/16 19:52:24     13] Total number of unusable inverters: 9
[02/16 19:52:24     13] List of identified usable delay cells:
[02/16 19:52:24     13] Total number of identified usable delay cells: 0
[02/16 19:52:24     13] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[02/16 19:52:24     13] Total number of identified unusable delay cells: 9
[02/16 19:52:24     13] All delay cells are dont_use. Buffers will be used to fix hold violations.
[02/16 19:52:24     13] 
[02/16 19:52:24     13] *** Summary of all messages that are not suppressed in this session:
[02/16 19:52:24     13] Severity  ID               Count  Summary                                  
[02/16 19:52:24     13] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/16 19:52:24     13] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[02/16 19:52:24     13] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[02/16 19:52:24     13] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[02/16 19:52:24     13] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[02/16 19:52:24     13] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[02/16 19:52:24     13] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[02/16 19:52:24     13] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[02/16 19:52:24     13] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[02/16 19:52:24     13] *** Message Summary: 1633 warning(s), 2 error(s)
[02/16 19:52:24     13] 
[02/16 19:52:24     13] <CMD> set_interactive_constraint_modes {CON}
[02/16 19:52:24     13] <CMD> setDesignMode -process 65
[02/16 19:52:24     13] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/16 19:52:24     13] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[02/16 19:52:24     13] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[02/16 19:52:24     13] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[02/16 19:52:24     13] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/16 19:52:24     13] Updating process node dependent CCOpt properties for the 65nm process node.
[02/16 19:52:24     13] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[02/16 19:52:24     13] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/16 19:52:24     13] <CMD> timeDesign -preplace -prefix preplace
[02/16 19:52:24     13] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[02/16 19:52:24     13] Set Using Default Delay Limit as 101.
[02/16 19:52:24     13] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/16 19:52:24     13] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[02/16 19:52:24     13] Set Default Net Delay as 0 ps.
[02/16 19:52:24     13] Set Default Net Load as 0 pF. 
[02/16 19:52:24     13] Effort level <high> specified for reg2reg path_group
[02/16 19:52:24     13] #################################################################################
[02/16 19:52:24     13] # Design Stage: PreRoute
[02/16 19:52:24     13] # Design Name: add
[02/16 19:52:24     13] # Design Mode: 65nm
[02/16 19:52:24     13] # Analysis Mode: MMMC Non-OCV 
[02/16 19:52:24     13] # Parasitics Mode: No SPEF/RCDB
[02/16 19:52:24     13] # Signoff Settings: SI Off 
[02/16 19:52:24     13] #################################################################################
[02/16 19:52:24     13] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:52:24     13] Calculate delays in BcWc mode...
[02/16 19:52:24     13] Topological Sorting (CPU = 0:00:00.0, MEM = 680.9M, InitMEM = 680.9M)
[02/16 19:52:25     14] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:52:25     14] End delay calculation. (MEM=854.098 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:52:25     14] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 854.1M) ***
[02/16 19:52:25     14] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:14.1 mem=854.1M)
[02/16 19:52:25     14] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.481  |  0.481  |  0.880  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[02/16 19:52:25     14] Resetting back High Fanout Nets as non-ideal
[02/16 19:52:25     14] Set Default Net Delay as 1000 ps.
[02/16 19:52:25     14] Set Default Net Load as 0.5 pF. 
[02/16 19:52:25     14] Reported timing to dir ./timingReports
[02/16 19:52:25     14] Total CPU time: 0.87 sec
[02/16 19:52:25     14] Total Real time: 1.0 sec
[02/16 19:52:25     14] Total Memory Usage: 794.222656 Mbytes
[02/16 19:52:25     14] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[02/16 19:52:25     14] 28 new pwr-pin connections were made to global net 'VDD'.
[02/16 19:52:25     14] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[02/16 19:52:25     14] 28 new gnd-pin connections were made to global net 'VSS'.
[02/16 19:52:25     14] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[02/16 19:52:25     14] 
[02/16 19:52:25     14] Ring generation is complete; vias are now being generated.
[02/16 19:52:25     14] The power planner created 8 wires.
[02/16 19:52:25     14] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 794.2M) ***
[02/16 19:52:25     14] <CMD> setAddStripeMode -break_at block_ring
[02/16 19:52:25     14] Stripe will break at block ring.
[02/16 19:52:25     14] <CMD> addStripe -number_of_sets 2 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
[02/16 19:52:25     14] 
[02/16 19:52:25     14] Starting stripe generation ...
[02/16 19:52:25     14] Non-Default setAddStripeOption Settings :
[02/16 19:52:25     14]   NONE
[02/16 19:52:25     14] Stripe generation is complete; vias are now being generated.
[02/16 19:52:25     14] The power planner created 4 wires.
[02/16 19:52:25     14] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 794.2M) ***
[02/16 19:52:25     14] <CMD> sroute
[02/16 19:52:25     14] *** Begin SPECIAL ROUTE on Sun Feb 16 19:52:25 2025 ***
[02/16 19:52:25     14] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/h3le/HW5/Q1/pnr
[02/16 19:52:25     14] SPECIAL ROUTE ran on machine: ieng6-ece-12.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[02/16 19:52:25     14] 
[02/16 19:52:25     14] Begin option processing ...
[02/16 19:52:25     14] srouteConnectPowerBump set to false
[02/16 19:52:25     14] routeSpecial set to true
[02/16 19:52:25     14] srouteConnectConverterPin set to false
[02/16 19:52:25     14] srouteFollowCorePinEnd set to 3
[02/16 19:52:25     14] srouteJogControl set to "preferWithChanges differentLayer"
[02/16 19:52:25     14] sroutePadPinAllPorts set to true
[02/16 19:52:25     14] sroutePreserveExistingRoutes set to true
[02/16 19:52:25     14] srouteRoutePowerBarPortOnBothDir set to true
[02/16 19:52:25     14] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1679.00 megs.
[02/16 19:52:25     14] 
[02/16 19:52:25     14] Reading DB technology information...
[02/16 19:52:25     14] Finished reading DB technology information.
[02/16 19:52:25     14] Reading floorplan and netlist information...
[02/16 19:52:25     14] Finished reading floorplan and netlist information.
[02/16 19:52:25     14] Read in 17 layers, 8 routing layers, 1 overlap layer
[02/16 19:52:25     14] Read in 846 macros, 6 used
[02/16 19:52:25     14] Read in 6 components
[02/16 19:52:25     14]   6 core components: 6 unplaced, 0 placed, 0 fixed
[02/16 19:52:25     14] Read in 19 logical pins
[02/16 19:52:25     14] Read in 19 nets
[02/16 19:52:25     14] Read in 2 special nets, 2 routed
[02/16 19:52:25     14] Read in 12 terminals
[02/16 19:52:25     14] Begin power routing ...
[02/16 19:52:25     14] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[02/16 19:52:25     14] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/16 19:52:25     14] Type 'man IMPSR-1256' for more detail.
[02/16 19:52:25     14] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/16 19:52:25     14] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[02/16 19:52:25     14] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/16 19:52:25     14] Type 'man IMPSR-1256' for more detail.
[02/16 19:52:25     14] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/16 19:52:25     14] CPU time for FollowPin 0 seconds
[02/16 19:52:25     14] CPU time for FollowPin 0 seconds
[02/16 19:52:25     14]   Number of IO ports routed: 0
[02/16 19:52:25     14]   Number of Block ports routed: 0
[02/16 19:52:25     14]   Number of Stripe ports routed: 0
[02/16 19:52:25     14]   Number of Core ports routed: 22
[02/16 19:52:25     14]   Number of Pad ports routed: 0
[02/16 19:52:25     14]   Number of Power Bump ports routed: 0
[02/16 19:52:25     14]   Number of Followpin connections: 11
[02/16 19:52:25     14] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1692.00 megs.
[02/16 19:52:25     14] 
[02/16 19:52:25     14] 
[02/16 19:52:25     14] 
[02/16 19:52:25     14]  Begin updating DB with routing results ...
[02/16 19:52:25     14]  Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
[02/16 19:52:25     14] Pin and blockage extraction finished
[02/16 19:52:25     14] 
[02/16 19:52:25     14] 
sroute post-processing starts at Sun Feb 16 19:52:25 2025
The viaGen is rebuilding shadow vias for net VSS.
[02/16 19:52:25     14] sroute post-processing ends at Sun Feb 16 19:52:25 2025

sroute post-processing starts at Sun Feb 16 19:52:25 2025
The viaGen is rebuilding shadow vias for net VDD.
[02/16 19:52:25     14] sroute post-processing ends at Sun Feb 16 19:52:25 2025
sroute: Total CPU time used = 0:0:0
[02/16 19:52:25     14] sroute: Total Real time used = 0:0:0
[02/16 19:52:25     14] sroute: Total Memory used = 11.30 megs
[02/16 19:52:25     14] sroute: Total Peak Memory used = 805.52 megs
[02/16 19:52:25     14] <CMD> getPinAssignMode -pinEditInBatch -quiet
[02/16 19:52:25     14] <CMD> setPinAssignMode -pinEditInBatch true
[02/16 19:52:25     14] <CMD> editPin -pinWidth 0.09 -pinDepth 0.47 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.5 -pin {clk {x[0]} {x[1]} {x[2]} {x[3]} {y[0]} {y[1]} {y[2]} {y[3]} {z[0]} {z[1]} {z[2]} {z[3]}}
[02/16 19:52:25     14] Successfully spread [13] pins.
[02/16 19:52:25     14] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 805.5M).
[02/16 19:52:25     14] <CMD> setPinAssignMode -pinEditInBatch false
[02/16 19:52:25     14] <CMD> getPinAssignMode -pinEditInBatch -quiet
[02/16 19:52:25     14] <CMD> setPinAssignMode -pinEditInBatch true
[02/16 19:52:25     14] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 1.6 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]}}
[02/16 19:52:25     14] Successfully spread [6] pins.
[02/16 19:52:25     14] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 805.5M).
[02/16 19:52:25     14] <CMD> setPinAssignMode -pinEditInBatch false
[02/16 19:52:25     14] <CMD> saveDesign floorplan.enc
[02/16 19:52:25     14] Writing Netlist "floorplan.enc.dat.tmp/add.v.gz" ...
[02/16 19:52:25     14] Saving AAE Data ...
[02/16 19:52:25     14] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[02/16 19:52:25     14] Saving mode setting ...
[02/16 19:52:25     14] Saving global file ...
[02/16 19:52:25     14] Saving floorplan file ...
[02/16 19:52:25     14] Saving Drc markers ...
[02/16 19:52:25     14] ... No Drc file written since there is no markers found.
[02/16 19:52:25     14] Saving placement file ...
[02/16 19:52:25     14] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=805.5M) ***
[02/16 19:52:25     14] Saving route file ...
[02/16 19:52:25     14] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=805.5M) ***
[02/16 19:52:25     14] Saving DEF file ...
[02/16 19:52:25     14] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[02/16 19:52:25     14] 
[02/16 19:52:25     14] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[02/16 19:52:25     14] 
[02/16 19:52:25     14] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[02/16 19:52:27     15] Generated self-contained design floorplan.enc.dat.tmp
[02/16 19:52:27     15] 
[02/16 19:52:27     15] *** Summary of all messages that are not suppressed in this session:
[02/16 19:52:27     15] Severity  ID               Count  Summary                                  
[02/16 19:52:27     15] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[02/16 19:52:27     15] ERROR     IMPOAX-142           2  %s                                       
[02/16 19:52:27     15] *** Message Summary: 0 warning(s), 3 error(s)
[02/16 19:52:27     15] 
[02/16 19:52:27     15] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[02/16 19:52:27     15] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[02/16 19:52:27     15] <CMD> place_opt_design
[02/16 19:52:27     15] *** Starting GigaPlace ***
[02/16 19:52:27     15] **INFO: user set placement options
[02/16 19:52:27     15] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[02/16 19:52:27     15] **INFO: user set opt options
[02/16 19:52:27     15] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[02/16 19:52:27     15] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 19:52:27     15] **INFO: Enable pre-place timing setting for timing analysis
[02/16 19:52:27     15] Set Using Default Delay Limit as 101.
[02/16 19:52:27     15] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/16 19:52:27     15] Set Default Net Delay as 0 ps.
[02/16 19:52:27     15] Set Default Net Load as 0 pF. 
[02/16 19:52:27     15] **INFO: Analyzing IO path groups for slack adjustment
[02/16 19:52:27     15] Effort level <high> specified for reg2reg_tmp.14367 path_group
[02/16 19:52:27     15] #################################################################################
[02/16 19:52:27     15] # Design Stage: PreRoute
[02/16 19:52:27     15] # Design Name: add
[02/16 19:52:27     15] # Design Mode: 65nm
[02/16 19:52:27     15] # Analysis Mode: MMMC Non-OCV 
[02/16 19:52:27     15] # Parasitics Mode: No SPEF/RCDB
[02/16 19:52:27     15] # Signoff Settings: SI Off 
[02/16 19:52:27     15] #################################################################################
[02/16 19:52:27     15] Calculate delays in BcWc mode...
[02/16 19:52:27     15] Topological Sorting (CPU = 0:00:00.0, MEM = 831.8M, InitMEM = 831.8M)
[02/16 19:52:27     15] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:52:27     15] End delay calculation. (MEM=905.152 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:52:27     15] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 905.2M) ***
[02/16 19:52:27     15] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:00.1) (Real : 0:00:00.0) (mem : 905.2M)
[02/16 19:52:27     15] *** Start deleteBufferTree ***
[02/16 19:52:27     15] *info: Marking 0 level shifter instances dont touch
[02/16 19:52:27     15] *info: Marking 0 always on instances dont touch
[02/16 19:52:27     15] Info: Detect buffers to remove automatically.
[02/16 19:52:27     15] Analyzing netlist ...
[02/16 19:52:27     15] All-RC-Corners-Per-Net-In-Memory is turned ON...
[02/16 19:52:27     15] Updating netlist
[02/16 19:52:27     15] 
[02/16 19:52:27     15] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 0 instances (buffers/inverters) removed
[02/16 19:52:27     15] *** Finish deleteBufferTree (0:00:00.0) ***
[02/16 19:52:27     15] **INFO: Disable pre-place timing setting for timing analysis
[02/16 19:52:27     16] Set Using Default Delay Limit as 1000.
[02/16 19:52:27     16] Set Default Net Delay as 1000 ps.
[02/16 19:52:27     16] Set Default Net Load as 0.5 pF. 
[02/16 19:52:27     16] Deleted 0 physical inst  (cell - / prefix -).
[02/16 19:52:27     16] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[02/16 19:52:27     16] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[02/16 19:52:27     16] Define the scan chains before using this option.
[02/16 19:52:27     16] Type 'man IMPSP-9042' for more detail.
[02/16 19:52:27     16] #spOpts: N=65 
[02/16 19:52:27     16] #std cell=28 (0 fixed + 28 movable) #block=0 (0 floating + 0 preplaced)
[02/16 19:52:27     16] #ioInst=0 #net=47 #term=117 #term/net=2.49, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=19
[02/16 19:52:27     16] stdCell: 28 single + 0 double + 0 multi
[02/16 19:52:27     16] Total standard cell length = 0.1036 (mm), area = 0.0002 (mm^2)
[02/16 19:52:27     16] Core basic site is core
[02/16 19:52:27     16] Estimated cell power/ground rail width = 0.365 um
[02/16 19:52:27     16] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:52:27     16] Apply auto density screen in pre-place stage.
[02/16 19:52:27     16] Auto density screen increases utilization from 0.498 to 0.502
[02/16 19:52:27     16] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 891.0M
[02/16 19:52:27     16] Average module density = 0.502.
[02/16 19:52:27     16] Density for the design = 0.502.
[02/16 19:52:27     16]        = stdcell_area 518 sites (186 um^2) / alloc_area 1033 sites (372 um^2).
[02/16 19:52:27     16] Pin Density = 0.1125.
[02/16 19:52:27     16]             = total # of pins 117 / total area 1040.
[02/16 19:52:27     16] Initial padding reaches pin density 0.400 for top
[02/16 19:52:27     16] Initial padding increases density from 0.502 to 0.519 for top
[02/16 19:52:27     16] *Internal placement parameters: * | 5 | 0x000001
[02/16 19:52:27     16] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:52:27     16] End delay calculation. (MEM=905.152 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:52:27     16] Clock gating cells determined by native netlist tracing.
[02/16 19:52:27     16] Iteration  1: Total net bbox = 3.810e+02 (3.81e+02 0.00e+00)
[02/16 19:52:27     16]               Est.  stn bbox = 3.988e+02 (3.99e+02 0.00e+00)
[02/16 19:52:27     16]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.2M
[02/16 19:52:27     16] Iteration  2: Total net bbox = 4.170e+02 (3.81e+02 3.60e+01)
[02/16 19:52:27     16]               Est.  stn bbox = 4.411e+02 (3.99e+02 4.23e+01)
[02/16 19:52:27     16]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.2M
[02/16 19:52:27     16] Iteration  3: Total net bbox = 4.386e+02 (3.81e+02 5.76e+01)
[02/16 19:52:27     16]               Est.  stn bbox = 4.652e+02 (3.99e+02 6.64e+01)
[02/16 19:52:27     16]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.2M
[02/16 19:52:27     16] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[02/16 19:52:27     16] enableMT= 3
[02/16 19:52:27     16] useHNameCompare= 3 (lazy mode)
[02/16 19:52:27     16] doMTMainInit= 1
[02/16 19:52:27     16] doMTFlushLazyWireDelete= 1
[02/16 19:52:27     16] useFastLRoute= 0
[02/16 19:52:27     16] useFastCRoute= 1
[02/16 19:52:27     16] doMTNetInitAdjWires= 1
[02/16 19:52:27     16] wireMPoolNoThreadCheck= 1
[02/16 19:52:27     16] allMPoolNoThreadCheck= 1
[02/16 19:52:27     16] doNotUseMPoolInCRoute= 1
[02/16 19:52:27     16] doMTSprFixZeroViaCodes= 1
[02/16 19:52:27     16] doMTDtrRoute1CleanupA= 1
[02/16 19:52:27     16] doMTDtrRoute1CleanupB= 1
[02/16 19:52:27     16] doMTWireLenCalc= 0
[02/16 19:52:27     16] doSkipQALenRecalc= 1
[02/16 19:52:27     16] doMTMainCleanup= 1
[02/16 19:52:27     16] doMTMoveCellTermsToMSLayer= 1
[02/16 19:52:27     16] doMTConvertWiresToNewViaCode= 1
[02/16 19:52:27     16] doMTRemoveAntenna= 1
[02/16 19:52:27     16] doMTCheckConnectivity= 1
[02/16 19:52:27     16] enableRuntimeLog= 0
[02/16 19:52:27     16] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[02/16 19:52:27     16] Iteration  4: Total net bbox = 4.458e+02 (3.81e+02 6.48e+01)
[02/16 19:52:27     16]               Est.  stn bbox = 4.749e+02 (3.99e+02 7.61e+01)
[02/16 19:52:27     16]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.2M
[02/16 19:52:27     16] Iteration  5: Total net bbox = 4.494e+02 (3.81e+02 6.84e+01)
[02/16 19:52:27     16]               Est.  stn bbox = 4.785e+02 (3.99e+02 7.97e+01)
[02/16 19:52:27     16]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.2M
[02/16 19:52:27     16] Iteration  6: Total net bbox = 4.531e+02 (3.82e+02 7.12e+01)
[02/16 19:52:27     16]               Est.  stn bbox = 4.823e+02 (4.00e+02 8.25e+01)
[02/16 19:52:27     16]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.2M
[02/16 19:52:27     16] *** cost = 4.531e+02 (3.82e+02 7.12e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
[02/16 19:52:27     16] Info: 0 clock gating cells identified, 0 (on average) moved
[02/16 19:52:28     16] #spOpts: N=65 mergeVia=F 
[02/16 19:52:28     16] Core basic site is core
[02/16 19:52:28     16] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:52:28     16] *** Starting refinePlace (0:00:16.5 mem=809.0M) ***
[02/16 19:52:28     16] Total net bbox length = 4.651e+02 (3.819e+02 8.320e+01) (ext = 2.910e+02)
[02/16 19:52:28     16] Starting refinePlace ...
[02/16 19:52:28     16] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:52:28     16] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:52:28     16] Density distribution unevenness ratio = 1.879%
[02/16 19:52:28     16]   Spread Effort: high, standalone mode, useDDP on.
[02/16 19:52:28     16] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=809.0MB) @(0:00:16.5 - 0:00:16.5).
[02/16 19:52:28     16] Move report: preRPlace moves 18 insts, mean move: 1.79 um, max move: 3.60 um
[02/16 19:52:28     16] 	Max move on inst (x_q_reg_2_): (15.00, 20.80) --> (13.20, 22.60)
[02/16 19:52:28     16] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[02/16 19:52:28     16] wireLenOptFixPriorityInst 0 inst fixed
[02/16 19:52:28     16] Placement tweakage begins.
[02/16 19:52:28     16] wire length = 4.936e+02
[02/16 19:52:28     16] wire length = 4.882e+02
[02/16 19:52:28     16] Placement tweakage ends.
[02/16 19:52:28     16] Move report: tweak moves 4 insts, mean move: 4.80 um, max move: 5.80 um
[02/16 19:52:28     16] 	Max move on inst (z_q_reg_1_): (13.00, 24.40) --> (17.00, 26.20)
[02/16 19:52:28     16] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:52:28     16] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=809.0MB) @(0:00:16.5 - 0:00:16.5).
[02/16 19:52:28     16] Move report: Detail placement moves 19 insts, mean move: 2.07 um, max move: 3.80 um
[02/16 19:52:28     16] 	Max move on inst (z_q_reg_3_): (15.00, 13.60) --> (13.00, 11.80)
[02/16 19:52:28     16] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 809.0MB
[02/16 19:52:28     16] Statistics of distance of Instance movement in refine placement:
[02/16 19:52:28     16]   maximum (X+Y) =         3.80 um
[02/16 19:52:28     16]   inst (z_q_reg_3_) with max move: (15, 13.6) -> (13, 11.8)
[02/16 19:52:28     16]   mean    (X+Y) =         2.07 um
[02/16 19:52:28     16] Total instances flipped for legalization: 6
[02/16 19:52:28     16] Summary Report:
[02/16 19:52:28     16] Instances move: 19 (out of 28 movable)
[02/16 19:52:28     16] Mean displacement: 2.07 um
[02/16 19:52:28     16] Max displacement: 3.80 um (Instance: z_q_reg_3_) (15, 13.6) -> (13, 11.8)
[02/16 19:52:28     16] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[02/16 19:52:28     16] Total instances moved : 19
[02/16 19:52:28     16] Total net bbox length = 4.551e+02 (3.533e+02 1.018e+02) (ext = 2.968e+02)
[02/16 19:52:28     16] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 809.0MB
[02/16 19:52:28     16] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=809.0MB) @(0:00:16.5 - 0:00:16.5).
[02/16 19:52:28     16] *** Finished refinePlace (0:00:16.5 mem=809.0M) ***
[02/16 19:52:28     16] *** Finished Initial Placement (cpu=0:00:00.5, real=0:00:01.0, mem=809.0M) ***
[02/16 19:52:28     16] #spOpts: N=65 mergeVia=F 
[02/16 19:52:28     16] Core basic site is core
[02/16 19:52:28     16] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:52:28     16] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:52:28     16] Density distribution unevenness ratio = 0.720%
[02/16 19:52:28     16] Starting IO pin assignment...
[02/16 19:52:28     16] The design is not routed. Using flight-line based method for pin assignment.
[02/16 19:52:28     16] Completed IO pin assignment.
[02/16 19:52:28     16] [PSP] Started earlyGlobalRoute kernel
[02/16 19:52:28     16] [PSP] Initial Peak syMemory usage = 810.0 MB
[02/16 19:52:28     16] (I)       Reading DB...
[02/16 19:52:28     16] (I)       congestionReportName   : 
[02/16 19:52:28     16] (I)       buildTerm2TermWires    : 1
[02/16 19:52:28     16] (I)       doTrackAssignment      : 1
[02/16 19:52:28     16] (I)       dumpBookshelfFiles     : 0
[02/16 19:52:28     16] (I)       numThreads             : 1
[02/16 19:52:28     16] [NR-eagl] honorMsvRouteConstraint: false
[02/16 19:52:28     16] (I)       honorPin               : false
[02/16 19:52:28     16] (I)       honorPinGuide          : true
[02/16 19:52:28     16] (I)       honorPartition         : false
[02/16 19:52:28     16] (I)       allowPartitionCrossover: false
[02/16 19:52:28     16] (I)       honorSingleEntry       : true
[02/16 19:52:28     16] (I)       honorSingleEntryStrong : true
[02/16 19:52:28     16] (I)       handleViaSpacingRule   : false
[02/16 19:52:28     16] (I)       PDConstraint           : none
[02/16 19:52:28     16] (I)       expBetterNDRHandling   : false
[02/16 19:52:28     16] [NR-eagl] honorClockSpecNDR      : 0
[02/16 19:52:28     16] (I)       routingEffortLevel     : 3
[02/16 19:52:28     16] [NR-eagl] minRouteLayer          : 2
[02/16 19:52:28     16] [NR-eagl] maxRouteLayer          : 2147483647
[02/16 19:52:28     16] (I)       numRowsPerGCell        : 1
[02/16 19:52:28     16] (I)       speedUpLargeDesign     : 0
[02/16 19:52:28     16] (I)       speedUpBlkViolationClean: 0
[02/16 19:52:28     16] (I)       multiThreadingTA       : 0
[02/16 19:52:28     16] (I)       blockedPinEscape       : 1
[02/16 19:52:28     16] (I)       blkAwareLayerSwitching : 0
[02/16 19:52:28     16] (I)       betterClockWireModeling: 1
[02/16 19:52:28     16] (I)       punchThroughDistance   : 500.00
[02/16 19:52:28     16] (I)       scenicBound            : 1.15
[02/16 19:52:28     16] (I)       maxScenicToAvoidBlk    : 100.00
[02/16 19:52:28     16] (I)       source-to-sink ratio   : 0.00
[02/16 19:52:28     16] (I)       targetCongestionRatioH : 1.00
[02/16 19:52:28     16] (I)       targetCongestionRatioV : 1.00
[02/16 19:52:28     16] (I)       layerCongestionRatio   : 0.70
[02/16 19:52:28     16] (I)       m1CongestionRatio      : 0.10
[02/16 19:52:28     16] (I)       m2m3CongestionRatio    : 0.70
[02/16 19:52:28     16] (I)       localRouteEffort       : 1.00
[02/16 19:52:28     16] (I)       numSitesBlockedByOneVia: 8.00
[02/16 19:52:28     16] (I)       supplyScaleFactorH     : 1.00
[02/16 19:52:28     16] (I)       supplyScaleFactorV     : 1.00
[02/16 19:52:28     16] (I)       highlight3DOverflowFactor: 0.00
[02/16 19:52:28     16] (I)       doubleCutViaModelingRatio: 0.00
[02/16 19:52:28     16] (I)       blockTrack             : 
[02/16 19:52:28     16] (I)       readTROption           : true
[02/16 19:52:28     16] (I)       extraSpacingBothSide   : false
[02/16 19:52:28     16] [NR-eagl] numTracksPerClockWire  : 0
[02/16 19:52:28     16] (I)       routeSelectedNetsOnly  : false
[02/16 19:52:28     16] (I)       before initializing RouteDB syMemory usage = 810.0 MB
[02/16 19:52:28     16] (I)       starting read tracks
[02/16 19:52:28     16] (I)       build grid graph
[02/16 19:52:28     16] (I)       build grid graph start
[02/16 19:52:28     16] [NR-eagl] Layer1 has no routable track
[02/16 19:52:28     16] [NR-eagl] Layer2 has single uniform track structure
[02/16 19:52:28     16] [NR-eagl] Layer3 has single uniform track structure
[02/16 19:52:28     16] [NR-eagl] Layer4 has single uniform track structure
[02/16 19:52:28     16] [NR-eagl] Layer5 has single uniform track structure
[02/16 19:52:28     16] [NR-eagl] Layer6 has single uniform track structure
[02/16 19:52:28     16] [NR-eagl] Layer7 has single uniform track structure
[02/16 19:52:28     16] [NR-eagl] Layer8 has single uniform track structure
[02/16 19:52:28     16] (I)       build grid graph end
[02/16 19:52:28     16] (I)       Layer1   numNetMinLayer=47
[02/16 19:52:28     16] (I)       Layer2   numNetMinLayer=0
[02/16 19:52:28     16] (I)       Layer3   numNetMinLayer=0
[02/16 19:52:28     16] (I)       Layer4   numNetMinLayer=0
[02/16 19:52:28     16] (I)       Layer5   numNetMinLayer=0
[02/16 19:52:28     16] (I)       Layer6   numNetMinLayer=0
[02/16 19:52:28     16] (I)       Layer7   numNetMinLayer=0
[02/16 19:52:28     16] (I)       Layer8   numNetMinLayer=0
[02/16 19:52:28     16] (I)       numViaLayers=7
[02/16 19:52:28     16] (I)       end build via table
[02/16 19:52:28     16] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[02/16 19:52:28     16] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/16 19:52:28     16] (I)       readDataFromPlaceDB
[02/16 19:52:28     16] (I)       Read net information..
[02/16 19:52:28     16] [NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[02/16 19:52:28     16] (I)       Read testcase time = 0.000 seconds
[02/16 19:52:28     16] 
[02/16 19:52:28     16] (I)       totalPins=117  totalGlobalPin=109 (93.16%)
[02/16 19:52:28     16] (I)       Model blockage into capacity
[02/16 19:52:28     16] (I)       Read numBlocks=128  numPreroutedWires=0  numCapScreens=0
[02/16 19:52:28     16] (I)       blocked area on Layer1 : 0  (0.00%)
[02/16 19:52:28     16] (I)       blocked area on Layer2 : 3048915200  (49.16%)
[02/16 19:52:28     16] (I)       blocked area on Layer3 : 418352000  (6.75%)
[02/16 19:52:28     16] (I)       blocked area on Layer4 : 1974097600  (31.83%)
[02/16 19:52:28     16] (I)       blocked area on Layer5 : 0  (0.00%)
[02/16 19:52:28     16] (I)       blocked area on Layer6 : 0  (0.00%)
[02/16 19:52:28     16] (I)       blocked area on Layer7 : 0  (0.00%)
[02/16 19:52:28     16] (I)       blocked area on Layer8 : 0  (0.00%)
[02/16 19:52:28     16] (I)       Modeling time = 0.000 seconds
[02/16 19:52:28     16] 
[02/16 19:52:28     16] (I)       Number of ignored nets = 0
[02/16 19:52:28     16] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/16 19:52:28     16] (I)       Number of clock nets = 1.  Ignored: No
[02/16 19:52:28     16] (I)       Number of analog nets = 0.  Ignored: Yes
[02/16 19:52:28     16] (I)       Number of special nets = 0.  Ignored: Yes
[02/16 19:52:28     16] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/16 19:52:28     16] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/16 19:52:28     16] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/16 19:52:28     16] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/16 19:52:28     16] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/16 19:52:28     16] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[02/16 19:52:28     16] (I)       Before initializing earlyGlobalRoute syMemory usage = 810.0 MB
[02/16 19:52:28     16] (I)       Layer1  viaCost=300.00
[02/16 19:52:28     16] (I)       Layer2  viaCost=100.00
[02/16 19:52:28     16] (I)       Layer3  viaCost=100.00
[02/16 19:52:28     16] (I)       Layer4  viaCost=100.00
[02/16 19:52:28     16] (I)       Layer5  viaCost=100.00
[02/16 19:52:28     16] (I)       Layer6  viaCost=200.00
[02/16 19:52:28     16] (I)       Layer7  viaCost=100.00
[02/16 19:52:28     16] (I)       ---------------------Grid Graph Info--------------------
[02/16 19:52:28     16] (I)       routing area        :  (0, 0) - (81600, 76000)
[02/16 19:52:28     16] (I)       core area           :  (20000, 20000) - (61600, 56000)
[02/16 19:52:28     16] (I)       Site Width          :   400  (dbu)
[02/16 19:52:28     16] (I)       Row Height          :  3600  (dbu)
[02/16 19:52:28     16] (I)       GCell Width         :  3600  (dbu)
[02/16 19:52:28     16] (I)       GCell Height        :  3600  (dbu)
[02/16 19:52:28     16] (I)       grid                :    23    21     8
[02/16 19:52:28     16] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/16 19:52:28     16] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/16 19:52:28     16] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/16 19:52:28     16] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/16 19:52:28     16] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/16 19:52:28     16] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[02/16 19:52:28     16] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/16 19:52:28     16] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/16 19:52:28     16] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/16 19:52:28     16] (I)       --------------------------------------------------------
[02/16 19:52:28     16] 
[02/16 19:52:28     16] [NR-eagl] ============ Routing rule table ============
[02/16 19:52:28     16] [NR-eagl] Rule id 0. Nets 47 
[02/16 19:52:28     16] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/16 19:52:28     16] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/16 19:52:28     16] [NR-eagl] ========================================
[02/16 19:52:28     16] [NR-eagl] 
[02/16 19:52:28     16] (I)       After initializing earlyGlobalRoute syMemory usage = 810.0 MB
[02/16 19:52:28     16] (I)       Loading and dumping file time : 0.00 seconds
[02/16 19:52:28     16] (I)       ============= Initialization =============
[02/16 19:52:28     16] (I)       total 2D Cap : 20199 = (9384 H, 10815 V)
[02/16 19:52:28     16] [NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/16 19:52:28     16] (I)       ============  Phase 1a Route ============
[02/16 19:52:28     16] (I)       Phase 1a runs 0.00 seconds
[02/16 19:52:28     16] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:52:28     16] (I)       
[02/16 19:52:28     16] (I)       ============  Phase 1b Route ============
[02/16 19:52:28     16] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:52:28     16] (I)       
[02/16 19:52:28     16] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.086000e+02um
[02/16 19:52:28     16] (I)       ============  Phase 1c Route ============
[02/16 19:52:28     16] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:52:28     16] (I)       
[02/16 19:52:28     16] (I)       ============  Phase 1d Route ============
[02/16 19:52:28     16] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:52:28     16] (I)       
[02/16 19:52:28     16] (I)       ============  Phase 1e Route ============
[02/16 19:52:28     16] (I)       Phase 1e runs 0.00 seconds
[02/16 19:52:28     16] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:52:28     16] (I)       
[02/16 19:52:28     16] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.086000e+02um
[02/16 19:52:28     16] [NR-eagl] 
[02/16 19:52:28     16] (I)       ============  Phase 1l Route ============
[02/16 19:52:28     16] (I)       dpBasedLA: time=0.00  totalOF=7  totalVia=187  totalWL=227  total(Via+WL)=414 
[02/16 19:52:28     16] (I)       Total Global Routing Runtime: 0.00 seconds
[02/16 19:52:28     16] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/16 19:52:28     16] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/16 19:52:28     16] (I)       
[02/16 19:52:28     16] (I)       ============= track Assignment ============
[02/16 19:52:28     16] (I)       extract Global 3D Wires
[02/16 19:52:28     16] (I)       Extract Global WL : time=0.00
[02/16 19:52:28     16] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/16 19:52:28     16] (I)       Initialization real time=0.00 seconds
[02/16 19:52:28     16] (I)       Kernel real time=0.00 seconds
[02/16 19:52:28     16] (I)       End Greedy Track Assignment
[02/16 19:52:28     16] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98
[02/16 19:52:28     16] [NR-eagl] Layer2(M2)(V) length: 1.624000e+02um, number of vias: 124
[02/16 19:52:28     16] [NR-eagl] Layer3(M3)(H) length: 2.044000e+02um, number of vias: 12
[02/16 19:52:28     16] [NR-eagl] Layer4(M4)(V) length: 2.240000e+01um, number of vias: 8
[02/16 19:52:28     16] [NR-eagl] Layer5(M5)(H) length: 4.995000e-01um, number of vias: 8
[02/16 19:52:28     16] [NR-eagl] Layer6(M6)(V) length: 5.320000e+01um, number of vias: 0
[02/16 19:52:28     16] [NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[02/16 19:52:28     16] [NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[02/16 19:52:28     16] [NR-eagl] Total length: 4.428995e+02um, number of vias: 250
[02/16 19:52:28     16] [NR-eagl] End Peak syMemory usage = 810.0 MB
[02/16 19:52:28     16] [NR-eagl] Early Global Router Kernel+IO runtime : 0.01 seconds
[02/16 19:52:28     16] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 810.0M **
[02/16 19:52:28     16] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 19:52:28     16] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[02/16 19:52:28     16] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/16 19:52:28     16] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/16 19:52:28     16] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/16 19:52:28     16] -setupDynamicPowerViewAsDefaultView false
[02/16 19:52:28     16]                                            # bool, default=false, private
[02/16 19:52:28     16] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/16 19:52:28     16] #spOpts: N=65 
[02/16 19:52:28     16] Core basic site is core
[02/16 19:52:28     16] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:52:28     16] #spOpts: N=65 mergeVia=F 
[02/16 19:52:28     16] GigaOpt running with 1 threads.
[02/16 19:52:28     16] Info: 1 threads available for lower-level modules during optimization.
[02/16 19:52:28     16] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[02/16 19:52:28     16] 	Cell FILL1_LL, site bcore.
[02/16 19:52:28     16] 	Cell FILL_NW_HH, site bcore.
[02/16 19:52:28     16] 	Cell FILL_NW_LL, site bcore.
[02/16 19:52:28     16] 	Cell GFILL, site gacore.
[02/16 19:52:28     16] 	Cell GFILL10, site gacore.
[02/16 19:52:28     16] 	Cell GFILL2, site gacore.
[02/16 19:52:28     16] 	Cell GFILL3, site gacore.
[02/16 19:52:28     16] 	Cell GFILL4, site gacore.
[02/16 19:52:28     16] 	Cell LVLLHCD1, site bcore.
[02/16 19:52:28     16] 	Cell LVLLHCD2, site bcore.
[02/16 19:52:28     16] 	Cell LVLLHCD4, site bcore.
[02/16 19:52:28     16] 	Cell LVLLHCD8, site bcore.
[02/16 19:52:28     16] 	Cell LVLLHD1, site bcore.
[02/16 19:52:28     16] 	Cell LVLLHD2, site bcore.
[02/16 19:52:28     16] 	Cell LVLLHD4, site bcore.
[02/16 19:52:28     16] 	Cell LVLLHD8, site bcore.
[02/16 19:52:28     16] .
[02/16 19:52:28     16] Summary for sequential cells idenfication: 
[02/16 19:52:28     16] Identified SBFF number: 199
[02/16 19:52:28     16] Identified MBFF number: 0
[02/16 19:52:28     16] Not identified SBFF number: 0
[02/16 19:52:28     16] Not identified MBFF number: 0
[02/16 19:52:28     16] Number of sequential cells which are not FFs: 104
[02/16 19:52:28     16] 
[02/16 19:52:28     16] Updating RC grid for preRoute extraction ...
[02/16 19:52:28     16] Initializing multi-corner capacitance tables ... 
[02/16 19:52:28     16] Initializing multi-corner resistance tables ...
[02/16 19:52:28     16] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[02/16 19:52:28     16] Type 'man IMPTS-403' for more detail.
[02/16 19:52:29     17] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 835.1M, totSessionCpu=0:00:18 **
[02/16 19:52:29     17] Added -handlePreroute to trialRouteMode
[02/16 19:52:29     17] *** optDesign -preCTS ***
[02/16 19:52:29     17] DRC Margin: user margin 0.0; extra margin 0.2
[02/16 19:52:29     17] Setup Target Slack: user slack 0; extra slack 0.1
[02/16 19:52:29     17] Hold Target Slack: user slack 0
[02/16 19:52:29     17] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/16 19:52:29     17] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/16 19:52:29     17] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/16 19:52:29     17] -setupDynamicPowerViewAsDefaultView false
[02/16 19:52:29     17]                                            # bool, default=false, private
[02/16 19:52:29     18] Start to check current routing status for nets...
[02/16 19:52:29     18] Using hname+ instead name for net compare
[02/16 19:52:29     18] All nets are already routed correctly.
[02/16 19:52:29     18] End to check current routing status for nets (mem=836.1M)
[02/16 19:52:29     18] Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
[02/16 19:52:29     18] PreRoute RC Extraction called for design add.
[02/16 19:52:29     18] RC Extraction called in multi-corner(2) mode.
[02/16 19:52:29     18] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:52:29     18] RCMode: PreRoute
[02/16 19:52:29     18]       RC Corner Indexes            0       1   
[02/16 19:52:29     18] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:52:29     18] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:29     18] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:29     18] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:29     18] Shrink Factor                : 1.00000
[02/16 19:52:29     18] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 19:52:29     18] Using capacitance table file ...
[02/16 19:52:29     18] Updating RC grid for preRoute extraction ...
[02/16 19:52:29     18] Initializing multi-corner capacitance tables ... 
[02/16 19:52:29     18] Initializing multi-corner resistance tables ...
[02/16 19:52:29     18] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 834.910M)
[02/16 19:52:29     18] ** Profile ** Start :  cpu=0:00:00.0, mem=834.9M
[02/16 19:52:29     18] ** Profile ** Other data :  cpu=0:00:00.0, mem=834.9M
[02/16 19:52:29     18] #################################################################################
[02/16 19:52:29     18] # Design Stage: PreRoute
[02/16 19:52:29     18] # Design Name: add
[02/16 19:52:29     18] # Design Mode: 65nm
[02/16 19:52:29     18] # Analysis Mode: MMMC Non-OCV 
[02/16 19:52:29     18] # Parasitics Mode: No SPEF/RCDB
[02/16 19:52:29     18] # Signoff Settings: SI Off 
[02/16 19:52:29     18] #################################################################################
[02/16 19:52:29     18] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:52:29     18] Calculate delays in BcWc mode...
[02/16 19:52:30     18] Topological Sorting (CPU = 0:00:00.0, MEM = 854.8M, InitMEM = 854.8M)
[02/16 19:52:30     18] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:52:30     18] End delay calculation. (MEM=932.129 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:52:30     18] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 932.1M) ***
[02/16 19:52:30     18] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:00:18.2 mem=932.1M)
[02/16 19:52:30     18] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=932.1M
[02/16 19:52:30     18] ** Profile ** DRVs :  cpu=0:00:00.0, mem=932.1M
[02/16 19:52:30     18] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.426  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=932.1M
[02/16 19:52:30     18] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 876.9M, totSessionCpu=0:00:18 **
[02/16 19:52:30     18] ** INFO : this run is activating medium effort placeOptDesign flow
[02/16 19:52:30     18] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:52:30     18] #spOpts: N=65 mergeVia=F 
[02/16 19:52:30     18] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:52:30     18] #spOpts: N=65 mergeVia=F 
[02/16 19:52:30     18] *** Starting optimizing excluded clock nets MEM= 876.9M) ***
[02/16 19:52:30     18] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 876.9M) ***
[02/16 19:52:30     18] 
[02/16 19:52:30     18] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Type 'man IMPOPT-3663' for more detail.
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Power view               = WC_VIEW
[02/16 19:52:30     18] Number of VT partitions  = 2
[02/16 19:52:30     18] Standard cells in design = 811
[02/16 19:52:30     18] Instances in design      = 28
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Instance distribution across the VT partitions:
[02/16 19:52:30     18] 
[02/16 19:52:30     18]  LVT : inst = 1 (3.6%), cells = 335 (41%)
[02/16 19:52:30     18]    Lib tcbn65gpluswc        : inst = 1 (3.6%)
[02/16 19:52:30     18] 
[02/16 19:52:30     18]  HVT : inst = 27 (96.4%), cells = 457 (56%)
[02/16 19:52:30     18]    Lib tcbn65gpluswc        : inst = 27 (96.4%)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Reporting took 0 sec
[02/16 19:52:30     18] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:52:30     18] optDesignOneStep: Leakage Power Flow
[02/16 19:52:30     18] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:52:30     18] Info: 1 clock net  excluded from IPO operation.
[02/16 19:52:30     18] Design State:
[02/16 19:52:30     18]     #signal nets       :  47
[02/16 19:52:30     18]     #routed signal nets:  0
[02/16 19:52:30     18]     #clock nets        :  0
[02/16 19:52:30     18]     #routed clock nets :  0
[02/16 19:52:30     18] OptMgr: Begin leakage power optimization
[02/16 19:52:30     18] OptMgr: Number of active setup views: 1
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Power Net Detected:
[02/16 19:52:30     18]     Voltage	    Name
[02/16 19:52:30     18]     0.00V	    VSS
[02/16 19:52:30     18]     0.90V	    VDD
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Power Analysis
[02/16 19:52:30     18] 
[02/16 19:52:30     18]     0.00V	    VSS
[02/16 19:52:30     18]     0.90V	    VDD
[02/16 19:52:30     18] Begin Processing Timing Library for Power Calculation
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Processing Timing Library for Power Calculation
[02/16 19:52:30     18] 
[02/16 19:52:30     18] 
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Processing Power Net/Grid for Power Calculation
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=681.59MB/681.59MB)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Processing Timing Window Data for Power Calculation
[02/16 19:52:30     18] 
[02/16 19:52:30     18] clk(833.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=681.71MB/681.71MB)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Processing User Attributes
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=681.74MB/681.74MB)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Processing Signal Activity
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=681.95MB/681.95MB)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Power Computation
[02/16 19:52:30     18] 
[02/16 19:52:30     18]       ----------------------------------------------------------
[02/16 19:52:30     18]       # of cell(s) missing both power/leakage table: 0
[02/16 19:52:30     18]       # of cell(s) missing power table: 0
[02/16 19:52:30     18]       # of cell(s) missing leakage table: 0
[02/16 19:52:30     18]       # of MSMV cell(s) missing power_level: 0
[02/16 19:52:30     18]       ----------------------------------------------------------
[02/16 19:52:30     18] 
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=682.11MB/682.11MB)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Processing User Attributes
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=682.11MB/682.11MB)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=682.14MB/682.14MB)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] OptMgr: Optimization mode is pre-route
[02/16 19:52:30     18] OptMgr: current WNS: 0.326 ns
[02/16 19:52:30     18] OptMgr: Using aggressive mode for Force Mode
[02/16 19:52:30     18] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:52:30     18] #spOpts: N=65 mergeVia=F 
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Design leakage power (state independent) = 0.002 mW
[02/16 19:52:30     18] Resizable instances =     28 (100.0%), leakage = 0.002 mW (100.0%)
[02/16 19:52:30     18] Leakage power distribution among resizable instances:
[02/16 19:52:30     18]  Total LVT =      1 ( 3.6%), lkg = 0.000 mW ( 1.4%)
[02/16 19:52:30     18]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:52:30     18]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:52:30     18]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:52:30     18]  Total HVT =     27 (96.4%), lkg = 0.002 mW (98.6%)
[02/16 19:52:30     18]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] OptMgr: Begin forced downsizing
[02/16 19:52:30     18] OptMgr: 3 instances resized in force mode
[02/16 19:52:30     18] OptMgr: Updating timing
[02/16 19:52:30     18] OptMgr: Design WNS: 0.262 ns
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Design leakage power (state independent) = 0.002 mW
[02/16 19:52:30     18] Resizable instances =     28 (100.0%), leakage = 0.002 mW (100.0%)
[02/16 19:52:30     18] Leakage power distribution among resizable instances:
[02/16 19:52:30     18]  Total LVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:52:30     18]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:52:30     18]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:52:30     18]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:52:30     18]  Total HVT =     28 (100.0%), lkg = 0.002 mW (100.0%)
[02/16 19:52:30     18]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Summary: cell sizing
[02/16 19:52:30     18] 
[02/16 19:52:30     18]  3 instances changed cell type
[02/16 19:52:30     18] 
[02/16 19:52:30     18]                        UpSize    DownSize   SameSize   Total
[02/16 19:52:30     18]                        ------    --------   --------   -----
[02/16 19:52:30     18]     Sequential            0          0          0          0
[02/16 19:52:30     18]  Combinational            0          0          3          3
[02/16 19:52:30     18] 
[02/16 19:52:30     18]     1 instances changed cell type from        AN2D0   to    CKAN2D0
[02/16 19:52:30     18]     1 instances changed cell type from       AN2XD1   to    CKAN2D0
[02/16 19:52:30     18]     1 instances changed cell type from      IAO21D1   to    IAO21D0
[02/16 19:52:30     18]   checkSum: 3
[02/16 19:52:30     18] 
[02/16 19:52:30     18] 
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Power Analysis
[02/16 19:52:30     18] 
[02/16 19:52:30     18]     0.00V	    VSS
[02/16 19:52:30     18]     0.90V	    VDD
[02/16 19:52:30     18] Begin Processing Timing Library for Power Calculation
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Processing Timing Library for Power Calculation
[02/16 19:52:30     18] 
[02/16 19:52:30     18] 
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Processing Power Net/Grid for Power Calculation
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=684.32MB/684.32MB)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Processing Timing Window Data for Power Calculation
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=684.32MB/684.32MB)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Processing User Attributes
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=684.32MB/684.32MB)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Processing Signal Activity
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=684.32MB/684.32MB)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Power Computation
[02/16 19:52:30     18] 
[02/16 19:52:30     18]       ----------------------------------------------------------
[02/16 19:52:30     18]       # of cell(s) missing both power/leakage table: 0
[02/16 19:52:30     18]       # of cell(s) missing power table: 0
[02/16 19:52:30     18]       # of cell(s) missing leakage table: 0
[02/16 19:52:30     18]       # of MSMV cell(s) missing power_level: 0
[02/16 19:52:30     18]       ----------------------------------------------------------
[02/16 19:52:30     18] 
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=684.32MB/684.32MB)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Begin Processing User Attributes
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=684.32MB/684.32MB)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=684.32MB/684.32MB)
[02/16 19:52:30     18] 
[02/16 19:52:30     18] OptMgr: Leakage power optimization took: 0 seconds
[02/16 19:52:30     18] OptMgr: End leakage power optimization
[02/16 19:52:30     18] The useful skew maximum allowed delay is: 0.24
[02/16 19:52:30     18] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:52:30     18] optDesignOneStep: Leakage Power Flow
[02/16 19:52:30     18] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:52:30     18] Info: 1 clock net  excluded from IPO operation.
[02/16 19:52:31     20] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:52:31     20] #spOpts: N=65 
[02/16 19:52:31     20] *info: There are 18 candidate Buffer cells
[02/16 19:52:31     20] *info: There are 18 candidate Inverter cells
[02/16 19:52:33     21] 
[02/16 19:52:33     21] Netlist preparation processing... 
[02/16 19:52:33     21] 
[02/16 19:52:33     21] Constant propagation run...
[02/16 19:52:33     21] CPU of constant propagation run : 0:00:00.0 (mem :1040.1M)
[02/16 19:52:33     21] 
[02/16 19:52:33     21] Dangling output instance removal run...
[02/16 19:52:33     21] CPU of dangling output instance removal run : 0:00:00.0 (mem :1040.1M)
[02/16 19:52:33     21] 
[02/16 19:52:33     21] Dont care observability instance removal run...
[02/16 19:52:33     21] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1040.1M)
[02/16 19:52:33     21] 
[02/16 19:52:33     21] Removed instances... 
[02/16 19:52:33     21] 
[02/16 19:52:33     21] Replaced instances... 
[02/16 19:52:33     21] 
[02/16 19:52:33     21] Removed 0 instance
[02/16 19:52:33     21] 	CPU for removing db instances : 0:00:00.0 (mem :1040.1M)
[02/16 19:52:33     21] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1040.1M)
[02/16 19:52:33     21] CPU of: netlist preparation :0:00:00.0 (mem :1040.1M)
[02/16 19:52:33     21] 
[02/16 19:52:33     21] Mark undriven nets with IPOIgnored run...
[02/16 19:52:33     21] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1040.1M)
[02/16 19:52:33     21] *info: Marking 0 isolation instances dont touch
[02/16 19:52:33     21] *info: Marking 0 level shifter instances dont touch
[02/16 19:52:33     21] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:52:33     21] #spOpts: N=65 mergeVia=F 
[02/16 19:52:33     21] 
[02/16 19:52:33     21] Completed downsize cell map
[02/16 19:52:33     21] Forced downsizing resized 0 out of 28 instances
[02/16 19:52:33     21]      #inst not ok to resize: 0
[02/16 19:52:33     21]      #inst with no smaller cells: 28
[02/16 19:52:33     21] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:52:33     21] optDesignOneStep: Leakage Power Flow
[02/16 19:52:33     21] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:52:33     21] Info: 1 clock net  excluded from IPO operation.
[02/16 19:52:33     21] Begin: Area Reclaim Optimization
[02/16 19:52:34     22] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:52:34     22] #spOpts: N=65 mergeVia=F 
[02/16 19:52:34     22] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.81
[02/16 19:52:34     22] +----------+---------+--------+--------+------------+--------+
[02/16 19:52:34     22] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 19:52:34     22] +----------+---------+--------+--------+------------+--------+
[02/16 19:52:34     22] |    49.81%|        -|   0.000|   0.000|   0:00:00.0| 1107.0M|
[02/16 19:52:34     22] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1107.0M|
[02/16 19:52:34     22] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1107.0M|
[02/16 19:52:34     22] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1107.0M|
[02/16 19:52:34     22] +----------+---------+--------+--------+------------+--------+
[02/16 19:52:34     22] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.81
[02/16 19:52:34     22] 
[02/16 19:52:34     22] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/16 19:52:34     22] --------------------------------------------------------------
[02/16 19:52:34     22] |                                   | Total     | Sequential |
[02/16 19:52:34     22] --------------------------------------------------------------
[02/16 19:52:34     22] | Num insts resized                 |       0  |       0    |
[02/16 19:52:34     22] | Num insts undone                  |       0  |       0    |
[02/16 19:52:34     22] | Num insts Downsized               |       0  |       0    |
[02/16 19:52:34     22] | Num insts Samesized               |       0  |       0    |
[02/16 19:52:34     22] | Num insts Upsized                 |       0  |       0    |
[02/16 19:52:34     22] | Num multiple commits+uncommits    |       0  |       -    |
[02/16 19:52:34     22] --------------------------------------------------------------
[02/16 19:52:34     22] **** Begin NDR-Layer Usage Statistics ****
[02/16 19:52:34     22] 0 Ndr or Layer constraints added by optimization 
[02/16 19:52:34     22] **** End NDR-Layer Usage Statistics ****
[02/16 19:52:34     22] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[02/16 19:52:34     22] Executing incremental physical updates
[02/16 19:52:34     22] Executing incremental physical updates
[02/16 19:52:34     22] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=949.49M, totSessionCpu=0:00:23).
[02/16 19:52:34     22] Leakage Power Opt: re-selecting buf/inv list 
[02/16 19:52:34     22] Summary for sequential cells idenfication: 
[02/16 19:52:34     22] Identified SBFF number: 199
[02/16 19:52:34     22] Identified MBFF number: 0
[02/16 19:52:34     22] Not identified SBFF number: 0
[02/16 19:52:34     22] Not identified MBFF number: 0
[02/16 19:52:34     22] Number of sequential cells which are not FFs: 104
[02/16 19:52:34     22] 
[02/16 19:52:34     23] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:52:34     23] optDesignOneStep: Leakage Power Flow
[02/16 19:52:34     23] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:52:34     23] Begin: GigaOpt Global Optimization
[02/16 19:52:34     23] *info: use new DP (enabled)
[02/16 19:52:34     23] Info: 1 clock net  excluded from IPO operation.
[02/16 19:52:34     23] PhyDesignGrid: maxLocalDensity 1.20
[02/16 19:52:34     23] #spOpts: N=65 
[02/16 19:52:34     23] Summary for sequential cells idenfication: 
[02/16 19:52:34     23] Identified SBFF number: 199
[02/16 19:52:34     23] Identified MBFF number: 0
[02/16 19:52:34     23] Not identified SBFF number: 0
[02/16 19:52:34     23] Not identified MBFF number: 0
[02/16 19:52:34     23] Number of sequential cells which are not FFs: 104
[02/16 19:52:34     23] 
[02/16 19:52:37     26] *info: 1 clock net excluded
[02/16 19:52:37     26] *info: 2 special nets excluded.
[02/16 19:52:37     26] *info: 2 no-driver nets excluded.
[02/16 19:52:39     27] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[02/16 19:52:39     27] +--------+--------+----------+------------+--------+----------+---------+---------------+
[02/16 19:52:39     27] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/16 19:52:39     27] +--------+--------+----------+------------+--------+----------+---------+---------------+
[02/16 19:52:39     27] |   0.000|   0.000|    49.81%|   0:00:00.0| 1099.0M|   WC_VIEW|       NA| NA            |
[02/16 19:52:39     27] +--------+--------+----------+------------+--------+----------+---------+---------------+
[02/16 19:52:39     27] 
[02/16 19:52:39     27] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1099.0M) ***
[02/16 19:52:39     27] 
[02/16 19:52:39     27] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1099.0M) ***
[02/16 19:52:39     27] **** Begin NDR-Layer Usage Statistics ****
[02/16 19:52:39     27] 0 Ndr or Layer constraints added by optimization 
[02/16 19:52:39     27] **** End NDR-Layer Usage Statistics ****
[02/16 19:52:39     27] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[02/16 19:52:39     27] End: GigaOpt Global Optimization
[02/16 19:52:39     27] Leakage Power Opt: resetting the buf/inv selection
[02/16 19:52:39     27] 
[02/16 19:52:39     27] Active setup views:
[02/16 19:52:39     27]  WC_VIEW
[02/16 19:52:39     27]   Dominating endpoints: 0
[02/16 19:52:39     27]   Dominating TNS: -0.000
[02/16 19:52:39     27] 
[02/16 19:52:39     27] *** Timing Is met
[02/16 19:52:39     27] *** Check timing (0:00:00.0)
[02/16 19:52:39     27] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:52:39     27] optDesignOneStep: Leakage Power Flow
[02/16 19:52:39     27] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:52:39     27] Info: 1 clock net  excluded from IPO operation.
[02/16 19:52:39     27] setup target slack: 0.1
[02/16 19:52:39     27] extra slack: 0.1
[02/16 19:52:39     27] std delay: 0.0142
[02/16 19:52:39     27] real setup target slack: 0.0142
[02/16 19:52:39     27] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:52:39     27] #spOpts: N=65 
[02/16 19:52:39     27] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/16 19:52:39     27] [NR-eagl] Started earlyGlobalRoute kernel
[02/16 19:52:39     27] [NR-eagl] Initial Peak syMemory usage = 959.5 MB
[02/16 19:52:39     27] (I)       Reading DB...
[02/16 19:52:39     27] (I)       congestionReportName   : 
[02/16 19:52:39     27] (I)       buildTerm2TermWires    : 0
[02/16 19:52:39     27] (I)       doTrackAssignment      : 1
[02/16 19:52:39     27] (I)       dumpBookshelfFiles     : 0
[02/16 19:52:39     27] (I)       numThreads             : 1
[02/16 19:52:39     27] [NR-eagl] honorMsvRouteConstraint: false
[02/16 19:52:39     27] (I)       honorPin               : false
[02/16 19:52:39     27] (I)       honorPinGuide          : true
[02/16 19:52:39     27] (I)       honorPartition         : false
[02/16 19:52:39     27] (I)       allowPartitionCrossover: false
[02/16 19:52:39     27] (I)       honorSingleEntry       : true
[02/16 19:52:39     27] (I)       honorSingleEntryStrong : true
[02/16 19:52:39     27] (I)       handleViaSpacingRule   : false
[02/16 19:52:39     27] (I)       PDConstraint           : none
[02/16 19:52:39     27] (I)       expBetterNDRHandling   : false
[02/16 19:52:39     27] [NR-eagl] honorClockSpecNDR      : 0
[02/16 19:52:39     27] (I)       routingEffortLevel     : 3
[02/16 19:52:39     27] [NR-eagl] minRouteLayer          : 2
[02/16 19:52:39     27] [NR-eagl] maxRouteLayer          : 2147483647
[02/16 19:52:39     27] (I)       numRowsPerGCell        : 1
[02/16 19:52:39     27] (I)       speedUpLargeDesign     : 0
[02/16 19:52:39     27] (I)       speedUpBlkViolationClean: 0
[02/16 19:52:39     27] (I)       multiThreadingTA       : 0
[02/16 19:52:39     27] (I)       blockedPinEscape       : 1
[02/16 19:52:39     27] (I)       blkAwareLayerSwitching : 0
[02/16 19:52:39     27] (I)       betterClockWireModeling: 1
[02/16 19:52:39     27] (I)       punchThroughDistance   : 500.00
[02/16 19:52:39     27] (I)       scenicBound            : 1.15
[02/16 19:52:39     27] (I)       maxScenicToAvoidBlk    : 100.00
[02/16 19:52:39     27] (I)       source-to-sink ratio   : 0.00
[02/16 19:52:39     27] (I)       targetCongestionRatioH : 1.00
[02/16 19:52:39     27] (I)       targetCongestionRatioV : 1.00
[02/16 19:52:39     27] (I)       layerCongestionRatio   : 0.70
[02/16 19:52:39     27] (I)       m1CongestionRatio      : 0.10
[02/16 19:52:39     27] (I)       m2m3CongestionRatio    : 0.70
[02/16 19:52:39     27] (I)       localRouteEffort       : 1.00
[02/16 19:52:39     27] (I)       numSitesBlockedByOneVia: 8.00
[02/16 19:52:39     27] (I)       supplyScaleFactorH     : 1.00
[02/16 19:52:39     27] (I)       supplyScaleFactorV     : 1.00
[02/16 19:52:39     27] (I)       highlight3DOverflowFactor: 0.00
[02/16 19:52:39     27] (I)       doubleCutViaModelingRatio: 0.00
[02/16 19:52:39     27] (I)       blockTrack             : 
[02/16 19:52:39     27] (I)       readTROption           : true
[02/16 19:52:39     27] (I)       extraSpacingBothSide   : false
[02/16 19:52:39     27] [NR-eagl] numTracksPerClockWire  : 0
[02/16 19:52:39     27] (I)       routeSelectedNetsOnly  : false
[02/16 19:52:39     27] (I)       before initializing RouteDB syMemory usage = 959.5 MB
[02/16 19:52:39     27] (I)       starting read tracks
[02/16 19:52:39     27] (I)       build grid graph
[02/16 19:52:39     27] (I)       build grid graph start
[02/16 19:52:39     27] [NR-eagl] Layer1 has no routable track
[02/16 19:52:39     27] [NR-eagl] Layer2 has single uniform track structure
[02/16 19:52:39     27] [NR-eagl] Layer3 has single uniform track structure
[02/16 19:52:39     27] [NR-eagl] Layer4 has single uniform track structure
[02/16 19:52:39     27] [NR-eagl] Layer5 has single uniform track structure
[02/16 19:52:39     27] [NR-eagl] Layer6 has single uniform track structure
[02/16 19:52:39     27] [NR-eagl] Layer7 has single uniform track structure
[02/16 19:52:39     27] [NR-eagl] Layer8 has single uniform track structure
[02/16 19:52:39     27] (I)       build grid graph end
[02/16 19:52:39     27] (I)       Layer1   numNetMinLayer=47
[02/16 19:52:39     27] (I)       Layer2   numNetMinLayer=0
[02/16 19:52:39     27] (I)       Layer3   numNetMinLayer=0
[02/16 19:52:39     27] (I)       Layer4   numNetMinLayer=0
[02/16 19:52:39     27] (I)       Layer5   numNetMinLayer=0
[02/16 19:52:39     27] (I)       Layer6   numNetMinLayer=0
[02/16 19:52:39     27] (I)       Layer7   numNetMinLayer=0
[02/16 19:52:39     27] (I)       Layer8   numNetMinLayer=0
[02/16 19:52:39     27] (I)       numViaLayers=7
[02/16 19:52:39     27] (I)       end build via table
[02/16 19:52:39     27] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[02/16 19:52:39     27] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/16 19:52:39     27] (I)       readDataFromPlaceDB
[02/16 19:52:39     27] (I)       Read net information..
[02/16 19:52:39     27] [NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[02/16 19:52:39     27] (I)       Read testcase time = 0.000 seconds
[02/16 19:52:39     27] 
[02/16 19:52:39     27] (I)       totalPins=117  totalGlobalPin=109 (93.16%)
[02/16 19:52:39     27] (I)       Model blockage into capacity
[02/16 19:52:39     27] (I)       Read numBlocks=128  numPreroutedWires=0  numCapScreens=0
[02/16 19:52:39     27] (I)       blocked area on Layer1 : 0  (0.00%)
[02/16 19:52:39     27] (I)       blocked area on Layer2 : 3048915200  (49.16%)
[02/16 19:52:39     27] (I)       blocked area on Layer3 : 418352000  (6.75%)
[02/16 19:52:39     27] (I)       blocked area on Layer4 : 1974097600  (31.83%)
[02/16 19:52:39     27] (I)       blocked area on Layer5 : 0  (0.00%)
[02/16 19:52:39     27] (I)       blocked area on Layer6 : 0  (0.00%)
[02/16 19:52:39     27] (I)       blocked area on Layer7 : 0  (0.00%)
[02/16 19:52:39     27] (I)       blocked area on Layer8 : 0  (0.00%)
[02/16 19:52:39     27] (I)       Modeling time = 0.000 seconds
[02/16 19:52:39     27] 
[02/16 19:52:39     27] (I)       Number of ignored nets = 0
[02/16 19:52:39     27] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/16 19:52:39     27] (I)       Number of clock nets = 1.  Ignored: No
[02/16 19:52:39     27] (I)       Number of analog nets = 0.  Ignored: Yes
[02/16 19:52:39     27] (I)       Number of special nets = 0.  Ignored: Yes
[02/16 19:52:39     27] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/16 19:52:39     27] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/16 19:52:39     27] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/16 19:52:39     27] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/16 19:52:39     27] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/16 19:52:39     27] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[02/16 19:52:39     27] (I)       Before initializing earlyGlobalRoute syMemory usage = 959.5 MB
[02/16 19:52:39     27] (I)       Layer1  viaCost=300.00
[02/16 19:52:39     27] (I)       Layer2  viaCost=100.00
[02/16 19:52:39     27] (I)       Layer3  viaCost=100.00
[02/16 19:52:39     27] (I)       Layer4  viaCost=100.00
[02/16 19:52:39     27] (I)       Layer5  viaCost=100.00
[02/16 19:52:39     27] (I)       Layer6  viaCost=200.00
[02/16 19:52:39     27] (I)       Layer7  viaCost=100.00
[02/16 19:52:39     27] (I)       ---------------------Grid Graph Info--------------------
[02/16 19:52:39     27] (I)       routing area        :  (0, 0) - (81600, 76000)
[02/16 19:52:39     27] (I)       core area           :  (20000, 20000) - (61600, 56000)
[02/16 19:52:39     27] (I)       Site Width          :   400  (dbu)
[02/16 19:52:39     27] (I)       Row Height          :  3600  (dbu)
[02/16 19:52:39     27] (I)       GCell Width         :  3600  (dbu)
[02/16 19:52:39     27] (I)       GCell Height        :  3600  (dbu)
[02/16 19:52:39     27] (I)       grid                :    23    21     8
[02/16 19:52:39     27] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/16 19:52:39     27] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/16 19:52:39     27] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/16 19:52:39     27] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/16 19:52:39     27] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/16 19:52:39     27] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[02/16 19:52:39     27] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/16 19:52:39     27] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/16 19:52:39     27] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/16 19:52:39     27] (I)       --------------------------------------------------------
[02/16 19:52:39     27] 
[02/16 19:52:39     27] [NR-eagl] ============ Routing rule table ============
[02/16 19:52:39     27] [NR-eagl] Rule id 0. Nets 47 
[02/16 19:52:39     27] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/16 19:52:39     27] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/16 19:52:39     27] [NR-eagl] ========================================
[02/16 19:52:39     27] [NR-eagl] 
[02/16 19:52:39     27] (I)       After initializing earlyGlobalRoute syMemory usage = 959.5 MB
[02/16 19:52:39     27] (I)       Loading and dumping file time : 0.01 seconds
[02/16 19:52:39     27] (I)       ============= Initialization =============
[02/16 19:52:39     27] (I)       total 2D Cap : 20199 = (9384 H, 10815 V)
[02/16 19:52:39     27] [NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/16 19:52:39     27] (I)       ============  Phase 1a Route ============
[02/16 19:52:39     27] (I)       Phase 1a runs 0.00 seconds
[02/16 19:52:39     27] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:52:39     27] (I)       
[02/16 19:52:39     27] (I)       ============  Phase 1b Route ============
[02/16 19:52:39     27] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:52:39     27] (I)       
[02/16 19:52:39     27] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.086000e+02um
[02/16 19:52:39     27] (I)       ============  Phase 1c Route ============
[02/16 19:52:39     27] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:52:39     27] (I)       
[02/16 19:52:39     27] (I)       ============  Phase 1d Route ============
[02/16 19:52:39     27] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:52:39     27] (I)       
[02/16 19:52:39     27] (I)       ============  Phase 1e Route ============
[02/16 19:52:39     27] (I)       Phase 1e runs 0.00 seconds
[02/16 19:52:39     27] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:52:39     27] (I)       
[02/16 19:52:39     27] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.086000e+02um
[02/16 19:52:39     27] [NR-eagl] 
[02/16 19:52:39     27] (I)       ============  Phase 1l Route ============
[02/16 19:52:39     27] (I)       dpBasedLA: time=0.00  totalOF=7  totalVia=187  totalWL=227  total(Via+WL)=414 
[02/16 19:52:39     27] (I)       Total Global Routing Runtime: 0.00 seconds
[02/16 19:52:39     27] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/16 19:52:39     27] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/16 19:52:39     27] (I)       
[02/16 19:52:39     27] [NR-eagl] End Peak syMemory usage = 959.5 MB
[02/16 19:52:39     27] [NR-eagl] Early Global Router Kernel+IO runtime : 0.01 seconds
[02/16 19:52:39     27] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 19:52:39     27] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/16 19:52:39     27] 
[02/16 19:52:39     27] ** np local hotspot detection info verbose **
[02/16 19:52:39     27] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/16 19:52:39     27] 
[02/16 19:52:39     27] #spOpts: N=65 
[02/16 19:52:39     27] Apply auto density screen in post-place stage.
[02/16 19:52:39     27] Auto density screen increases utilization from 0.498 to 0.498
[02/16 19:52:39     27] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 959.5M
[02/16 19:52:39     27] *** Starting refinePlace (0:00:27.5 mem=959.5M) ***
[02/16 19:52:39     27] Total net bbox length = 4.000e+02 (1.862e+02 2.138e+02) (ext = 2.432e+02)
[02/16 19:52:39     27] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:52:39     27] Density distribution unevenness ratio = 0.720%
[02/16 19:52:39     27] RPlace IncrNP: Rollback Lev = -5
[02/16 19:52:39     27] RPlace: Density =0.502222, incremental np is triggered.
[02/16 19:52:39     27] nrCritNet: 0.00% ( 0 / 47 ) cutoffSlk: 214748364.7ps stdDelay: 14.2ps
[02/16 19:52:40     27] Congestion driven padding in post-place stage.
[02/16 19:52:40     27] Congestion driven padding increases utilization from 0.800 to 0.741
[02/16 19:52:40     27] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 959.5M
[02/16 19:52:40     27] Iteration  6: Total net bbox = 4.940e+02 (2.60e+02 2.34e+02)
[02/16 19:52:40     27]               Est.  stn bbox = 5.244e+02 (2.72e+02 2.53e+02)
[02/16 19:52:40     27]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 959.5M
[02/16 19:52:40     27] Iteration  7: Total net bbox = 4.789e+02 (2.53e+02 2.26e+02)
[02/16 19:52:40     27]               Est.  stn bbox = 5.090e+02 (2.64e+02 2.45e+02)
[02/16 19:52:40     27]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 959.5M
[02/16 19:52:40     27] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:52:40     27] Density distribution unevenness ratio = 0.052%
[02/16 19:52:40     27] RPlace postIncrNP: Density = 0.502222 -> 0.500000.
[02/16 19:52:40     27] RPlace postIncrNP Info: Density distribution changes:
[02/16 19:52:40     27] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:52:40     27] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:52:40     27] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:52:40     27] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:52:40     27] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:52:40     27] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:52:40     27] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:52:40     27] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:01.0, mem=959.5MB) @(0:00:27.5 - 0:00:27.5).
[02/16 19:52:40     27] Move report: incrNP moves 26 insts, mean move: 2.27 um, max move: 5.60 um
[02/16 19:52:40     27] 	Max move on inst (U14): (24.60, 11.80) --> (26.60, 15.40)
[02/16 19:52:40     27] Move report: Timing Driven Placement moves 26 insts, mean move: 2.27 um, max move: 5.60 um
[02/16 19:52:40     27] 	Max move on inst (U14): (24.60, 11.80) --> (26.60, 15.40)
[02/16 19:52:40     27] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 959.5MB
[02/16 19:52:40     27] Starting refinePlace ...
[02/16 19:52:40     27] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:52:40     27] Density distribution unevenness ratio = 0.000%
[02/16 19:52:40     27]   Spread Effort: high, pre-route mode, useDDP on.
[02/16 19:52:40     27] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=959.5MB) @(0:00:27.5 - 0:00:27.5).
[02/16 19:52:40     27] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:52:40     27] wireLenOptFixPriorityInst 0 inst fixed
[02/16 19:52:40     27] Placement tweakage begins.
[02/16 19:52:40     27] wire length = 4.660e+02
[02/16 19:52:40     27] wire length = 4.632e+02
[02/16 19:52:40     27] Placement tweakage ends.
[02/16 19:52:40     27] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:52:40     27] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:52:40     27] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=959.5MB) @(0:00:27.5 - 0:00:27.5).
[02/16 19:52:40     27] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:52:40     27] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 959.5MB
[02/16 19:52:40     27] Statistics of distance of Instance movement in refine placement:
[02/16 19:52:40     27]   maximum (X+Y) =         5.60 um
[02/16 19:52:40     27]   inst (U14) with max move: (24.6, 11.8) -> (26.6, 15.4)
[02/16 19:52:40     27]   mean    (X+Y) =         2.27 um
[02/16 19:52:40     27] Summary Report:
[02/16 19:52:40     27] Instances move: 26 (out of 28 movable)
[02/16 19:52:40     27] Mean displacement: 2.27 um
[02/16 19:52:40     27] Max displacement: 5.60 um (Instance: U14) (24.6, 11.8) -> (26.6, 15.4)
[02/16 19:52:40     27] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
[02/16 19:52:40     27] Total instances moved : 26
[02/16 19:52:40     27] Total net bbox length = 4.172e+02 (1.936e+02 2.236e+02) (ext = 2.456e+02)
[02/16 19:52:40     27] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 959.5MB
[02/16 19:52:40     27] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=959.5MB) @(0:00:27.5 - 0:00:27.5).
[02/16 19:52:40     27] *** Finished refinePlace (0:00:27.5 mem=959.5M) ***
[02/16 19:52:40     27] #spOpts: N=65 
[02/16 19:52:40     27] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:52:40     27] Density distribution unevenness ratio = 0.000%
[02/16 19:52:40     27] Trial Route Overflow 0(H) 0(V)
[02/16 19:52:40     27] Starting congestion repair ...
[02/16 19:52:40     27] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[02/16 19:52:40     27] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/16 19:52:40     27] (I)       Reading DB...
[02/16 19:52:40     27] (I)       congestionReportName   : 
[02/16 19:52:40     27] (I)       buildTerm2TermWires    : 1
[02/16 19:52:40     27] (I)       doTrackAssignment      : 1
[02/16 19:52:40     27] (I)       dumpBookshelfFiles     : 0
[02/16 19:52:40     27] (I)       numThreads             : 1
[02/16 19:52:40     27] [NR-eagl] honorMsvRouteConstraint: false
[02/16 19:52:40     27] (I)       honorPin               : false
[02/16 19:52:40     27] (I)       honorPinGuide          : true
[02/16 19:52:40     27] (I)       honorPartition         : false
[02/16 19:52:40     27] (I)       allowPartitionCrossover: false
[02/16 19:52:40     27] (I)       honorSingleEntry       : true
[02/16 19:52:40     27] (I)       honorSingleEntryStrong : true
[02/16 19:52:40     27] (I)       handleViaSpacingRule   : false
[02/16 19:52:40     27] (I)       PDConstraint           : none
[02/16 19:52:40     27] (I)       expBetterNDRHandling   : false
[02/16 19:52:40     27] [NR-eagl] honorClockSpecNDR      : 0
[02/16 19:52:40     27] (I)       routingEffortLevel     : 3
[02/16 19:52:40     27] [NR-eagl] minRouteLayer          : 2
[02/16 19:52:40     27] [NR-eagl] maxRouteLayer          : 2147483647
[02/16 19:52:40     27] (I)       numRowsPerGCell        : 1
[02/16 19:52:40     27] (I)       speedUpLargeDesign     : 0
[02/16 19:52:40     27] (I)       speedUpBlkViolationClean: 0
[02/16 19:52:40     27] (I)       multiThreadingTA       : 0
[02/16 19:52:40     27] (I)       blockedPinEscape       : 1
[02/16 19:52:40     27] (I)       blkAwareLayerSwitching : 0
[02/16 19:52:40     27] (I)       betterClockWireModeling: 1
[02/16 19:52:40     27] (I)       punchThroughDistance   : 500.00
[02/16 19:52:40     27] (I)       scenicBound            : 1.15
[02/16 19:52:40     27] (I)       maxScenicToAvoidBlk    : 100.00
[02/16 19:52:40     27] (I)       source-to-sink ratio   : 0.00
[02/16 19:52:40     27] (I)       targetCongestionRatioH : 1.00
[02/16 19:52:40     27] (I)       targetCongestionRatioV : 1.00
[02/16 19:52:40     27] (I)       layerCongestionRatio   : 0.70
[02/16 19:52:40     27] (I)       m1CongestionRatio      : 0.10
[02/16 19:52:40     27] (I)       m2m3CongestionRatio    : 0.70
[02/16 19:52:40     27] (I)       localRouteEffort       : 1.00
[02/16 19:52:40     27] (I)       numSitesBlockedByOneVia: 8.00
[02/16 19:52:40     27] (I)       supplyScaleFactorH     : 1.00
[02/16 19:52:40     27] (I)       supplyScaleFactorV     : 1.00
[02/16 19:52:40     27] (I)       highlight3DOverflowFactor: 0.00
[02/16 19:52:40     27] (I)       doubleCutViaModelingRatio: 0.00
[02/16 19:52:40     27] (I)       blockTrack             : 
[02/16 19:52:40     27] (I)       readTROption           : true
[02/16 19:52:40     27] (I)       extraSpacingBothSide   : false
[02/16 19:52:40     27] [NR-eagl] numTracksPerClockWire  : 0
[02/16 19:52:40     27] (I)       routeSelectedNetsOnly  : false
[02/16 19:52:40     27] (I)       before initializing RouteDB syMemory usage = 959.5 MB
[02/16 19:52:40     27] (I)       starting read tracks
[02/16 19:52:40     27] (I)       build grid graph
[02/16 19:52:40     27] (I)       build grid graph start
[02/16 19:52:40     27] [NR-eagl] Layer1 has no routable track
[02/16 19:52:40     27] [NR-eagl] Layer2 has single uniform track structure
[02/16 19:52:40     27] [NR-eagl] Layer3 has single uniform track structure
[02/16 19:52:40     27] [NR-eagl] Layer4 has single uniform track structure
[02/16 19:52:40     27] [NR-eagl] Layer5 has single uniform track structure
[02/16 19:52:40     27] [NR-eagl] Layer6 has single uniform track structure
[02/16 19:52:40     27] [NR-eagl] Layer7 has single uniform track structure
[02/16 19:52:40     27] [NR-eagl] Layer8 has single uniform track structure
[02/16 19:52:40     27] (I)       build grid graph end
[02/16 19:52:40     27] (I)       Layer1   numNetMinLayer=47
[02/16 19:52:40     27] (I)       Layer2   numNetMinLayer=0
[02/16 19:52:40     27] (I)       Layer3   numNetMinLayer=0
[02/16 19:52:40     27] (I)       Layer4   numNetMinLayer=0
[02/16 19:52:40     27] (I)       Layer5   numNetMinLayer=0
[02/16 19:52:40     27] (I)       Layer6   numNetMinLayer=0
[02/16 19:52:40     27] (I)       Layer7   numNetMinLayer=0
[02/16 19:52:40     27] (I)       Layer8   numNetMinLayer=0
[02/16 19:52:40     27] (I)       numViaLayers=7
[02/16 19:52:40     27] (I)       end build via table
[02/16 19:52:40     27] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[02/16 19:52:40     27] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/16 19:52:40     27] (I)       readDataFromPlaceDB
[02/16 19:52:40     27] (I)       Read net information..
[02/16 19:52:40     27] [NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[02/16 19:52:40     27] (I)       Read testcase time = 0.000 seconds
[02/16 19:52:40     27] 
[02/16 19:52:40     27] (I)       totalPins=117  totalGlobalPin=117 (100.00%)
[02/16 19:52:40     27] (I)       Model blockage into capacity
[02/16 19:52:40     27] (I)       Read numBlocks=128  numPreroutedWires=0  numCapScreens=0
[02/16 19:52:40     27] (I)       blocked area on Layer1 : 0  (0.00%)
[02/16 19:52:40     27] (I)       blocked area on Layer2 : 3048915200  (49.16%)
[02/16 19:52:40     27] (I)       blocked area on Layer3 : 418352000  (6.75%)
[02/16 19:52:40     27] (I)       blocked area on Layer4 : 1974097600  (31.83%)
[02/16 19:52:40     27] (I)       blocked area on Layer5 : 0  (0.00%)
[02/16 19:52:40     27] (I)       blocked area on Layer6 : 0  (0.00%)
[02/16 19:52:40     27] (I)       blocked area on Layer7 : 0  (0.00%)
[02/16 19:52:40     27] (I)       blocked area on Layer8 : 0  (0.00%)
[02/16 19:52:40     27] (I)       Modeling time = 0.000 seconds
[02/16 19:52:40     27] 
[02/16 19:52:40     27] (I)       Number of ignored nets = 0
[02/16 19:52:40     27] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/16 19:52:40     27] (I)       Number of clock nets = 1.  Ignored: No
[02/16 19:52:40     27] (I)       Number of analog nets = 0.  Ignored: Yes
[02/16 19:52:40     27] (I)       Number of special nets = 0.  Ignored: Yes
[02/16 19:52:40     27] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/16 19:52:40     27] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/16 19:52:40     27] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/16 19:52:40     27] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/16 19:52:40     27] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/16 19:52:40     27] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[02/16 19:52:40     27] (I)       Before initializing earlyGlobalRoute syMemory usage = 959.5 MB
[02/16 19:52:40     27] (I)       Layer1  viaCost=300.00
[02/16 19:52:40     27] (I)       Layer2  viaCost=100.00
[02/16 19:52:40     27] (I)       Layer3  viaCost=100.00
[02/16 19:52:40     27] (I)       Layer4  viaCost=100.00
[02/16 19:52:40     27] (I)       Layer5  viaCost=100.00
[02/16 19:52:40     27] (I)       Layer6  viaCost=200.00
[02/16 19:52:40     27] (I)       Layer7  viaCost=100.00
[02/16 19:52:40     27] (I)       ---------------------Grid Graph Info--------------------
[02/16 19:52:40     27] (I)       routing area        :  (0, 0) - (81600, 76000)
[02/16 19:52:40     27] (I)       core area           :  (20000, 20000) - (61600, 56000)
[02/16 19:52:40     27] (I)       Site Width          :   400  (dbu)
[02/16 19:52:40     27] (I)       Row Height          :  3600  (dbu)
[02/16 19:52:40     27] (I)       GCell Width         :  3600  (dbu)
[02/16 19:52:40     27] (I)       GCell Height        :  3600  (dbu)
[02/16 19:52:40     27] (I)       grid                :    23    21     8
[02/16 19:52:40     27] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/16 19:52:40     27] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/16 19:52:40     27] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/16 19:52:40     27] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/16 19:52:40     27] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/16 19:52:40     27] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[02/16 19:52:40     27] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/16 19:52:40     27] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/16 19:52:40     27] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/16 19:52:40     27] (I)       --------------------------------------------------------
[02/16 19:52:40     27] 
[02/16 19:52:40     27] [NR-eagl] ============ Routing rule table ============
[02/16 19:52:40     27] [NR-eagl] Rule id 0. Nets 47 
[02/16 19:52:40     27] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/16 19:52:40     27] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/16 19:52:40     27] [NR-eagl] ========================================
[02/16 19:52:40     27] [NR-eagl] 
[02/16 19:52:40     27] (I)       After initializing earlyGlobalRoute syMemory usage = 959.5 MB
[02/16 19:52:40     27] (I)       Loading and dumping file time : 0.00 seconds
[02/16 19:52:40     27] (I)       ============= Initialization =============
[02/16 19:52:40     27] (I)       total 2D Cap : 20199 = (9384 H, 10815 V)
[02/16 19:52:40     27] [NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/16 19:52:40     27] (I)       ============  Phase 1a Route ============
[02/16 19:52:40     27] (I)       Phase 1a runs 0.00 seconds
[02/16 19:52:40     27] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:52:40     27] (I)       
[02/16 19:52:40     27] (I)       ============  Phase 1b Route ============
[02/16 19:52:40     27] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:52:40     27] (I)       
[02/16 19:52:40     27] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.374000e+02um
[02/16 19:52:40     27] (I)       ============  Phase 1c Route ============
[02/16 19:52:40     27] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:52:40     27] (I)       
[02/16 19:52:40     27] (I)       ============  Phase 1d Route ============
[02/16 19:52:40     27] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:52:40     27] (I)       
[02/16 19:52:40     27] (I)       ============  Phase 1e Route ============
[02/16 19:52:40     27] (I)       Phase 1e runs 0.00 seconds
[02/16 19:52:40     27] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:52:40     27] (I)       
[02/16 19:52:40     27] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.374000e+02um
[02/16 19:52:40     27] [NR-eagl] 
[02/16 19:52:40     27] (I)       ============  Phase 1l Route ============
[02/16 19:52:40     27] (I)       dpBasedLA: time=0.00  totalOF=7  totalVia=199  totalWL=243  total(Via+WL)=442 
[02/16 19:52:40     27] (I)       Total Global Routing Runtime: 0.00 seconds
[02/16 19:52:40     27] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/16 19:52:40     27] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/16 19:52:40     27] (I)       
[02/16 19:52:40     27] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 19:52:40     27] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/16 19:52:40     27] 
[02/16 19:52:40     27] ** np local hotspot detection info verbose **
[02/16 19:52:40     27] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/16 19:52:40     27] 
[02/16 19:52:40     27] describeCongestion: hCong = 0.00 vCong = 0.00
[02/16 19:52:40     27] Skipped repairing congestion.
[02/16 19:52:40     27] (I)       ============= track Assignment ============
[02/16 19:52:40     27] (I)       extract Global 3D Wires
[02/16 19:52:40     27] (I)       Extract Global WL : time=0.00
[02/16 19:52:40     27] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/16 19:52:40     27] (I)       Initialization real time=0.00 seconds
[02/16 19:52:40     27] (I)       Kernel real time=0.00 seconds
[02/16 19:52:40     27] (I)       End Greedy Track Assignment
[02/16 19:52:40     27] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98
[02/16 19:52:40     27] [NR-eagl] Layer2(M2)(V) length: 1.926000e+02um, number of vias: 143
[02/16 19:52:40     27] [NR-eagl] Layer3(M3)(H) length: 2.106000e+02um, number of vias: 10
[02/16 19:52:40     27] [NR-eagl] Layer4(M4)(V) length: 3.000000e+00um, number of vias: 8
[02/16 19:52:40     27] [NR-eagl] Layer5(M5)(H) length: 7.099500e+00um, number of vias: 8
[02/16 19:52:40     27] [NR-eagl] Layer6(M6)(V) length: 5.100000e+01um, number of vias: 0
[02/16 19:52:40     27] [NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[02/16 19:52:40     27] [NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[02/16 19:52:40     27] [NR-eagl] Total length: 4.642995e+02um, number of vias: 267
[02/16 19:52:40     27] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/16 19:52:40     27] Start to check current routing status for nets...
[02/16 19:52:40     27] Using hname+ instead name for net compare
[02/16 19:52:40     27] All nets are already routed correctly.
[02/16 19:52:40     27] End to check current routing status for nets (mem=926.9M)
[02/16 19:52:40     27] Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
[02/16 19:52:40     27] PreRoute RC Extraction called for design add.
[02/16 19:52:40     27] RC Extraction called in multi-corner(2) mode.
[02/16 19:52:40     27] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:52:40     27] RCMode: PreRoute
[02/16 19:52:40     27]       RC Corner Indexes            0       1   
[02/16 19:52:40     27] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:52:40     27] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:40     27] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:40     27] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:40     27] Shrink Factor                : 1.00000
[02/16 19:52:40     27] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 19:52:40     27] Using capacitance table file ...
[02/16 19:52:40     27] Updating RC grid for preRoute extraction ...
[02/16 19:52:40     27] Initializing multi-corner capacitance tables ... 
[02/16 19:52:40     27] Initializing multi-corner resistance tables ...
[02/16 19:52:40     27] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 926.879M)
[02/16 19:52:40     27] Compute RC Scale Done ...
[02/16 19:52:40     27] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 926.9M, totSessionCpu=0:00:28 **
[02/16 19:52:40     27] #################################################################################
[02/16 19:52:40     27] # Design Stage: PreRoute
[02/16 19:52:40     27] # Design Name: add
[02/16 19:52:40     27] # Design Mode: 65nm
[02/16 19:52:40     27] # Analysis Mode: MMMC Non-OCV 
[02/16 19:52:40     27] # Parasitics Mode: No SPEF/RCDB
[02/16 19:52:40     27] # Signoff Settings: SI Off 
[02/16 19:52:40     27] #################################################################################
[02/16 19:52:40     27] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:52:40     27] Calculate delays in BcWc mode...
[02/16 19:52:40     27] Topological Sorting (CPU = 0:00:00.0, MEM = 936.2M, InitMEM = 936.2M)
[02/16 19:52:40     27] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:52:40     27] End delay calculation. (MEM=987.328 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:52:40     27] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 987.3M) ***
[02/16 19:52:40     27] *** Timing Is met
[02/16 19:52:40     27] *** Check timing (0:00:00.1)
[02/16 19:52:40     27] setup target slack: 0.1
[02/16 19:52:40     27] extra slack: 0.1
[02/16 19:52:40     27] std delay: 0.0142
[02/16 19:52:40     27] real setup target slack: 0.0142
[02/16 19:52:40     27] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:52:40     27] #spOpts: N=65 
[02/16 19:52:40     27] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/16 19:52:40     27] [NR-eagl] Started earlyGlobalRoute kernel
[02/16 19:52:40     27] [NR-eagl] Initial Peak syMemory usage = 987.3 MB
[02/16 19:52:40     27] (I)       Reading DB...
[02/16 19:52:40     27] (I)       congestionReportName   : 
[02/16 19:52:40     27] (I)       buildTerm2TermWires    : 0
[02/16 19:52:40     27] (I)       doTrackAssignment      : 1
[02/16 19:52:40     27] (I)       dumpBookshelfFiles     : 0
[02/16 19:52:40     27] (I)       numThreads             : 1
[02/16 19:52:40     27] [NR-eagl] honorMsvRouteConstraint: false
[02/16 19:52:40     27] (I)       honorPin               : false
[02/16 19:52:40     27] (I)       honorPinGuide          : true
[02/16 19:52:40     27] (I)       honorPartition         : false
[02/16 19:52:40     27] (I)       allowPartitionCrossover: false
[02/16 19:52:40     27] (I)       honorSingleEntry       : true
[02/16 19:52:40     27] (I)       honorSingleEntryStrong : true
[02/16 19:52:40     27] (I)       handleViaSpacingRule   : false
[02/16 19:52:40     27] (I)       PDConstraint           : none
[02/16 19:52:40     27] (I)       expBetterNDRHandling   : false
[02/16 19:52:40     27] [NR-eagl] honorClockSpecNDR      : 0
[02/16 19:52:40     27] (I)       routingEffortLevel     : 3
[02/16 19:52:40     27] [NR-eagl] minRouteLayer          : 2
[02/16 19:52:40     27] [NR-eagl] maxRouteLayer          : 2147483647
[02/16 19:52:40     27] (I)       numRowsPerGCell        : 1
[02/16 19:52:40     27] (I)       speedUpLargeDesign     : 0
[02/16 19:52:40     27] (I)       speedUpBlkViolationClean: 0
[02/16 19:52:40     27] (I)       multiThreadingTA       : 0
[02/16 19:52:40     27] (I)       blockedPinEscape       : 1
[02/16 19:52:40     27] (I)       blkAwareLayerSwitching : 0
[02/16 19:52:40     27] (I)       betterClockWireModeling: 1
[02/16 19:52:40     27] (I)       punchThroughDistance   : 500.00
[02/16 19:52:40     27] (I)       scenicBound            : 1.15
[02/16 19:52:40     27] (I)       maxScenicToAvoidBlk    : 100.00
[02/16 19:52:40     27] (I)       source-to-sink ratio   : 0.00
[02/16 19:52:40     27] (I)       targetCongestionRatioH : 1.00
[02/16 19:52:40     27] (I)       targetCongestionRatioV : 1.00
[02/16 19:52:40     27] (I)       layerCongestionRatio   : 0.70
[02/16 19:52:40     27] (I)       m1CongestionRatio      : 0.10
[02/16 19:52:40     27] (I)       m2m3CongestionRatio    : 0.70
[02/16 19:52:40     27] (I)       localRouteEffort       : 1.00
[02/16 19:52:40     27] (I)       numSitesBlockedByOneVia: 8.00
[02/16 19:52:40     27] (I)       supplyScaleFactorH     : 1.00
[02/16 19:52:40     27] (I)       supplyScaleFactorV     : 1.00
[02/16 19:52:40     27] (I)       highlight3DOverflowFactor: 0.00
[02/16 19:52:40     27] (I)       doubleCutViaModelingRatio: 0.00
[02/16 19:52:40     27] (I)       blockTrack             : 
[02/16 19:52:40     27] (I)       readTROption           : true
[02/16 19:52:40     27] (I)       extraSpacingBothSide   : false
[02/16 19:52:40     27] [NR-eagl] numTracksPerClockWire  : 0
[02/16 19:52:40     27] (I)       routeSelectedNetsOnly  : false
[02/16 19:52:40     27] (I)       before initializing RouteDB syMemory usage = 987.3 MB
[02/16 19:52:40     27] (I)       starting read tracks
[02/16 19:52:40     27] (I)       build grid graph
[02/16 19:52:40     27] (I)       build grid graph start
[02/16 19:52:40     27] [NR-eagl] Layer1 has no routable track
[02/16 19:52:40     27] [NR-eagl] Layer2 has single uniform track structure
[02/16 19:52:40     27] [NR-eagl] Layer3 has single uniform track structure
[02/16 19:52:40     27] [NR-eagl] Layer4 has single uniform track structure
[02/16 19:52:40     27] [NR-eagl] Layer5 has single uniform track structure
[02/16 19:52:40     27] [NR-eagl] Layer6 has single uniform track structure
[02/16 19:52:40     27] [NR-eagl] Layer7 has single uniform track structure
[02/16 19:52:40     27] [NR-eagl] Layer8 has single uniform track structure
[02/16 19:52:40     27] (I)       build grid graph end
[02/16 19:52:40     27] (I)       Layer1   numNetMinLayer=47
[02/16 19:52:40     27] (I)       Layer2   numNetMinLayer=0
[02/16 19:52:40     27] (I)       Layer3   numNetMinLayer=0
[02/16 19:52:40     27] (I)       Layer4   numNetMinLayer=0
[02/16 19:52:40     27] (I)       Layer5   numNetMinLayer=0
[02/16 19:52:40     27] (I)       Layer6   numNetMinLayer=0
[02/16 19:52:40     27] (I)       Layer7   numNetMinLayer=0
[02/16 19:52:40     27] (I)       Layer8   numNetMinLayer=0
[02/16 19:52:40     27] (I)       numViaLayers=7
[02/16 19:52:40     27] (I)       end build via table
[02/16 19:52:40     27] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[02/16 19:52:40     27] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/16 19:52:40     27] (I)       readDataFromPlaceDB
[02/16 19:52:40     27] (I)       Read net information..
[02/16 19:52:40     27] [NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[02/16 19:52:40     27] (I)       Read testcase time = 0.000 seconds
[02/16 19:52:40     27] 
[02/16 19:52:40     27] (I)       totalPins=117  totalGlobalPin=117 (100.00%)
[02/16 19:52:40     27] (I)       Model blockage into capacity
[02/16 19:52:40     27] (I)       Read numBlocks=128  numPreroutedWires=0  numCapScreens=0
[02/16 19:52:40     27] (I)       blocked area on Layer1 : 0  (0.00%)
[02/16 19:52:40     27] (I)       blocked area on Layer2 : 3048915200  (49.16%)
[02/16 19:52:40     27] (I)       blocked area on Layer3 : 418352000  (6.75%)
[02/16 19:52:40     27] (I)       blocked area on Layer4 : 1974097600  (31.83%)
[02/16 19:52:40     27] (I)       blocked area on Layer5 : 0  (0.00%)
[02/16 19:52:40     27] (I)       blocked area on Layer6 : 0  (0.00%)
[02/16 19:52:40     27] (I)       blocked area on Layer7 : 0  (0.00%)
[02/16 19:52:40     27] (I)       blocked area on Layer8 : 0  (0.00%)
[02/16 19:52:40     27] (I)       Modeling time = 0.000 seconds
[02/16 19:52:40     27] 
[02/16 19:52:40     27] (I)       Number of ignored nets = 0
[02/16 19:52:40     27] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/16 19:52:40     27] (I)       Number of clock nets = 1.  Ignored: No
[02/16 19:52:40     27] (I)       Number of analog nets = 0.  Ignored: Yes
[02/16 19:52:40     27] (I)       Number of special nets = 0.  Ignored: Yes
[02/16 19:52:40     27] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/16 19:52:40     27] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/16 19:52:40     27] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/16 19:52:40     27] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/16 19:52:40     27] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/16 19:52:40     27] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[02/16 19:52:40     27] (I)       Before initializing earlyGlobalRoute syMemory usage = 987.3 MB
[02/16 19:52:40     27] (I)       Layer1  viaCost=300.00
[02/16 19:52:40     27] (I)       Layer2  viaCost=100.00
[02/16 19:52:40     27] (I)       Layer3  viaCost=100.00
[02/16 19:52:40     27] (I)       Layer4  viaCost=100.00
[02/16 19:52:40     27] (I)       Layer5  viaCost=100.00
[02/16 19:52:40     27] (I)       Layer6  viaCost=200.00
[02/16 19:52:40     27] (I)       Layer7  viaCost=100.00
[02/16 19:52:40     27] (I)       ---------------------Grid Graph Info--------------------
[02/16 19:52:40     27] (I)       routing area        :  (0, 0) - (81600, 76000)
[02/16 19:52:40     27] (I)       core area           :  (20000, 20000) - (61600, 56000)
[02/16 19:52:40     27] (I)       Site Width          :   400  (dbu)
[02/16 19:52:40     27] (I)       Row Height          :  3600  (dbu)
[02/16 19:52:40     27] (I)       GCell Width         :  3600  (dbu)
[02/16 19:52:40     27] (I)       GCell Height        :  3600  (dbu)
[02/16 19:52:40     27] (I)       grid                :    23    21     8
[02/16 19:52:40     27] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/16 19:52:40     27] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/16 19:52:40     27] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/16 19:52:40     27] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/16 19:52:40     27] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/16 19:52:40     27] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[02/16 19:52:40     27] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/16 19:52:40     27] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/16 19:52:40     27] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/16 19:52:40     27] (I)       --------------------------------------------------------
[02/16 19:52:40     27] 
[02/16 19:52:40     27] [NR-eagl] ============ Routing rule table ============
[02/16 19:52:40     27] [NR-eagl] Rule id 0. Nets 47 
[02/16 19:52:40     27] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/16 19:52:40     27] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/16 19:52:40     27] [NR-eagl] ========================================
[02/16 19:52:40     27] [NR-eagl] 
[02/16 19:52:40     27] (I)       After initializing earlyGlobalRoute syMemory usage = 987.3 MB
[02/16 19:52:40     27] (I)       Loading and dumping file time : 0.00 seconds
[02/16 19:52:40     27] (I)       ============= Initialization =============
[02/16 19:52:40     27] (I)       total 2D Cap : 20199 = (9384 H, 10815 V)
[02/16 19:52:40     27] [NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/16 19:52:40     27] (I)       ============  Phase 1a Route ============
[02/16 19:52:40     27] (I)       Phase 1a runs 0.00 seconds
[02/16 19:52:40     27] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:52:40     27] (I)       
[02/16 19:52:40     27] (I)       ============  Phase 1b Route ============
[02/16 19:52:40     27] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:52:40     27] (I)       
[02/16 19:52:40     27] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.374000e+02um
[02/16 19:52:40     27] (I)       ============  Phase 1c Route ============
[02/16 19:52:40     27] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:52:40     27] (I)       
[02/16 19:52:40     27] (I)       ============  Phase 1d Route ============
[02/16 19:52:40     27] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:52:40     27] (I)       
[02/16 19:52:40     27] (I)       ============  Phase 1e Route ============
[02/16 19:52:40     27] (I)       Phase 1e runs 0.00 seconds
[02/16 19:52:40     27] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:52:40     27] (I)       
[02/16 19:52:40     27] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.374000e+02um
[02/16 19:52:40     27] [NR-eagl] 
[02/16 19:52:40     27] (I)       ============  Phase 1l Route ============
[02/16 19:52:40     27] (I)       dpBasedLA: time=0.00  totalOF=7  totalVia=199  totalWL=243  total(Via+WL)=442 
[02/16 19:52:40     27] (I)       Total Global Routing Runtime: 0.00 seconds
[02/16 19:52:40     27] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/16 19:52:40     27] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/16 19:52:40     27] (I)       
[02/16 19:52:40     27] [NR-eagl] End Peak syMemory usage = 987.3 MB
[02/16 19:52:40     27] [NR-eagl] Early Global Router Kernel+IO runtime : 0.00 seconds
[02/16 19:52:40     27] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 19:52:40     27] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/16 19:52:40     27] 
[02/16 19:52:40     27] ** np local hotspot detection info verbose **
[02/16 19:52:40     27] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/16 19:52:40     27] 
[02/16 19:52:40     27] #spOpts: N=65 
[02/16 19:52:40     27] Apply auto density screen in post-place stage.
[02/16 19:52:40     27] Auto density screen increases utilization from 0.498 to 0.498
[02/16 19:52:40     27] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 987.3M
[02/16 19:52:40     27] *** Starting refinePlace (0:00:27.9 mem=987.3M) ***
[02/16 19:52:40     27] Total net bbox length = 4.172e+02 (1.936e+02 2.236e+02) (ext = 2.456e+02)
[02/16 19:52:40     27] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:52:40     27] Density distribution unevenness ratio = 0.052%
[02/16 19:52:40     27] RPlace IncrNP: Rollback Lev = -5
[02/16 19:52:40     27] RPlace: Density =0.500000, incremental np is triggered.
[02/16 19:52:40     27] nrCritNet: 0.00% ( 0 / 47 ) cutoffSlk: 214748364.7ps stdDelay: 14.2ps
[02/16 19:52:40     27] Congestion driven padding in post-place stage.
[02/16 19:52:40     27] Congestion driven padding increases utilization from 0.800 to 0.741
[02/16 19:52:40     27] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 987.3M
[02/16 19:52:40     27] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:52:40     27] Density distribution unevenness ratio = 0.720%
[02/16 19:52:40     27] RPlace postIncrNP: Density = 0.500000 -> 0.502222.
[02/16 19:52:40     27] RPlace postIncrNP Info: Density distribution changes:
[02/16 19:52:40     27] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:52:40     27] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:52:40     27] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:52:40     27] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:52:40     27] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:52:40     27] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:52:40     27] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:52:40     27] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=987.3MB) @(0:00:27.9 - 0:00:28.0).
[02/16 19:52:40     27] Move report: incrNP moves 22 insts, mean move: 1.08 um, max move: 4.40 um
[02/16 19:52:40     27] 	Max move on inst (x_q_reg_3_): (14.20, 11.80) --> (11.60, 10.00)
[02/16 19:52:40     27] Move report: Timing Driven Placement moves 22 insts, mean move: 1.08 um, max move: 4.40 um
[02/16 19:52:40     27] 	Max move on inst (x_q_reg_3_): (14.20, 11.80) --> (11.60, 10.00)
[02/16 19:52:40     27] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 987.3MB
[02/16 19:52:40     27] Starting refinePlace ...
[02/16 19:52:40     27] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:52:40     27] Density distribution unevenness ratio = 0.720%
[02/16 19:52:40     27]   Spread Effort: high, pre-route mode, useDDP on.
[02/16 19:52:40     27] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=987.3MB) @(0:00:28.0 - 0:00:28.0).
[02/16 19:52:40     27] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:52:40     27] wireLenOptFixPriorityInst 0 inst fixed
[02/16 19:52:40     27] Placement tweakage begins.
[02/16 19:52:40     27] wire length = 4.606e+02
[02/16 19:52:40     27] wire length = 4.546e+02
[02/16 19:52:40     27] Placement tweakage ends.
[02/16 19:52:40     27] Move report: tweak moves 2 insts, mean move: 7.20 um, max move: 7.20 um
[02/16 19:52:40     27] 	Max move on inst (x_q_reg_3_): (11.60, 10.00) --> (18.80, 10.00)
[02/16 19:52:40     27] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:52:40     27] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=987.3MB) @(0:00:28.0 - 0:00:28.0).
[02/16 19:52:40     27] Move report: Detail placement moves 2 insts, mean move: 7.20 um, max move: 7.20 um
[02/16 19:52:40     27] 	Max move on inst (x_q_reg_3_): (11.60, 10.00) --> (18.80, 10.00)
[02/16 19:52:40     27] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 987.3MB
[02/16 19:52:40     27] Statistics of distance of Instance movement in refine placement:
[02/16 19:52:40     27]   maximum (X+Y) =         6.80 um
[02/16 19:52:40     27]   inst (y_q_reg_3_) with max move: (18.4, 10) -> (11.6, 10)
[02/16 19:52:40     27]   mean    (X+Y) =         1.46 um
[02/16 19:52:40     27] Summary Report:
[02/16 19:52:40     27] Instances move: 22 (out of 28 movable)
[02/16 19:52:40     27] Mean displacement: 1.46 um
[02/16 19:52:40     27] Max displacement: 6.80 um (Instance: y_q_reg_3_) (18.4, 10) -> (11.6, 10)
[02/16 19:52:40     27] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[02/16 19:52:40     27] Total instances moved : 22
[02/16 19:52:40     27] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:52:40     27] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 987.3MB
[02/16 19:52:40     27] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=987.3MB) @(0:00:27.9 - 0:00:28.0).
[02/16 19:52:40     27] *** Finished refinePlace (0:00:28.0 mem=987.3M) ***
[02/16 19:52:40     27] #spOpts: N=65 
[02/16 19:52:40     27] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:52:40     27] Density distribution unevenness ratio = 0.720%
[02/16 19:52:40     28] Trial Route Overflow 0(H) 0(V)
[02/16 19:52:40     28] Starting congestion repair ...
[02/16 19:52:40     28] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[02/16 19:52:40     28] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/16 19:52:40     28] (I)       Reading DB...
[02/16 19:52:40     28] (I)       congestionReportName   : 
[02/16 19:52:40     28] (I)       buildTerm2TermWires    : 1
[02/16 19:52:40     28] (I)       doTrackAssignment      : 1
[02/16 19:52:40     28] (I)       dumpBookshelfFiles     : 0
[02/16 19:52:40     28] (I)       numThreads             : 1
[02/16 19:52:40     28] [NR-eagl] honorMsvRouteConstraint: false
[02/16 19:52:40     28] (I)       honorPin               : false
[02/16 19:52:40     28] (I)       honorPinGuide          : true
[02/16 19:52:40     28] (I)       honorPartition         : false
[02/16 19:52:40     28] (I)       allowPartitionCrossover: false
[02/16 19:52:40     28] (I)       honorSingleEntry       : true
[02/16 19:52:40     28] (I)       honorSingleEntryStrong : true
[02/16 19:52:40     28] (I)       handleViaSpacingRule   : false
[02/16 19:52:40     28] (I)       PDConstraint           : none
[02/16 19:52:40     28] (I)       expBetterNDRHandling   : false
[02/16 19:52:40     28] [NR-eagl] honorClockSpecNDR      : 0
[02/16 19:52:40     28] (I)       routingEffortLevel     : 3
[02/16 19:52:40     28] [NR-eagl] minRouteLayer          : 2
[02/16 19:52:40     28] [NR-eagl] maxRouteLayer          : 2147483647
[02/16 19:52:40     28] (I)       numRowsPerGCell        : 1
[02/16 19:52:40     28] (I)       speedUpLargeDesign     : 0
[02/16 19:52:40     28] (I)       speedUpBlkViolationClean: 0
[02/16 19:52:40     28] (I)       multiThreadingTA       : 0
[02/16 19:52:40     28] (I)       blockedPinEscape       : 1
[02/16 19:52:40     28] (I)       blkAwareLayerSwitching : 0
[02/16 19:52:40     28] (I)       betterClockWireModeling: 1
[02/16 19:52:40     28] (I)       punchThroughDistance   : 500.00
[02/16 19:52:40     28] (I)       scenicBound            : 1.15
[02/16 19:52:40     28] (I)       maxScenicToAvoidBlk    : 100.00
[02/16 19:52:40     28] (I)       source-to-sink ratio   : 0.00
[02/16 19:52:40     28] (I)       targetCongestionRatioH : 1.00
[02/16 19:52:40     28] (I)       targetCongestionRatioV : 1.00
[02/16 19:52:40     28] (I)       layerCongestionRatio   : 0.70
[02/16 19:52:40     28] (I)       m1CongestionRatio      : 0.10
[02/16 19:52:40     28] (I)       m2m3CongestionRatio    : 0.70
[02/16 19:52:40     28] (I)       localRouteEffort       : 1.00
[02/16 19:52:40     28] (I)       numSitesBlockedByOneVia: 8.00
[02/16 19:52:40     28] (I)       supplyScaleFactorH     : 1.00
[02/16 19:52:40     28] (I)       supplyScaleFactorV     : 1.00
[02/16 19:52:40     28] (I)       highlight3DOverflowFactor: 0.00
[02/16 19:52:40     28] (I)       doubleCutViaModelingRatio: 0.00
[02/16 19:52:40     28] (I)       blockTrack             : 
[02/16 19:52:40     28] (I)       readTROption           : true
[02/16 19:52:40     28] (I)       extraSpacingBothSide   : false
[02/16 19:52:40     28] [NR-eagl] numTracksPerClockWire  : 0
[02/16 19:52:40     28] (I)       routeSelectedNetsOnly  : false
[02/16 19:52:40     28] (I)       before initializing RouteDB syMemory usage = 987.3 MB
[02/16 19:52:40     28] (I)       starting read tracks
[02/16 19:52:40     28] (I)       build grid graph
[02/16 19:52:40     28] (I)       build grid graph start
[02/16 19:52:40     28] [NR-eagl] Layer1 has no routable track
[02/16 19:52:40     28] [NR-eagl] Layer2 has single uniform track structure
[02/16 19:52:40     28] [NR-eagl] Layer3 has single uniform track structure
[02/16 19:52:40     28] [NR-eagl] Layer4 has single uniform track structure
[02/16 19:52:40     28] [NR-eagl] Layer5 has single uniform track structure
[02/16 19:52:40     28] [NR-eagl] Layer6 has single uniform track structure
[02/16 19:52:40     28] [NR-eagl] Layer7 has single uniform track structure
[02/16 19:52:40     28] [NR-eagl] Layer8 has single uniform track structure
[02/16 19:52:40     28] (I)       build grid graph end
[02/16 19:52:40     28] (I)       Layer1   numNetMinLayer=47
[02/16 19:52:40     28] (I)       Layer2   numNetMinLayer=0
[02/16 19:52:40     28] (I)       Layer3   numNetMinLayer=0
[02/16 19:52:40     28] (I)       Layer4   numNetMinLayer=0
[02/16 19:52:40     28] (I)       Layer5   numNetMinLayer=0
[02/16 19:52:40     28] (I)       Layer6   numNetMinLayer=0
[02/16 19:52:40     28] (I)       Layer7   numNetMinLayer=0
[02/16 19:52:40     28] (I)       Layer8   numNetMinLayer=0
[02/16 19:52:40     28] (I)       numViaLayers=7
[02/16 19:52:40     28] (I)       end build via table
[02/16 19:52:40     28] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[02/16 19:52:40     28] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/16 19:52:40     28] (I)       readDataFromPlaceDB
[02/16 19:52:40     28] (I)       Read net information..
[02/16 19:52:40     28] [NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[02/16 19:52:40     28] (I)       Read testcase time = 0.000 seconds
[02/16 19:52:40     28] 
[02/16 19:52:40     28] (I)       totalPins=117  totalGlobalPin=117 (100.00%)
[02/16 19:52:40     28] (I)       Model blockage into capacity
[02/16 19:52:40     28] (I)       Read numBlocks=128  numPreroutedWires=0  numCapScreens=0
[02/16 19:52:40     28] (I)       blocked area on Layer1 : 0  (0.00%)
[02/16 19:52:40     28] (I)       blocked area on Layer2 : 3048915200  (49.16%)
[02/16 19:52:40     28] (I)       blocked area on Layer3 : 418352000  (6.75%)
[02/16 19:52:40     28] (I)       blocked area on Layer4 : 1974097600  (31.83%)
[02/16 19:52:40     28] (I)       blocked area on Layer5 : 0  (0.00%)
[02/16 19:52:40     28] (I)       blocked area on Layer6 : 0  (0.00%)
[02/16 19:52:40     28] (I)       blocked area on Layer7 : 0  (0.00%)
[02/16 19:52:40     28] (I)       blocked area on Layer8 : 0  (0.00%)
[02/16 19:52:40     28] (I)       Modeling time = 0.000 seconds
[02/16 19:52:40     28] 
[02/16 19:52:40     28] (I)       Number of ignored nets = 0
[02/16 19:52:40     28] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/16 19:52:40     28] (I)       Number of clock nets = 1.  Ignored: No
[02/16 19:52:40     28] (I)       Number of analog nets = 0.  Ignored: Yes
[02/16 19:52:40     28] (I)       Number of special nets = 0.  Ignored: Yes
[02/16 19:52:40     28] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/16 19:52:40     28] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/16 19:52:40     28] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/16 19:52:40     28] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/16 19:52:40     28] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/16 19:52:40     28] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[02/16 19:52:40     28] (I)       Before initializing earlyGlobalRoute syMemory usage = 987.3 MB
[02/16 19:52:40     28] (I)       Layer1  viaCost=300.00
[02/16 19:52:40     28] (I)       Layer2  viaCost=100.00
[02/16 19:52:40     28] (I)       Layer3  viaCost=100.00
[02/16 19:52:40     28] (I)       Layer4  viaCost=100.00
[02/16 19:52:40     28] (I)       Layer5  viaCost=100.00
[02/16 19:52:40     28] (I)       Layer6  viaCost=200.00
[02/16 19:52:40     28] (I)       Layer7  viaCost=100.00
[02/16 19:52:40     28] (I)       ---------------------Grid Graph Info--------------------
[02/16 19:52:40     28] (I)       routing area        :  (0, 0) - (81600, 76000)
[02/16 19:52:40     28] (I)       core area           :  (20000, 20000) - (61600, 56000)
[02/16 19:52:40     28] (I)       Site Width          :   400  (dbu)
[02/16 19:52:40     28] (I)       Row Height          :  3600  (dbu)
[02/16 19:52:40     28] (I)       GCell Width         :  3600  (dbu)
[02/16 19:52:40     28] (I)       GCell Height        :  3600  (dbu)
[02/16 19:52:40     28] (I)       grid                :    23    21     8
[02/16 19:52:40     28] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/16 19:52:40     28] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/16 19:52:40     28] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/16 19:52:40     28] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/16 19:52:40     28] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/16 19:52:40     28] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[02/16 19:52:40     28] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/16 19:52:40     28] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/16 19:52:40     28] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/16 19:52:40     28] (I)       --------------------------------------------------------
[02/16 19:52:40     28] 
[02/16 19:52:40     28] [NR-eagl] ============ Routing rule table ============
[02/16 19:52:40     28] [NR-eagl] Rule id 0. Nets 47 
[02/16 19:52:40     28] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/16 19:52:40     28] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/16 19:52:40     28] [NR-eagl] ========================================
[02/16 19:52:40     28] [NR-eagl] 
[02/16 19:52:40     28] (I)       After initializing earlyGlobalRoute syMemory usage = 987.3 MB
[02/16 19:52:40     28] (I)       Loading and dumping file time : 0.00 seconds
[02/16 19:52:40     28] (I)       ============= Initialization =============
[02/16 19:52:40     28] (I)       total 2D Cap : 20199 = (9384 H, 10815 V)
[02/16 19:52:40     28] [NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/16 19:52:40     28] (I)       ============  Phase 1a Route ============
[02/16 19:52:40     28] (I)       Phase 1a runs 0.00 seconds
[02/16 19:52:40     28] (I)       Usage: 239 = (108 H, 131 V) = (1.15% H, 1.21% V) = (1.944e+02um H, 2.358e+02um V)
[02/16 19:52:40     28] (I)       
[02/16 19:52:40     28] (I)       ============  Phase 1b Route ============
[02/16 19:52:40     28] (I)       Usage: 239 = (108 H, 131 V) = (1.15% H, 1.21% V) = (1.944e+02um H, 2.358e+02um V)
[02/16 19:52:40     28] (I)       
[02/16 19:52:40     28] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.302000e+02um
[02/16 19:52:40     28] (I)       ============  Phase 1c Route ============
[02/16 19:52:40     28] (I)       Usage: 239 = (108 H, 131 V) = (1.15% H, 1.21% V) = (1.944e+02um H, 2.358e+02um V)
[02/16 19:52:40     28] (I)       
[02/16 19:52:40     28] (I)       ============  Phase 1d Route ============
[02/16 19:52:40     28] (I)       Usage: 239 = (108 H, 131 V) = (1.15% H, 1.21% V) = (1.944e+02um H, 2.358e+02um V)
[02/16 19:52:40     28] (I)       
[02/16 19:52:40     28] (I)       ============  Phase 1e Route ============
[02/16 19:52:40     28] (I)       Phase 1e runs 0.00 seconds
[02/16 19:52:40     28] (I)       Usage: 239 = (108 H, 131 V) = (1.15% H, 1.21% V) = (1.944e+02um H, 2.358e+02um V)
[02/16 19:52:40     28] (I)       
[02/16 19:52:40     28] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.302000e+02um
[02/16 19:52:40     28] [NR-eagl] 
[02/16 19:52:40     28] (I)       ============  Phase 1l Route ============
[02/16 19:52:40     28] (I)       dpBasedLA: time=0.00  totalOF=8  totalVia=202  totalWL=239  total(Via+WL)=441 
[02/16 19:52:40     28] (I)       Total Global Routing Runtime: 0.00 seconds
[02/16 19:52:40     28] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/16 19:52:40     28] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/16 19:52:40     28] (I)       
[02/16 19:52:40     28] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 19:52:40     28] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/16 19:52:40     28] 
[02/16 19:52:40     28] ** np local hotspot detection info verbose **
[02/16 19:52:40     28] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/16 19:52:40     28] 
[02/16 19:52:40     28] describeCongestion: hCong = 0.00 vCong = 0.00
[02/16 19:52:40     28] Skipped repairing congestion.
[02/16 19:52:40     28] (I)       ============= track Assignment ============
[02/16 19:52:40     28] (I)       extract Global 3D Wires
[02/16 19:52:40     28] (I)       Extract Global WL : time=0.00
[02/16 19:52:40     28] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/16 19:52:40     28] (I)       Initialization real time=0.00 seconds
[02/16 19:52:40     28] (I)       Kernel real time=0.00 seconds
[02/16 19:52:40     28] (I)       End Greedy Track Assignment
[02/16 19:52:40     28] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98
[02/16 19:52:40     28] [NR-eagl] Layer2(M2)(V) length: 1.836000e+02um, number of vias: 144
[02/16 19:52:40     28] [NR-eagl] Layer3(M3)(H) length: 2.032000e+02um, number of vias: 12
[02/16 19:52:40     28] [NR-eagl] Layer4(M4)(V) length: 2.800000e+00um, number of vias: 10
[02/16 19:52:40     28] [NR-eagl] Layer5(M5)(H) length: 5.299500e+00um, number of vias: 10
[02/16 19:52:40     28] [NR-eagl] Layer6(M6)(V) length: 6.460000e+01um, number of vias: 0
[02/16 19:52:40     28] [NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[02/16 19:52:40     28] [NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[02/16 19:52:40     28] [NR-eagl] Total length: 4.594995e+02um, number of vias: 274
[02/16 19:52:40     28] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/16 19:52:40     28] Start to check current routing status for nets...
[02/16 19:52:40     28] Using hname+ instead name for net compare
[02/16 19:52:40     28] All nets are already routed correctly.
[02/16 19:52:40     28] End to check current routing status for nets (mem=961.7M)
[02/16 19:52:40     28] Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
[02/16 19:52:40     28] PreRoute RC Extraction called for design add.
[02/16 19:52:40     28] RC Extraction called in multi-corner(2) mode.
[02/16 19:52:40     28] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:52:40     28] RCMode: PreRoute
[02/16 19:52:40     28]       RC Corner Indexes            0       1   
[02/16 19:52:40     28] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:52:40     28] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:40     28] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:40     28] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:40     28] Shrink Factor                : 1.00000
[02/16 19:52:40     28] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 19:52:40     28] Using capacitance table file ...
[02/16 19:52:40     28] Updating RC grid for preRoute extraction ...
[02/16 19:52:40     28] Initializing multi-corner capacitance tables ... 
[02/16 19:52:41     28] Initializing multi-corner resistance tables ...
[02/16 19:52:41     28] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 961.688M)
[02/16 19:52:41     28] Compute RC Scale Done ...
[02/16 19:52:41     28] **optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 961.7M, totSessionCpu=0:00:28 **
[02/16 19:52:41     28] Include MVT Delays for Hold Opt
[02/16 19:52:41     28] #################################################################################
[02/16 19:52:41     28] # Design Stage: PreRoute
[02/16 19:52:41     28] # Design Name: add
[02/16 19:52:41     28] # Design Mode: 65nm
[02/16 19:52:41     28] # Analysis Mode: MMMC Non-OCV 
[02/16 19:52:41     28] # Parasitics Mode: No SPEF/RCDB
[02/16 19:52:41     28] # Signoff Settings: SI Off 
[02/16 19:52:41     28] #################################################################################
[02/16 19:52:41     28] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:52:41     28] Calculate delays in BcWc mode...
[02/16 19:52:41     28] Topological Sorting (CPU = 0:00:00.0, MEM = 962.7M, InitMEM = 962.7M)
[02/16 19:52:41     28] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:52:41     28] End delay calculation. (MEM=1039.08 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:52:41     28] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1039.1M) ***
[02/16 19:52:41     28] *** Timing Is met
[02/16 19:52:41     28] *** Check timing (0:00:00.0)
[02/16 19:52:41     28] *** Timing Is met
[02/16 19:52:41     28] *** Check timing (0:00:00.0)
[02/16 19:52:41     28] Info: 1 clock net  excluded from IPO operation.
[02/16 19:52:41     28] Summary for sequential cells idenfication: 
[02/16 19:52:41     28] Identified SBFF number: 199
[02/16 19:52:41     28] Identified MBFF number: 0
[02/16 19:52:41     28] Not identified SBFF number: 0
[02/16 19:52:41     28] Not identified MBFF number: 0
[02/16 19:52:41     28] Number of sequential cells which are not FFs: 104
[02/16 19:52:41     28] 
[02/16 19:52:41     28] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 983.8M, totSessionCpu=0:00:29 **
[02/16 19:52:41     28] ** Profile ** Start :  cpu=0:00:00.0, mem=983.8M
[02/16 19:52:41     28] ** Profile ** Other data :  cpu=0:00:00.0, mem=983.8M
[02/16 19:52:41     28] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=991.9M
[02/16 19:52:41     28] ** Profile ** DRVs :  cpu=0:00:00.0, mem=991.9M
[02/16 19:52:41     28] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.365  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=991.9M
[02/16 19:52:41     28] Info: 1 clock net  excluded from IPO operation.
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Begin Power Analysis
[02/16 19:52:41     28] 
[02/16 19:52:41     28]     0.00V	    VSS
[02/16 19:52:41     28]     0.90V	    VDD
[02/16 19:52:41     28] Begin Processing Timing Library for Power Calculation
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Begin Processing Timing Library for Power Calculation
[02/16 19:52:41     28] 
[02/16 19:52:41     28] 
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Begin Processing Power Net/Grid for Power Calculation
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=749.20MB/749.20MB)
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Begin Processing Timing Window Data for Power Calculation
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=749.20MB/749.20MB)
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Begin Processing User Attributes
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=749.20MB/749.20MB)
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Begin Processing Signal Activity
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=749.20MB/749.20MB)
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Begin Power Computation
[02/16 19:52:41     28] 
[02/16 19:52:41     28]       ----------------------------------------------------------
[02/16 19:52:41     28]       # of cell(s) missing both power/leakage table: 0
[02/16 19:52:41     28]       # of cell(s) missing power table: 0
[02/16 19:52:41     28]       # of cell(s) missing leakage table: 0
[02/16 19:52:41     28]       # of MSMV cell(s) missing power_level: 0
[02/16 19:52:41     28]       ----------------------------------------------------------
[02/16 19:52:41     28] 
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=749.30MB/749.30MB)
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Begin Processing User Attributes
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=749.30MB/749.30MB)
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=749.30MB/749.30MB)
[02/16 19:52:41     28] 
[02/16 19:52:41     28] Effort level <high> specified for reg2reg path_group
[02/16 19:52:42     30]   Timing Snapshot: (REF)
[02/16 19:52:42     30]      Weighted WNS: 0.000
[02/16 19:52:42     30]       All  PG WNS: 0.000
[02/16 19:52:42     30]       High PG WNS: 0.000
[02/16 19:52:42     30]       All  PG TNS: 0.000
[02/16 19:52:42     30]       High PG TNS: 0.000
[02/16 19:52:42     30]          Tran DRV: 0
[02/16 19:52:42     30]           Cap DRV: 0
[02/16 19:52:42     30]        Fanout DRV: 0
[02/16 19:52:42     30]            Glitch: 0
[02/16 19:52:42     30]    Category Slack: { [L, 0.365] [H, 0.365] }
[02/16 19:52:42     30] 
[02/16 19:52:42     30] Begin: Power Optimization
[02/16 19:52:42     30] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:52:42     30] #spOpts: N=65 mergeVia=F 
[02/16 19:52:42     30] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.81
[02/16 19:52:42     30] +----------+---------+--------+--------+------------+--------+
[02/16 19:52:42     30] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 19:52:42     30] +----------+---------+--------+--------+------------+--------+
[02/16 19:52:42     30] |    49.81%|        -|   0.000|   0.000|   0:00:00.0| 1131.4M|
[02/16 19:52:46     33] |    49.81%|        0|   0.000|   0.000|   0:00:04.0| 1131.4M|
[02/16 19:52:46     33] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1131.4M|
[02/16 19:52:46     33] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1131.4M|
[02/16 19:52:46     33] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1131.4M|
[02/16 19:52:46     33] +----------+---------+--------+--------+------------+--------+
[02/16 19:52:46     33] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.81
[02/16 19:52:46     33] 
[02/16 19:52:46     33] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/16 19:52:46     33] --------------------------------------------------------------
[02/16 19:52:46     33] |                                   | Total     | Sequential |
[02/16 19:52:46     33] --------------------------------------------------------------
[02/16 19:52:46     33] | Num insts resized                 |       0  |       0    |
[02/16 19:52:46     33] | Num insts undone                  |       0  |       0    |
[02/16 19:52:46     33] | Num insts Downsized               |       0  |       0    |
[02/16 19:52:46     33] | Num insts Samesized               |       0  |       0    |
[02/16 19:52:46     33] | Num insts Upsized                 |       0  |       0    |
[02/16 19:52:46     33] | Num multiple commits+uncommits    |       0  |       -    |
[02/16 19:52:46     33] --------------------------------------------------------------
[02/16 19:52:46     33] **** Begin NDR-Layer Usage Statistics ****
[02/16 19:52:46     33] 0 Ndr or Layer constraints added by optimization 
[02/16 19:52:46     33] **** End NDR-Layer Usage Statistics ****
[02/16 19:52:46     33] ** Finished Core Power Optimization (cpu = 0:00:03.7) (real = 0:00:04.0) **
[02/16 19:52:46     33] Executing incremental physical updates
[02/16 19:52:46     33] #spOpts: N=65 mergeVia=F 
[02/16 19:52:46     33] *** Starting refinePlace (0:00:33.8 mem=1112.3M) ***
[02/16 19:52:46     33] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:52:46     33] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:52:46     33] Density distribution unevenness ratio = 0.720%
[02/16 19:52:46     33] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1112.3MB) @(0:00:33.8 - 0:00:33.8).
[02/16 19:52:46     33] Starting refinePlace ...
[02/16 19:52:46     33] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:52:46     33] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:52:46     33] Density distribution unevenness ratio = 0.720%
[02/16 19:52:46     33]   Spread Effort: high, pre-route mode, useDDP on.
[02/16 19:52:46     33] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1112.3MB) @(0:00:33.8 - 0:00:33.8).
[02/16 19:52:46     33] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:52:46     33] wireLenOptFixPriorityInst 0 inst fixed
[02/16 19:52:46     33] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:52:46     33] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1112.3MB) @(0:00:33.8 - 0:00:33.8).
[02/16 19:52:46     33] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:52:46     33] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1112.3MB
[02/16 19:52:46     33] Statistics of distance of Instance movement in refine placement:
[02/16 19:52:46     33]   maximum (X+Y) =         0.00 um
[02/16 19:52:46     33]   mean    (X+Y) =         0.00 um
[02/16 19:52:46     33] Summary Report:
[02/16 19:52:46     33] Instances move: 0 (out of 28 movable)
[02/16 19:52:46     33] Mean displacement: 0.00 um
[02/16 19:52:46     33] Max displacement: 0.00 um 
[02/16 19:52:46     33] Total instances moved : 0
[02/16 19:52:46     33] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:52:46     33] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1112.3MB
[02/16 19:52:46     33] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1112.3MB) @(0:00:33.8 - 0:00:33.8).
[02/16 19:52:46     33] *** Finished refinePlace (0:00:33.8 mem=1112.3M) ***
[02/16 19:52:46     33]   Timing Snapshot: (TGT)
[02/16 19:52:46     33]      Weighted WNS: 0.000
[02/16 19:52:46     33]       All  PG WNS: 0.000
[02/16 19:52:46     33]       High PG WNS: 0.000
[02/16 19:52:46     33]       All  PG TNS: 0.000
[02/16 19:52:46     33]       High PG TNS: 0.000
[02/16 19:52:46     33]          Tran DRV: 0
[02/16 19:52:46     33]           Cap DRV: 0
[02/16 19:52:46     33]        Fanout DRV: 0
[02/16 19:52:46     33]            Glitch: 0
[02/16 19:52:46     33]    Category Slack: { [L, 0.365] [H, 0.365] }
[02/16 19:52:46     33] 
[02/16 19:52:46     33] Checking setup slack degradation ...
[02/16 19:52:46     33] 
[02/16 19:52:46     33] Recovery Manager:
[02/16 19:52:46     33]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[02/16 19:52:46     33]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[02/16 19:52:46     33]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/16 19:52:46     33]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/16 19:52:46     33] 
[02/16 19:52:46     33] Info: 1 clock net  excluded from IPO operation.
[02/16 19:52:46     33] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:52:46     33] #spOpts: N=65 mergeVia=F 
[02/16 19:52:48     35] Info: 1 clock net  excluded from IPO operation.
[02/16 19:52:49     36] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
[02/16 19:52:49     36] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/16 19:52:49     36] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
[02/16 19:52:49     36] |   0.071|    0.365|   0.000|    0.000|    49.81%|   0:00:00.0| 1150.5M|   WC_VIEW|       NA| NA            |
[02/16 19:52:49     36] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
[02/16 19:52:49     36] 
[02/16 19:52:49     36] *** Finish pre-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1150.5M) ***
[02/16 19:52:49     36] 
[02/16 19:52:49     36] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1150.5M) ***
[02/16 19:52:49     36] **** Begin NDR-Layer Usage Statistics ****
[02/16 19:52:49     36] 0 Ndr or Layer constraints added by optimization 
[02/16 19:52:49     36] **** End NDR-Layer Usage Statistics ****
[02/16 19:52:49     36] 
[02/16 19:52:49     36] Begin Power Analysis
[02/16 19:52:49     36] 
[02/16 19:52:49     36]     0.00V	    VSS
[02/16 19:52:49     36]     0.90V	    VDD
[02/16 19:52:49     36] Begin Processing Timing Library for Power Calculation
[02/16 19:52:49     36] 
[02/16 19:52:49     36] Begin Processing Timing Library for Power Calculation
[02/16 19:52:49     36] 
[02/16 19:52:49     36] 
[02/16 19:52:49     36] 
[02/16 19:52:49     36] Begin Processing Power Net/Grid for Power Calculation
[02/16 19:52:49     36] 
[02/16 19:52:49     36] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=782.22MB/782.22MB)
[02/16 19:52:49     36] 
[02/16 19:52:49     36] Begin Processing Timing Window Data for Power Calculation
[02/16 19:52:49     36] 
[02/16 19:52:49     36] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=782.22MB/782.22MB)
[02/16 19:52:49     36] 
[02/16 19:52:49     36] Begin Processing User Attributes
[02/16 19:52:49     36] 
[02/16 19:52:49     36] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=782.22MB/782.22MB)
[02/16 19:52:49     36] 
[02/16 19:52:49     36] Begin Processing Signal Activity
[02/16 19:52:49     36] 
[02/16 19:52:49     36] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=782.22MB/782.22MB)
[02/16 19:52:49     36] 
[02/16 19:52:49     36] Begin Power Computation
[02/16 19:52:49     36] 
[02/16 19:52:49     36]       ----------------------------------------------------------
[02/16 19:52:49     36]       # of cell(s) missing both power/leakage table: 0
[02/16 19:52:49     36]       # of cell(s) missing power table: 0
[02/16 19:52:49     36]       # of cell(s) missing leakage table: 0
[02/16 19:52:49     36]       # of MSMV cell(s) missing power_level: 0
[02/16 19:52:49     36]       ----------------------------------------------------------
[02/16 19:52:49     36] 
[02/16 19:52:49     36] 
[02/16 19:52:49     36] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=782.22MB/782.22MB)
[02/16 19:52:49     36] 
[02/16 19:52:49     36] Begin Processing User Attributes
[02/16 19:52:49     36] 
[02/16 19:52:49     36] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=782.22MB/782.22MB)
[02/16 19:52:49     36] 
[02/16 19:52:49     36] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=782.22MB/782.22MB)
[02/16 19:52:49     36] 
[02/16 19:52:49     36] *** Finished Leakage Power Optimization (cpu=0:00:06, real=0:00:07, mem=1006.61M, totSessionCpu=0:00:36).
[02/16 19:52:49     36] doiPBLastSyncSlave
[02/16 19:52:49     36] <optDesign CMD> Restore Using all VT Cells
[02/16 19:52:49     36] Reported timing to dir ./timingReports
[02/16 19:52:49     36] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1006.6M, totSessionCpu=0:00:37 **
[02/16 19:52:49     36] ** Profile ** Start :  cpu=0:00:00.0, mem=1006.6M
[02/16 19:52:49     36] ** Profile ** Other data :  cpu=0:00:00.0, mem=1006.6M
[02/16 19:52:49     36] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1014.6M
[02/16 19:52:49     36] ** Profile ** Total reports :  cpu=0:00:00.0, mem=1006.6M
[02/16 19:52:49     36] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1006.6M
[02/16 19:52:49     36] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.365  |  0.365  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1006.6M
[02/16 19:52:49     36] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1004.6M, totSessionCpu=0:00:37 **
[02/16 19:52:49     36] *** Finished optDesign ***
[02/16 19:52:49     36] 
[02/16 19:52:49     36] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:20.8 real=0:00:22.0)
[02/16 19:52:49     36] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.9 real=0:00:02.9)
[02/16 19:52:49     36] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:01.2 real=0:00:01.2)
[02/16 19:52:49     36] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[02/16 19:52:49     36] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=0:00:00.6 real=0:00:01.6)
[02/16 19:52:49     36] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:07.8 real=0:00:07.8)
[02/16 19:52:49     36] Info: pop threads available for lower-level modules during optimization.
[02/16 19:52:49     36] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/16 19:52:49     36] **place_opt_design ... cpu = 0:00:21, real = 0:00:22, mem = 941.2M **
[02/16 19:52:49     36] *** Finished GigaPlace ***
[02/16 19:52:49     36] 
[02/16 19:52:49     36] *** Summary of all messages that are not suppressed in this session:
[02/16 19:52:49     36] Severity  ID               Count  Summary                                  
[02/16 19:52:49     36] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[02/16 19:52:49     36] WARNING   IMPEXT-3442          3  The version of the capacitance table fil...
[02/16 19:52:49     36] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[02/16 19:52:49     36] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[02/16 19:52:49     36] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[02/16 19:52:49     36] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[02/16 19:52:49     36] *** Message Summary: 8 warning(s), 0 error(s)
[02/16 19:52:49     36] 
[02/16 19:52:49     36] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[02/16 19:52:49     36] #spOpts: N=65 
[02/16 19:52:49     36] Core basic site is core
[02/16 19:52:49     36]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[02/16 19:52:49     36] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:52:49     36] *INFO: Adding fillers to top-module.
[02/16 19:52:49     36] *INFO:   Added 1 filler inst  (cell DCAP32 / prefix FILLER).
[02/16 19:52:49     36] *INFO:   Added 10 filler insts (cell DCAP16 / prefix FILLER).
[02/16 19:52:49     36] *INFO:   Added 19 filler insts (cell DCAP8 / prefix FILLER).
[02/16 19:52:49     36] *INFO:   Added 12 filler insts (cell DCAP4 / prefix FILLER).
[02/16 19:52:49     36] *INFO:   Added 42 filler insts (cell DCAP / prefix FILLER).
[02/16 19:52:49     36] *INFO: Total 84 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[02/16 19:52:49     36] For 84 new insts, 84 new pwr-pin connections were made to global net 'VDD'.
[02/16 19:52:49     36] 84 new gnd-pin connections were made to global net 'VSS'.
[02/16 19:52:49     36] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/16 19:52:49     36] For 112 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[02/16 19:52:49     36] 0 new gnd-pin connection was made to global net 'VSS'.
[02/16 19:52:49     36] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/16 19:52:49     36] <CMD> saveDesign placement.enc
[02/16 19:52:49     36] Writing Netlist "placement.enc.dat.tmp/add.v.gz" ...
[02/16 19:52:49     36] Saving AAE Data ...
[02/16 19:52:49     36] Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
[02/16 19:52:49     36] Saving mode setting ...
[02/16 19:52:49     36] Saving global file ...
[02/16 19:52:49     36] Saving floorplan file ...
[02/16 19:52:49     36] Saving Drc markers ...
[02/16 19:52:49     36] ... No Drc file written since there is no markers found.
[02/16 19:52:49     36] Saving placement file ...
[02/16 19:52:49     36] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=941.2M) ***
[02/16 19:52:49     36] Saving route file ...
[02/16 19:52:49     36] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=941.2M) ***
[02/16 19:52:49     36] Saving DEF file ...
[02/16 19:52:49     36] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[02/16 19:52:49     36] 
[02/16 19:52:49     36] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[02/16 19:52:49     36] 
[02/16 19:52:49     36] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[02/16 19:52:51     38] Generated self-contained design placement.enc.dat.tmp
[02/16 19:52:51     38] 
[02/16 19:52:51     38] *** Summary of all messages that are not suppressed in this session:
[02/16 19:52:51     38] Severity  ID               Count  Summary                                  
[02/16 19:52:51     38] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[02/16 19:52:51     38] ERROR     IMPOAX-142           2  %s                                       
[02/16 19:52:51     38] *** Message Summary: 0 warning(s), 3 error(s)
[02/16 19:52:51     38] 
[02/16 19:52:51     38] <CMD> set_ccopt_property -update_io_latency false
[02/16 19:52:51     38] <CMD> create_ccopt_clock_tree_spec -file ./constraints/add.ccopt
[02/16 19:52:51     38] Creating clock tree spec for modes (timing configs): CON
[02/16 19:52:51     38] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/16 19:52:51     38] Analyzing clock structure... 
[02/16 19:52:51     38] Analyzing clock structure done.
[02/16 19:52:51     38] Wrote: ./constraints/add.ccopt
[02/16 19:52:51     38] <CMD> ccopt_design
[02/16 19:52:51     38] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[02/16 19:52:51     38] (ccopt_design): create_ccopt_clock_tree_spec
[02/16 19:52:51     38] Creating clock tree spec for modes (timing configs): CON
[02/16 19:52:51     38] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/16 19:52:51     38] Analyzing clock structure... 
[02/16 19:52:51     38] Analyzing clock structure done.
[02/16 19:52:51     38] Extracting original clock gating for clk... 
[02/16 19:52:51     38]   clock_tree clk contains 18 sinks and 0 clock gates.
[02/16 19:52:51     38]   Extraction for clk complete.
[02/16 19:52:51     38] Extracting original clock gating for clk done.
[02/16 19:52:51     38] Checking clock tree convergence... 
[02/16 19:52:51     38] Checking clock tree convergence done.
[02/16 19:52:51     38] Preferred extra space for top nets is 0
[02/16 19:52:51     38] Preferred extra space for trunk nets is 1
[02/16 19:52:51     38] Preferred extra space for leaf nets is 1
[02/16 19:52:52     38] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[02/16 19:52:52     38] Set place::cacheFPlanSiteMark to 1
[02/16 19:52:52     38] Using CCOpt effort low.
[02/16 19:52:52     38] #spOpts: N=65 
[02/16 19:52:52     38] Core basic site is core
[02/16 19:52:52     38] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:52:52     38] Begin checking placement ... (start mem=934.9M, init mem=934.9M)
[02/16 19:52:52     38] *info: Placed = 112           
[02/16 19:52:52     38] *info: Unplaced = 0           
[02/16 19:52:52     38] Placement Density:99.62%(373/374)
[02/16 19:52:52     38] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=934.9M)
[02/16 19:52:52     38] Validating CTS configuration... 
[02/16 19:52:52     38]   Non-default CCOpt properties:
[02/16 19:52:52     38]   preferred_extra_space is set for at least one key
[02/16 19:52:52     38]   route_type is set for at least one key
[02/16 19:52:52     38]   update_io_latency: 0 (default: true)
[02/16 19:52:52     38] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[02/16 19:52:52     38] #spOpts: N=65 
[02/16 19:52:52     38] Core basic site is core
[02/16 19:52:52     38] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:52:52     38]   Route type trimming info:
[02/16 19:52:52     38]     No route type modifications were made.
[02/16 19:52:52     38]   Clock tree balancer configuration for clock_tree clk:
[02/16 19:52:52     38]   Non-default CCOpt properties for clock tree clk:
[02/16 19:52:52     38]     route_type (leaf): default_route_type_leaf (default: default)
[02/16 19:52:52     38]     route_type (trunk): default_route_type_nonleaf (default: default)
[02/16 19:52:52     38]     route_type (top): default_route_type_nonleaf (default: default)
[02/16 19:52:52     38]   For power_domain auto-default and effective power_domain auto-default:
[02/16 19:52:52     38]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/16 19:52:52     38]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/16 19:52:52     38]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[02/16 19:52:52     38]     Unblocked area available for placement of any clock cells in power_domain auto-default: 1550.400um^2
[02/16 19:52:52     38]   Top Routing info:
[02/16 19:52:52     38]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 19:52:52     38]     Unshielded; Mask Constraint: 0.
[02/16 19:52:52     38]   Trunk Routing info:
[02/16 19:52:52     38]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 19:52:52     38]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/16 19:52:52     38]   Leaf Routing info:
[02/16 19:52:52     38]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/16 19:52:52     38]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/16 19:52:52     38]   Rebuilding timing graph... 
[02/16 19:52:52     38]   Rebuilding timing graph done.
[02/16 19:52:52     38]   For timing_corner WC:setup, late:
[02/16 19:52:52     38]     Slew time target (leaf):    0.105ns
[02/16 19:52:52     38]     Slew time target (trunk):   0.105ns
[02/16 19:52:52     38]     Slew time target (top):     0.105ns
[02/16 19:52:52     38]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[02/16 19:52:52     38]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[02/16 19:52:52     38]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[02/16 19:52:52     38]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[02/16 19:52:52     38]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[02/16 19:52:52     38]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[02/16 19:52:52     38]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[02/16 19:52:52     38]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[02/16 19:52:52     38]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[02/16 19:52:52     38]   Clock tree balancer configuration for skew_group clk/CON:
[02/16 19:52:52     38]     Sources:                     pin clk
[02/16 19:52:52     38]     Total number of sinks:       18
[02/16 19:52:52     38]     Delay constrained sinks:     18
[02/16 19:52:52     38]     Non-leaf sinks:              0
[02/16 19:52:52     38]     Ignore pins:                 0
[02/16 19:52:52     38]    Timing corner WC:setup.late:
[02/16 19:52:52     38]     Skew target:                 0.057ns
[02/16 19:52:52     38] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/16 19:52:52     38] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/16 19:52:52     38] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/16 19:52:52     38]   
[02/16 19:52:52     38]   Via Selection for Estimated Routes (rule default):
[02/16 19:52:52     38]   
[02/16 19:52:52     38]   ----------------------------------------------------------------
[02/16 19:52:52     38]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[02/16 19:52:52     38]   Range                    (Ohm)    (fF)     (fs)     Only
[02/16 19:52:52     38]   ----------------------------------------------------------------
[02/16 19:52:52     38]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[02/16 19:52:52     38]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[02/16 19:52:52     38]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[02/16 19:52:52     38]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[02/16 19:52:52     38]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[02/16 19:52:52     38]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[02/16 19:52:52     38]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[02/16 19:52:52     38]   ----------------------------------------------------------------
[02/16 19:52:52     38]   
[02/16 19:52:52     38] Validating CTS configuration done.
[02/16 19:52:52     38] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[02/16 19:52:52     38]  * CCOpt property update_io_latency is false
[02/16 19:52:52     38] 
[02/16 19:52:52     38] All good
[02/16 19:52:52     38] Executing ccopt post-processing.
[02/16 19:52:52     38] Synthesizing clock trees with CCOpt...
[02/16 19:52:52     38] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 19:52:52     38] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/16 19:52:52     38] [PSP] Started earlyGlobalRoute kernel
[02/16 19:52:52     38] [PSP] Initial Peak syMemory usage = 995.9 MB
[02/16 19:52:52     38] (I)       Reading DB...
[02/16 19:52:52     38] (I)       congestionReportName   : 
[02/16 19:52:52     38] (I)       buildTerm2TermWires    : 1
[02/16 19:52:52     38] (I)       doTrackAssignment      : 1
[02/16 19:52:52     38] (I)       dumpBookshelfFiles     : 0
[02/16 19:52:52     38] (I)       numThreads             : 1
[02/16 19:52:52     38] [NR-eagl] honorMsvRouteConstraint: false
[02/16 19:52:52     38] (I)       honorPin               : false
[02/16 19:52:52     38] (I)       honorPinGuide          : true
[02/16 19:52:52     38] (I)       honorPartition         : false
[02/16 19:52:52     38] (I)       allowPartitionCrossover: false
[02/16 19:52:52     38] (I)       honorSingleEntry       : true
[02/16 19:52:52     38] (I)       honorSingleEntryStrong : true
[02/16 19:52:52     38] (I)       handleViaSpacingRule   : false
[02/16 19:52:52     38] (I)       PDConstraint           : none
[02/16 19:52:52     38] (I)       expBetterNDRHandling   : false
[02/16 19:52:52     38] [NR-eagl] honorClockSpecNDR      : 0
[02/16 19:52:52     38] (I)       routingEffortLevel     : 3
[02/16 19:52:52     38] [NR-eagl] minRouteLayer          : 2
[02/16 19:52:52     38] [NR-eagl] maxRouteLayer          : 2147483647
[02/16 19:52:52     38] (I)       numRowsPerGCell        : 1
[02/16 19:52:52     38] (I)       speedUpLargeDesign     : 0
[02/16 19:52:52     38] (I)       speedUpBlkViolationClean: 0
[02/16 19:52:52     38] (I)       multiThreadingTA       : 0
[02/16 19:52:52     38] (I)       blockedPinEscape       : 1
[02/16 19:52:52     38] (I)       blkAwareLayerSwitching : 0
[02/16 19:52:52     38] (I)       betterClockWireModeling: 1
[02/16 19:52:52     38] (I)       punchThroughDistance   : 500.00
[02/16 19:52:52     38] (I)       scenicBound            : 1.15
[02/16 19:52:52     38] (I)       maxScenicToAvoidBlk    : 100.00
[02/16 19:52:52     38] (I)       source-to-sink ratio   : 0.00
[02/16 19:52:52     38] (I)       targetCongestionRatioH : 1.00
[02/16 19:52:52     38] (I)       targetCongestionRatioV : 1.00
[02/16 19:52:52     38] (I)       layerCongestionRatio   : 0.70
[02/16 19:52:52     38] (I)       m1CongestionRatio      : 0.10
[02/16 19:52:52     38] (I)       m2m3CongestionRatio    : 0.70
[02/16 19:52:52     38] (I)       localRouteEffort       : 1.00
[02/16 19:52:52     38] (I)       numSitesBlockedByOneVia: 8.00
[02/16 19:52:52     38] (I)       supplyScaleFactorH     : 1.00
[02/16 19:52:52     38] (I)       supplyScaleFactorV     : 1.00
[02/16 19:52:52     38] (I)       highlight3DOverflowFactor: 0.00
[02/16 19:52:52     38] (I)       doubleCutViaModelingRatio: 0.00
[02/16 19:52:52     38] (I)       blockTrack             : 
[02/16 19:52:52     38] (I)       readTROption           : true
[02/16 19:52:52     38] (I)       extraSpacingBothSide   : false
[02/16 19:52:52     38] [NR-eagl] numTracksPerClockWire  : 0
[02/16 19:52:52     38] (I)       routeSelectedNetsOnly  : false
[02/16 19:52:52     38] (I)       before initializing RouteDB syMemory usage = 995.9 MB
[02/16 19:52:52     38] (I)       starting read tracks
[02/16 19:52:52     38] (I)       build grid graph
[02/16 19:52:52     38] (I)       build grid graph start
[02/16 19:52:52     38] [NR-eagl] Layer1 has no routable track
[02/16 19:52:52     38] [NR-eagl] Layer2 has single uniform track structure
[02/16 19:52:52     38] [NR-eagl] Layer3 has single uniform track structure
[02/16 19:52:52     38] [NR-eagl] Layer4 has single uniform track structure
[02/16 19:52:52     38] [NR-eagl] Layer5 has single uniform track structure
[02/16 19:52:52     38] [NR-eagl] Layer6 has single uniform track structure
[02/16 19:52:52     38] [NR-eagl] Layer7 has single uniform track structure
[02/16 19:52:52     38] [NR-eagl] Layer8 has single uniform track structure
[02/16 19:52:52     38] (I)       build grid graph end
[02/16 19:52:52     38] (I)       Layer1   numNetMinLayer=47
[02/16 19:52:52     38] (I)       Layer2   numNetMinLayer=0
[02/16 19:52:52     38] (I)       Layer3   numNetMinLayer=0
[02/16 19:52:52     38] (I)       Layer4   numNetMinLayer=0
[02/16 19:52:52     38] (I)       Layer5   numNetMinLayer=0
[02/16 19:52:52     38] (I)       Layer6   numNetMinLayer=0
[02/16 19:52:52     38] (I)       Layer7   numNetMinLayer=0
[02/16 19:52:52     38] (I)       Layer8   numNetMinLayer=0
[02/16 19:52:52     38] (I)       numViaLayers=7
[02/16 19:52:52     38] (I)       end build via table
[02/16 19:52:52     38] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[02/16 19:52:52     38] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/16 19:52:52     38] (I)       readDataFromPlaceDB
[02/16 19:52:52     38] (I)       Read net information..
[02/16 19:52:52     38] [NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[02/16 19:52:52     38] (I)       Read testcase time = 0.000 seconds
[02/16 19:52:52     38] 
[02/16 19:52:52     38] (I)       totalPins=117  totalGlobalPin=117 (100.00%)
[02/16 19:52:52     38] (I)       Model blockage into capacity
[02/16 19:52:52     38] (I)       Read numBlocks=128  numPreroutedWires=0  numCapScreens=0
[02/16 19:52:52     38] (I)       blocked area on Layer1 : 0  (0.00%)
[02/16 19:52:52     38] (I)       blocked area on Layer2 : 3048915200  (49.16%)
[02/16 19:52:52     38] (I)       blocked area on Layer3 : 418352000  (6.75%)
[02/16 19:52:52     38] (I)       blocked area on Layer4 : 1974097600  (31.83%)
[02/16 19:52:52     38] (I)       blocked area on Layer5 : 0  (0.00%)
[02/16 19:52:52     38] (I)       blocked area on Layer6 : 0  (0.00%)
[02/16 19:52:52     38] (I)       blocked area on Layer7 : 0  (0.00%)
[02/16 19:52:52     38] (I)       blocked area on Layer8 : 0  (0.00%)
[02/16 19:52:52     38] (I)       Modeling time = 0.000 seconds
[02/16 19:52:52     38] 
[02/16 19:52:52     38] (I)       Number of ignored nets = 0
[02/16 19:52:52     38] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/16 19:52:52     38] (I)       Number of clock nets = 1.  Ignored: No
[02/16 19:52:52     38] (I)       Number of analog nets = 0.  Ignored: Yes
[02/16 19:52:52     38] (I)       Number of special nets = 0.  Ignored: Yes
[02/16 19:52:52     38] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/16 19:52:52     38] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/16 19:52:52     38] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/16 19:52:52     38] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/16 19:52:52     38] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/16 19:52:52     38] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[02/16 19:52:52     38] (I)       Before initializing earlyGlobalRoute syMemory usage = 995.9 MB
[02/16 19:52:52     38] (I)       Layer1  viaCost=300.00
[02/16 19:52:52     38] (I)       Layer2  viaCost=100.00
[02/16 19:52:52     38] (I)       Layer3  viaCost=100.00
[02/16 19:52:52     38] (I)       Layer4  viaCost=100.00
[02/16 19:52:52     38] (I)       Layer5  viaCost=100.00
[02/16 19:52:52     38] (I)       Layer6  viaCost=200.00
[02/16 19:52:52     38] (I)       Layer7  viaCost=100.00
[02/16 19:52:52     38] (I)       ---------------------Grid Graph Info--------------------
[02/16 19:52:52     38] (I)       routing area        :  (0, 0) - (81600, 76000)
[02/16 19:52:52     38] (I)       core area           :  (20000, 20000) - (61600, 56000)
[02/16 19:52:52     38] (I)       Site Width          :   400  (dbu)
[02/16 19:52:52     38] (I)       Row Height          :  3600  (dbu)
[02/16 19:52:52     38] (I)       GCell Width         :  3600  (dbu)
[02/16 19:52:52     38] (I)       GCell Height        :  3600  (dbu)
[02/16 19:52:52     38] (I)       grid                :    23    21     8
[02/16 19:52:52     38] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/16 19:52:52     38] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/16 19:52:52     38] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/16 19:52:52     38] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/16 19:52:52     38] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/16 19:52:52     38] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[02/16 19:52:52     38] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/16 19:52:52     38] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/16 19:52:52     38] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/16 19:52:52     38] (I)       --------------------------------------------------------
[02/16 19:52:52     38] 
[02/16 19:52:52     38] [NR-eagl] ============ Routing rule table ============
[02/16 19:52:52     38] [NR-eagl] Rule id 0. Nets 47 
[02/16 19:52:52     38] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/16 19:52:52     38] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/16 19:52:52     38] [NR-eagl] ========================================
[02/16 19:52:52     38] [NR-eagl] 
[02/16 19:52:52     38] (I)       After initializing earlyGlobalRoute syMemory usage = 995.9 MB
[02/16 19:52:52     38] (I)       Loading and dumping file time : 0.00 seconds
[02/16 19:52:52     38] (I)       ============= Initialization =============
[02/16 19:52:52     38] (I)       total 2D Cap : 20199 = (9384 H, 10815 V)
[02/16 19:52:52     38] [NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/16 19:52:52     38] (I)       ============  Phase 1a Route ============
[02/16 19:52:52     38] (I)       Phase 1a runs 0.00 seconds
[02/16 19:52:52     38] (I)       Usage: 239 = (108 H, 131 V) = (1.15% H, 1.21% V) = (1.944e+02um H, 2.358e+02um V)
[02/16 19:52:52     38] (I)       
[02/16 19:52:52     38] (I)       ============  Phase 1b Route ============
[02/16 19:52:52     38] (I)       Usage: 239 = (108 H, 131 V) = (1.15% H, 1.21% V) = (1.944e+02um H, 2.358e+02um V)
[02/16 19:52:52     38] (I)       
[02/16 19:52:52     38] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.302000e+02um
[02/16 19:52:52     38] (I)       ============  Phase 1c Route ============
[02/16 19:52:52     38] (I)       Usage: 239 = (108 H, 131 V) = (1.15% H, 1.21% V) = (1.944e+02um H, 2.358e+02um V)
[02/16 19:52:52     38] (I)       
[02/16 19:52:52     38] (I)       ============  Phase 1d Route ============
[02/16 19:52:52     38] (I)       Usage: 239 = (108 H, 131 V) = (1.15% H, 1.21% V) = (1.944e+02um H, 2.358e+02um V)
[02/16 19:52:52     38] (I)       
[02/16 19:52:52     38] (I)       ============  Phase 1e Route ============
[02/16 19:52:52     38] (I)       Phase 1e runs 0.00 seconds
[02/16 19:52:52     38] (I)       Usage: 239 = (108 H, 131 V) = (1.15% H, 1.21% V) = (1.944e+02um H, 2.358e+02um V)
[02/16 19:52:52     38] (I)       
[02/16 19:52:52     38] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.302000e+02um
[02/16 19:52:52     38] [NR-eagl] 
[02/16 19:52:52     38] (I)       ============  Phase 1l Route ============
[02/16 19:52:52     38] (I)       dpBasedLA: time=0.00  totalOF=8  totalVia=202  totalWL=239  total(Via+WL)=441 
[02/16 19:52:52     38] (I)       Total Global Routing Runtime: 0.00 seconds
[02/16 19:52:52     38] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/16 19:52:52     38] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/16 19:52:52     38] (I)       
[02/16 19:52:52     38] (I)       ============= track Assignment ============
[02/16 19:52:52     38] (I)       extract Global 3D Wires
[02/16 19:52:52     38] (I)       Extract Global WL : time=0.00
[02/16 19:52:52     38] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/16 19:52:52     38] (I)       Initialization real time=0.00 seconds
[02/16 19:52:52     38] (I)       Kernel real time=0.00 seconds
[02/16 19:52:52     38] (I)       End Greedy Track Assignment
[02/16 19:52:52     38] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98
[02/16 19:52:52     38] [NR-eagl] Layer2(M2)(V) length: 1.836000e+02um, number of vias: 144
[02/16 19:52:52     38] [NR-eagl] Layer3(M3)(H) length: 2.032000e+02um, number of vias: 12
[02/16 19:52:52     38] [NR-eagl] Layer4(M4)(V) length: 2.800000e+00um, number of vias: 10
[02/16 19:52:52     38] [NR-eagl] Layer5(M5)(H) length: 5.299500e+00um, number of vias: 10
[02/16 19:52:52     38] [NR-eagl] Layer6(M6)(V) length: 6.460000e+01um, number of vias: 0
[02/16 19:52:52     38] [NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[02/16 19:52:52     38] [NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[02/16 19:52:52     38] [NR-eagl] Total length: 4.594995e+02um, number of vias: 274
[02/16 19:52:52     38] [NR-eagl] End Peak syMemory usage = 930.6 MB
[02/16 19:52:52     38] [NR-eagl] Early Global Router Kernel+IO runtime : 0.01 seconds
[02/16 19:52:52     38] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[02/16 19:52:52     38] #spOpts: N=65 
[02/16 19:52:52     38] Core basic site is core
[02/16 19:52:52     38] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:52:52     38] Validating CTS configuration... 
[02/16 19:52:52     38]   Non-default CCOpt properties:
[02/16 19:52:52     38]   cts_merge_clock_gates is set for at least one key
[02/16 19:52:52     38]   cts_merge_clock_logic is set for at least one key
[02/16 19:52:52     38]   preferred_extra_space is set for at least one key
[02/16 19:52:52     38]   route_type is set for at least one key
[02/16 19:52:52     38]   update_io_latency: 0 (default: true)
[02/16 19:52:52     38]   Route type trimming info:
[02/16 19:52:52     38]     No route type modifications were made.
[02/16 19:52:52     38]   Clock tree balancer configuration for clock_tree clk:
[02/16 19:52:52     38]   Non-default CCOpt properties for clock tree clk:
[02/16 19:52:52     38]     cts_merge_clock_gates: true (default: false)
[02/16 19:52:52     38]     cts_merge_clock_logic: true (default: false)
[02/16 19:52:52     38]     route_type (leaf): default_route_type_leaf (default: default)
[02/16 19:52:52     38]     route_type (trunk): default_route_type_nonleaf (default: default)
[02/16 19:52:52     38]     route_type (top): default_route_type_nonleaf (default: default)
[02/16 19:52:52     38]   For power_domain auto-default and effective power_domain auto-default:
[02/16 19:52:52     38]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/16 19:52:52     38]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/16 19:52:52     38]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[02/16 19:52:52     38]     Unblocked area available for placement of any clock cells in power_domain auto-default: 1550.400um^2
[02/16 19:52:52     38]   Top Routing info:
[02/16 19:52:52     38]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 19:52:52     38]     Unshielded; Mask Constraint: 0.
[02/16 19:52:52     38]   Trunk Routing info:
[02/16 19:52:52     38]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/16 19:52:52     38]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/16 19:52:52     38]   Leaf Routing info:
[02/16 19:52:52     38]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/16 19:52:52     38]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/16 19:52:52     38] Updating RC grid for preRoute extraction ...
[02/16 19:52:52     38] Initializing multi-corner capacitance tables ... 
[02/16 19:52:52     39] Initializing multi-corner resistance tables ...
[02/16 19:52:52     39]   Rebuilding timing graph... 
[02/16 19:52:52     39]   Rebuilding timing graph done.
[02/16 19:52:52     39]   For timing_corner WC:setup, late:
[02/16 19:52:52     39]     Slew time target (leaf):    0.105ns
[02/16 19:52:52     39]     Slew time target (trunk):   0.105ns
[02/16 19:52:52     39]     Slew time target (top):     0.105ns
[02/16 19:52:52     39]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[02/16 19:52:52     39]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[02/16 19:52:52     39]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[02/16 19:52:52     39]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[02/16 19:52:52     39]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[02/16 19:52:53     39]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[02/16 19:52:53     39]   Clock tree balancer configuration for skew_group clk/CON:
[02/16 19:52:53     39]     Sources:                     pin clk
[02/16 19:52:53     39]     Total number of sinks:       18
[02/16 19:52:53     39]     Delay constrained sinks:     18
[02/16 19:52:53     39]     Non-leaf sinks:              0
[02/16 19:52:53     39]     Ignore pins:                 0
[02/16 19:52:53     39]    Timing corner WC:setup.late:
[02/16 19:52:53     39]     Skew target:                 0.057ns
[02/16 19:52:53     39] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/16 19:52:53     39] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/16 19:52:53     39] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/16 19:52:53     39]   
[02/16 19:52:53     39]   Via Selection for Estimated Routes (rule default):
[02/16 19:52:53     39]   
[02/16 19:52:53     39]   ----------------------------------------------------------------
[02/16 19:52:53     39]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[02/16 19:52:53     39]   Range                    (Ohm)    (fF)     (fs)     Only
[02/16 19:52:53     39]   ----------------------------------------------------------------
[02/16 19:52:53     39]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[02/16 19:52:53     39]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[02/16 19:52:53     39]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[02/16 19:52:53     39]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[02/16 19:52:53     39]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[02/16 19:52:53     39]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[02/16 19:52:53     39]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[02/16 19:52:53     39]   ----------------------------------------------------------------
[02/16 19:52:53     39]   
[02/16 19:52:53     39] Validating CTS configuration done.
[02/16 19:52:53     39] Adding driver cell for primary IO roots...
[02/16 19:52:53     39] Maximizing clock DAG abstraction... 
[02/16 19:52:53     39] Maximizing clock DAG abstraction done.
[02/16 19:52:53     39] Synthesizing clock trees... #spOpts: N=65 
[02/16 19:52:53     39] 
[02/16 19:52:53     39]   Merging duplicate siblings in DAG... 
[02/16 19:52:53     39]     Resynthesising clock tree into netlist... 
[02/16 19:52:53     39]     Resynthesising clock tree into netlist done.
[02/16 19:52:53     39]     Summary of the merge of duplicate siblings
[02/16 19:52:53     39]     
[02/16 19:52:53     39]     ----------------------------------------------------------
[02/16 19:52:53     39]     Description                          Number of occurrences
[02/16 19:52:53     39]     ----------------------------------------------------------
[02/16 19:52:53     39]     Total clock gates                              0
[02/16 19:52:53     39]     Globally unique enables                        0
[02/16 19:52:53     39]     Potentially mergeable clock gates              0
[02/16 19:52:53     39]     Actually merged                                0
[02/16 19:52:53     39]     ----------------------------------------------------------
[02/16 19:52:53     39]     
[02/16 19:52:53     39]     
[02/16 19:52:53     39]     Disconnecting clock tree from netlist... 
[02/16 19:52:53     39]     Disconnecting clock tree from netlist done.
[02/16 19:52:53     39]   Merging duplicate siblings in DAG done.
[02/16 19:52:53     39]   Clustering... 
[02/16 19:52:53     39]     Clock DAG stats before clustering:
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]     Clustering clock_tree clk... 
[02/16 19:52:53     39]       Creating channel graph for ccopt_3_8... 
[02/16 19:52:53     39]       Creating channel graph for ccopt_3_8 done.
[02/16 19:52:53     39]       Creating channel graph for ccopt_3_4_available_3_8... 
[02/16 19:52:53     39]       Creating channel graph for ccopt_3_4_available_3_8 done.
[02/16 19:52:53     39]       Rebuilding timing graph... 
[02/16 19:52:53     39]       Rebuilding timing graph done.
[02/16 19:52:53     39]     Clustering clock_tree clk done.
[02/16 19:52:53     39]     Clock DAG stats after bottom-up phase:
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]     Legalizing clock trees... 
[02/16 19:52:53     39]       Resynthesising clock tree into netlist... 
[02/16 19:52:53     39]       Resynthesising clock tree into netlist done.
[02/16 19:52:53     39] #spOpts: N=65 
[02/16 19:52:53     39] *** Starting refinePlace (0:00:39.6 mem=995.9M) ***
[02/16 19:52:53     39] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:52:53     39] Starting refinePlace ...
[02/16 19:52:53     39] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[02/16 19:52:53     39] Type 'man IMPSP-2002' for more detail.
[02/16 19:52:53     39] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:52:53     39] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 995.9MB
[02/16 19:52:53     39] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=995.9MB) @(0:00:39.6 - 0:00:39.6).
[02/16 19:52:53     39] *** Finished refinePlace (0:00:39.6 mem=995.9M) ***
[02/16 19:52:53     39] #spOpts: N=65 
[02/16 19:52:53     39]       Disconnecting clock tree from netlist... 
[02/16 19:52:53     39]       Disconnecting clock tree from netlist done.
[02/16 19:52:53     39] #spOpts: N=65 
[02/16 19:52:53     39]       Rebuilding timing graph... 
[02/16 19:52:53     39]       Rebuilding timing graph done.
[02/16 19:52:53     39]       
[02/16 19:52:53     39]       Clock tree legalization - Histogram:
[02/16 19:52:53     39]       ====================================
[02/16 19:52:53     39]       
[02/16 19:52:53     39]       --------------------------------
[02/16 19:52:53     39]       Movement (um)    Number of cells
[02/16 19:52:53     39]       --------------------------------
[02/16 19:52:53     39]         (empty table)
[02/16 19:52:53     39]       --------------------------------
[02/16 19:52:53     39]       
[02/16 19:52:53     39]       
[02/16 19:52:53     39]       Clock tree legalization - There are no Movements:
[02/16 19:52:53     39]       =================================================
[02/16 19:52:53     39]       
[02/16 19:52:53     39]       ---------------------------------------------
[02/16 19:52:53     39]       Movement (um)    Desired     Achieved    Node
[02/16 19:52:53     39]                        location    location    
[02/16 19:52:53     39]       ---------------------------------------------
[02/16 19:52:53     39]         (empty table)
[02/16 19:52:53     39]       ---------------------------------------------
[02/16 19:52:53     39]       
[02/16 19:52:53     39]     Legalizing clock trees done.
[02/16 19:52:53     39]     Clock DAG stats after 'Clustering':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.013pF, total=0.013pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Clustering':none
[02/16 19:52:53     39]     Clock tree state after 'Clustering':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Clustering done.
[02/16 19:52:53     39]   Resynthesising clock tree into netlist... 
[02/16 19:52:53     39]   Resynthesising clock tree into netlist done.
[02/16 19:52:53     39]   Updating congestion map to accurately time the clock tree... 
[02/16 19:52:53     39]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'preRoute' .
[02/16 19:52:53     39] PreRoute RC Extraction called for design add.
[02/16 19:52:53     39] RC Extraction called in multi-corner(2) mode.
[02/16 19:52:53     39] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:52:53     39] RCMode: PreRoute
[02/16 19:52:53     39]       RC Corner Indexes            0       1   
[02/16 19:52:53     39] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:52:53     39] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:53     39] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:53     39] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:53     39] Shrink Factor                : 1.00000
[02/16 19:52:53     39] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 19:52:53     39] Using capacitance table file ...
[02/16 19:52:53     39] Updating RC grid for preRoute extraction ...
[02/16 19:52:53     39] Initializing multi-corner capacitance tables ... 
[02/16 19:52:53     39] Initializing multi-corner resistance tables ...
[02/16 19:52:53     39] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 930.633M)
[02/16 19:52:53     39] 
[02/16 19:52:53     39]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/16 19:52:53     39]   Updating congestion map to accurately time the clock tree done.
[02/16 19:52:53     39]   Disconnecting clock tree from netlist... 
[02/16 19:52:53     39]   Disconnecting clock tree from netlist done.
[02/16 19:52:53     39]   Rebuilding timing graph... 
[02/16 19:52:53     39]   Rebuilding timing graph done.
[02/16 19:52:53     39]   Rebuilding timing graph Clock DAG stats After congestion update:
[02/16 19:52:53     39]   Rebuilding timing graph   cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]   Rebuilding timing graph   cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]   Rebuilding timing graph   sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[02/16 19:52:53     39]   Clock tree state After congestion update:
[02/16 19:52:53     39]     clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]     skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]   Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Fixing clock tree slew time and max cap violations... 
[02/16 19:52:53     39]     Fixing clock tree overload: 
[02/16 19:52:53     39]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[02/16 19:52:53     39]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/16 19:52:53     39]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[02/16 19:52:53     39]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Fixing clock tree slew time and max cap violations done.
[02/16 19:52:53     39]   Fixing clock tree slew time and max cap violations - detailed pass... 
[02/16 19:52:53     39]     Fixing clock tree overload: 
[02/16 19:52:53     39]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[02/16 19:52:53     39]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/16 19:52:53     39]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[02/16 19:52:53     39]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Fixing clock tree slew time and max cap violations - detailed pass done.
[02/16 19:52:53     39]   Removing unnecessary root buffering... 
[02/16 19:52:53     39]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[02/16 19:52:53     39]     Clock tree state after 'Removing unnecessary root buffering':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Removing unnecessary root buffering done.
[02/16 19:52:53     39]   Equalizing net lengths... 
[02/16 19:52:53     39]     Clock DAG stats after 'Equalizing net lengths':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Equalizing net lengths':none
[02/16 19:52:53     39]     Clock tree state after 'Equalizing net lengths':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Equalizing net lengths done.
[02/16 19:52:53     39]   Reducing insertion delay 1... 
[02/16 19:52:53     39]     Clock DAG stats after 'Reducing insertion delay 1':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Reducing insertion delay 1':none
[02/16 19:52:53     39]     Clock tree state after 'Reducing insertion delay 1':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Reducing insertion delay 1 done.
[02/16 19:52:53     39]   Removing longest path buffering... 
[02/16 19:52:53     39]     Clock DAG stats after removing longest path buffering:
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after removing longest path buffering:none
[02/16 19:52:53     39]     Clock tree state after removing longest path buffering:
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]     Clock DAG stats after 'Removing longest path buffering':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Removing longest path buffering':none
[02/16 19:52:53     39]     Clock tree state after 'Removing longest path buffering':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Removing longest path buffering done.
[02/16 19:52:53     39]   Reducing insertion delay 2... 
[02/16 19:52:53     39]     Path optimization required 0 stage delay updates 
[02/16 19:52:53     39]     Clock DAG stats after 'Reducing insertion delay 2':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Reducing insertion delay 2':none
[02/16 19:52:53     39]     Clock tree state after 'Reducing insertion delay 2':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Reducing insertion delay 2 done.
[02/16 19:52:53     39]   Reducing clock tree power 1... 
[02/16 19:52:53     39]     Resizing gates: 
[02/16 19:52:53     39]     Resizing gates: ... 20% ... 40% ..
[02/16 19:52:53     39]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[02/16 19:52:53     39]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/16 19:52:53     39]     Clock DAG stats after 'Reducing clock tree power 1':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Reducing clock tree power 1':none
[02/16 19:52:53     39]     Clock tree state after 'Reducing clock tree power 1':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Reducing clock tree power 1 done.
[02/16 19:52:53     39]   Reducing clock tree power 2... 
[02/16 19:52:53     39]     Path optimization required 0 stage delay updates 
[02/16 19:52:53     39]     Clock DAG stats after 'Reducing clock tree power 2':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Reducing clock tree power 2':none
[02/16 19:52:53     39]     Clock tree state after 'Reducing clock tree power 2':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Reducing clock tree power 2 done.
[02/16 19:52:53     39]   Approximately balancing fragments step... 
[02/16 19:52:53     39]     Resolving skew group constraints... 
[02/16 19:52:53     39]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/16 19:52:53     39]     Resolving skew group constraints done.
[02/16 19:52:53     39]     Approximately balancing fragments... 
[02/16 19:52:53     39]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[02/16 19:52:53     39]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/16 19:52:53     39]           cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]           cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]           gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]           wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]           sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[02/16 19:52:53     39]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/16 19:52:53     39]     Approximately balancing fragments done.
[02/16 19:52:53     39]     Clock DAG stats after 'Approximately balancing fragments step':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Approximately balancing fragments step':none
[02/16 19:52:53     39]     Clock tree state after 'Approximately balancing fragments step':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Approximately balancing fragments step done.
[02/16 19:52:53     39]   Clock DAG stats after Approximately balancing fragments:
[02/16 19:52:53     39]     cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]     cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]     gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]     wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]     sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]   Clock DAG net violations after Approximately balancing fragments:none
[02/16 19:52:53     39]   Clock tree state after Approximately balancing fragments:
[02/16 19:52:53     39]     clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]     skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]   Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Improving fragments clock skew... 
[02/16 19:52:53     39]     Clock DAG stats after 'Improving fragments clock skew':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Improving fragments clock skew':none
[02/16 19:52:53     39]     Clock tree state after 'Improving fragments clock skew':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Improving fragments clock skew done.
[02/16 19:52:53     39]   Approximately balancing step... 
[02/16 19:52:53     39]     Resolving skew group constraints... 
[02/16 19:52:53     39]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/16 19:52:53     39]     Resolving skew group constraints done.
[02/16 19:52:53     39]     Approximately balancing... 
[02/16 19:52:53     39]       Approximately balancing, wire and cell delays, iteration 1... 
[02/16 19:52:53     39]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/16 19:52:53     39]           cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]           cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]           gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]           wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]           sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[02/16 19:52:53     39]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/16 19:52:53     39]     Approximately balancing done.
[02/16 19:52:53     39]     Clock DAG stats after 'Approximately balancing step':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Approximately balancing step':none
[02/16 19:52:53     39]     Clock tree state after 'Approximately balancing step':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Approximately balancing step done.
[02/16 19:52:53     39]   Fixing clock tree overload... 
[02/16 19:52:53     39]     Fixing clock tree overload: 
[02/16 19:52:53     39]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[02/16 19:52:53     39]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/16 19:52:53     39]     Clock DAG stats after 'Fixing clock tree overload':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Fixing clock tree overload':none
[02/16 19:52:53     39]     Clock tree state after 'Fixing clock tree overload':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Fixing clock tree overload done.
[02/16 19:52:53     39]   Approximately balancing paths... 
[02/16 19:52:53     39]     Added 0 buffers.
[02/16 19:52:53     39]     Clock DAG stats after 'Approximately balancing paths':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Approximately balancing paths':none
[02/16 19:52:53     39]     Clock tree state after 'Approximately balancing paths':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Approximately balancing paths done.
[02/16 19:52:53     39]   Resynthesising clock tree into netlist... 
[02/16 19:52:53     39]   Resynthesising clock tree into netlist done.
[02/16 19:52:53     39]   Updating congestion map to accurately time the clock tree... 
[02/16 19:52:53     39]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'preRoute' .
[02/16 19:52:53     39] PreRoute RC Extraction called for design add.
[02/16 19:52:53     39] RC Extraction called in multi-corner(2) mode.
[02/16 19:52:53     39] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:52:53     39] RCMode: PreRoute
[02/16 19:52:53     39]       RC Corner Indexes            0       1   
[02/16 19:52:53     39] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:52:53     39] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:53     39] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:53     39] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:53     39] Shrink Factor                : 1.00000
[02/16 19:52:53     39] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 19:52:53     39] Using capacitance table file ...
[02/16 19:52:53     39] Updating RC grid for preRoute extraction ...
[02/16 19:52:53     39] Initializing multi-corner capacitance tables ... 
[02/16 19:52:53     39] Initializing multi-corner resistance tables ...
[02/16 19:52:53     39] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 930.637M)
[02/16 19:52:53     39] 
[02/16 19:52:53     39]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/16 19:52:53     39]   Updating congestion map to accurately time the clock tree done.
[02/16 19:52:53     39]   Disconnecting clock tree from netlist... 
[02/16 19:52:53     39]   Disconnecting clock tree from netlist done.
[02/16 19:52:53     39]   Rebuilding timing graph... 
[02/16 19:52:53     39]   Rebuilding timing graph done.
[02/16 19:52:53     39]   Rebuilding timing graph Clock DAG stats After congestion update:
[02/16 19:52:53     39]   Rebuilding timing graph   cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]   Rebuilding timing graph   cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]   Rebuilding timing graph   sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[02/16 19:52:53     39]   Clock tree state After congestion update:
[02/16 19:52:53     39]     clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]     skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]   Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Improving clock skew... 
[02/16 19:52:53     39]     Clock DAG stats after 'Improving clock skew':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Improving clock skew':none
[02/16 19:52:53     39]     Clock tree state after 'Improving clock skew':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Improving clock skew done.
[02/16 19:52:53     39]   Reducing clock tree power 3... 
[02/16 19:52:53     39]     Initial gate capacitance is (rise=0.014pF fall=0.014pF).
[02/16 19:52:53     39]     Resizing gates: 
[02/16 19:52:53     39]     Resizing gates: ... 20% ... 40% ..
[02/16 19:52:53     39]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[02/16 19:52:53     39]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/16 19:52:53     39]     Clock DAG stats after 'Reducing clock tree power 3':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Reducing clock tree power 3':none
[02/16 19:52:53     39]     Clock tree state after 'Reducing clock tree power 3':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Reducing clock tree power 3 done.
[02/16 19:52:53     39]   Improving insertion delay... 
[02/16 19:52:53     39]     Clock DAG stats after improving insertion delay:
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after improving insertion delay:none
[02/16 19:52:53     39]     Clock tree state after improving insertion delay:
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]     Clock DAG stats after 'Improving insertion delay':
[02/16 19:52:53     39]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:53     39]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:53     39]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:53     39]       wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
[02/16 19:52:53     39]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:53     39]     Clock DAG net violations after 'Improving insertion delay':none
[02/16 19:52:53     39]     Clock tree state after 'Improving insertion delay':
[02/16 19:52:53     39]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:53     39]       skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:53     39]     Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:53     39]   Improving insertion delay done.
[02/16 19:52:53     39]   Total capacitance is (rise=0.028pF fall=0.028pF), of which (rise=0.014pF fall=0.014pF) is wire, and (rise=0.014pF fall=0.014pF) is gate.
[02/16 19:52:53     39]   Legalizer releasing space for clock trees... 
[02/16 19:52:53     39]   Legalizer releasing space for clock trees done.
[02/16 19:52:53     39]   Updating netlist... 
[02/16 19:52:53     40] *
[02/16 19:52:53     40] * Starting clock placement refinement...
[02/16 19:52:53     40] *
[02/16 19:52:53     40] * First pass: Refine non-clock instances...
[02/16 19:52:53     40] *
[02/16 19:52:53     40] #spOpts: N=65 
[02/16 19:52:53     40] *** Starting refinePlace (0:00:40.0 mem=995.9M) ***
[02/16 19:52:53     40] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:52:53     40] Starting refinePlace ...
[02/16 19:52:53     40] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[02/16 19:52:53     40] Type 'man IMPSP-2002' for more detail.
[02/16 19:52:53     40] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:52:53     40] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 995.9MB
[02/16 19:52:53     40] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=995.9MB) @(0:00:40.0 - 0:00:40.0).
[02/16 19:52:53     40] *** Finished refinePlace (0:00:40.0 mem=995.9M) ***
[02/16 19:52:53     40] *
[02/16 19:52:53     40] * Second pass: Refine clock instances...
[02/16 19:52:53     40] *
[02/16 19:52:53     40] #spOpts: N=65 mergeVia=F 
[02/16 19:52:53     40] *** Starting refinePlace (0:00:40.0 mem=995.9M) ***
[02/16 19:52:53     40] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:52:53     40] Starting refinePlace ...
[02/16 19:52:53     40] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[02/16 19:52:53     40] Type 'man IMPSP-2002' for more detail.
[02/16 19:52:53     40] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:52:53     40] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 995.9MB
[02/16 19:52:53     40] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=995.9MB) @(0:00:40.0 - 0:00:40.0).
[02/16 19:52:53     40] *** Finished refinePlace (0:00:40.0 mem=995.9M) ***
[02/16 19:52:53     40] *
[02/16 19:52:53     40] * No clock instances moved during refinement.
[02/16 19:52:53     40] *
[02/16 19:52:53     40] * Finished with clock placement refinement.
[02/16 19:52:53     40] *
[02/16 19:52:53     40] #spOpts: N=65 
[02/16 19:52:53     40] 
[02/16 19:52:53     40]     Rebuilding timing graph... 
[02/16 19:52:53     40]     Rebuilding timing graph done.
[02/16 19:52:53     40]     Clock implementation routing... Net route status summary:
[02/16 19:52:53     40]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[02/16 19:52:53     40]   Non-clock:    46 (unrouted=0, trialRouted=46, noStatus=0, routed=0, fixed=0)
[02/16 19:52:53     40] (Not counting 2 nets with <2 term connections)
[02/16 19:52:53     40] 
[02/16 19:52:53     40]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'preRoute' .
[02/16 19:52:53     40] PreRoute RC Extraction called for design add.
[02/16 19:52:53     40] RC Extraction called in multi-corner(2) mode.
[02/16 19:52:53     40] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:52:53     40] RCMode: PreRoute
[02/16 19:52:53     40]       RC Corner Indexes            0       1   
[02/16 19:52:53     40] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:52:53     40] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:53     40] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:53     40] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:53     40] Shrink Factor                : 1.00000
[02/16 19:52:53     40] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 19:52:53     40] Using capacitance table file ...
[02/16 19:52:53     40] Updating RC grid for preRoute extraction ...
[02/16 19:52:53     40] Initializing multi-corner capacitance tables ... 
[02/16 19:52:53     40] Initializing multi-corner resistance tables ...
[02/16 19:52:53     40] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 997.410M)
[02/16 19:52:53     40] 
[02/16 19:52:53     40]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/16 19:52:53     40] 
[02/16 19:52:53     40] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[02/16 19:52:53     40]   All net are default rule.
[02/16 19:52:53     40]   Removed pre-existing routes for 1 nets.
[02/16 19:52:53     40]   Preferred NanoRoute mode settings: Current
[02/16 19:52:53     40] 
[02/16 19:52:53     40]   drouteAutoStop = "false"
[02/16 19:52:53     40]   drouteEndIteration = "20"
[02/16 19:52:53     40]   drouteExpDeterministicMultiThread = "true"
[02/16 19:52:53     40]   envHonorGlobalRoute = "false"
[02/16 19:52:53     40]   grouteExpUseNanoRoute2 = "false"
[02/16 19:52:53     40]   routeAllowPinAsFeedthrough = "false"
[02/16 19:52:53     40]   routeExpDeterministicMultiThread = "true"
[02/16 19:52:53     40]   routeSelectedNetOnly = "true"
[02/16 19:52:53     40]   routeWithEco = "true"
[02/16 19:52:53     40]   routeWithSiDriven = "false"
[02/16 19:52:53     40]   routeWithTimingDriven = "false"
[02/16 19:52:53     40]       Clock detailed routing... 
[02/16 19:52:53     40] globalDetailRoute
[02/16 19:52:53     40] 
[02/16 19:52:53     40] #setNanoRouteMode -drouteAutoStop false
[02/16 19:52:53     40] #setNanoRouteMode -drouteEndIteration 20
[02/16 19:52:53     40] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[02/16 19:52:53     40] #setNanoRouteMode -routeSelectedNetOnly true
[02/16 19:52:53     40] #setNanoRouteMode -routeWithEco true
[02/16 19:52:53     40] #setNanoRouteMode -routeWithSiDriven false
[02/16 19:52:53     40] #setNanoRouteMode -routeWithTimingDriven false
[02/16 19:52:53     40] #Start globalDetailRoute on Sun Feb 16 19:52:53 2025
[02/16 19:52:53     40] #
[02/16 19:52:54     41] ### Net info: total nets: 49
[02/16 19:52:54     41] ### Net info: dirty nets: 1
[02/16 19:52:54     41] ### Net info: marked as disconnected nets: 0
[02/16 19:52:54     41] ### Net info: fully routed nets: 0
[02/16 19:52:54     41] ### Net info: trivial (single pin) nets: 0
[02/16 19:52:54     41] ### Net info: unrouted nets: 49
[02/16 19:52:54     41] ### Net info: re-extraction nets: 0
[02/16 19:52:54     41] ### Net info: selected nets: 1
[02/16 19:52:54     41] ### Net info: ignored nets: 0
[02/16 19:52:54     41] ### Net info: skip routing nets: 0
[02/16 19:52:54     41] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[02/16 19:52:54     41] #Start routing data preparation.
[02/16 19:52:54     41] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[02/16 19:52:54     41] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[02/16 19:52:54     41] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[02/16 19:52:54     41] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[02/16 19:52:54     41] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[02/16 19:52:54     41] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[02/16 19:52:54     41] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[02/16 19:52:54     41] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[02/16 19:52:54     41] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[02/16 19:52:54     41] #Minimum voltage of a net in the design = 0.000.
[02/16 19:52:54     41] #Maximum voltage of a net in the design = 1.100.
[02/16 19:52:54     41] #Voltage range [0.000 - 0.000] has 1 net.
[02/16 19:52:54     41] #Voltage range [0.900 - 1.100] has 1 net.
[02/16 19:52:54     41] #Voltage range [0.000 - 1.100] has 47 nets.
[02/16 19:52:54     41] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[02/16 19:52:54     41] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:52:54     41] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:52:54     41] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:52:54     41] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:52:54     41] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:52:54     41] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/16 19:52:54     41] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/16 19:52:54     41] #Regenerating Ggrids automatically.
[02/16 19:52:54     41] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[02/16 19:52:54     41] #Using automatically generated G-grids.
[02/16 19:52:54     41] #Done routing data preparation.
[02/16 19:52:54     41] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 712.15 (MB), peak = 782.22 (MB)
[02/16 19:52:54     41] #Merging special wires...
[02/16 19:52:54     41] #reading routing guides ......
[02/16 19:52:54     41] #Number of eco nets is 0
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #Start data preparation...
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #Data preparation is done on Sun Feb 16 19:52:54 2025
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #Analyzing routing resource...
[02/16 19:52:54     41] #Routing resource analysis is done on Sun Feb 16 19:52:54 2025
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #  Resource Analysis:
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #               Routing  #Avail      #Track     #Total     %Gcell
[02/16 19:52:54     41] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/16 19:52:54     41] #  --------------------------------------------------------------
[02/16 19:52:54     41] #  Metal 1        H         120          69         182    27.47%
[02/16 19:52:54     41] #  Metal 2        V         129          75         182     7.69%
[02/16 19:52:54     41] #  Metal 3        H         189           0         182     1.65%
[02/16 19:52:54     41] #  Metal 4        V         148          56         182     5.49%
[02/16 19:52:54     41] #  Metal 5        H         189           0         182     0.00%
[02/16 19:52:54     41] #  Metal 6        V         204           0         182     0.00%
[02/16 19:52:54     41] #  Metal 7        H          47           0         182     0.00%
[02/16 19:52:54     41] #  Metal 8        V          51           0         182     0.00%
[02/16 19:52:54     41] #  --------------------------------------------------------------
[02/16 19:52:54     41] #  Total                   1078      12.53%  1456     5.29%
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #  1 nets (2.04%) with 1 preferred extra spacing.
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #Routing guide is on.
[02/16 19:52:54     41] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.04 (MB), peak = 782.22 (MB)
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #start global routing iteration 1...
[02/16 19:52:54     41] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.88 (MB), peak = 782.22 (MB)
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #start global routing iteration 2...
[02/16 19:52:54     41] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.91 (MB), peak = 782.22 (MB)
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[02/16 19:52:54     41] #Total number of selected nets for routing = 1.
[02/16 19:52:54     41] #Total number of unselected nets (but routable) for routing = 46 (skipped).
[02/16 19:52:54     41] #Total number of nets in the design = 49.
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #46 skipped nets do not have any wires.
[02/16 19:52:54     41] #1 routable net has only global wires.
[02/16 19:52:54     41] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #Routed net constraints summary:
[02/16 19:52:54     41] #------------------------------------------------
[02/16 19:52:54     41] #        Rules   Pref Extra Space   Unconstrained  
[02/16 19:52:54     41] #------------------------------------------------
[02/16 19:52:54     41] #      Default                  1               0  
[02/16 19:52:54     41] #------------------------------------------------
[02/16 19:52:54     41] #        Total                  1               0  
[02/16 19:52:54     41] #------------------------------------------------
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #Routing constraints summary of the whole design:
[02/16 19:52:54     41] #------------------------------------------------
[02/16 19:52:54     41] #        Rules   Pref Extra Space   Unconstrained  
[02/16 19:52:54     41] #------------------------------------------------
[02/16 19:52:54     41] #      Default                  1              46  
[02/16 19:52:54     41] #------------------------------------------------
[02/16 19:52:54     41] #        Total                  1              46  
[02/16 19:52:54     41] #------------------------------------------------
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #  Congestion Analysis: (blocked Gcells are excluded)
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #                 OverCon          
[02/16 19:52:54     41] #                  #Gcell    %Gcell
[02/16 19:52:54     41] #     Layer           (1)   OverCon
[02/16 19:52:54     41] #  --------------------------------
[02/16 19:52:54     41] #   Metal 1      0(0.00%)   (0.00%)
[02/16 19:52:54     41] #   Metal 2      0(0.00%)   (0.00%)
[02/16 19:52:54     41] #   Metal 3      0(0.00%)   (0.00%)
[02/16 19:52:54     41] #   Metal 4      0(0.00%)   (0.00%)
[02/16 19:52:54     41] #   Metal 5      0(0.00%)   (0.00%)
[02/16 19:52:54     41] #   Metal 6      0(0.00%)   (0.00%)
[02/16 19:52:54     41] #   Metal 7      0(0.00%)   (0.00%)
[02/16 19:52:54     41] #   Metal 8      0(0.00%)   (0.00%)
[02/16 19:52:54     41] #  --------------------------------
[02/16 19:52:54     41] #     Total      0(0.00%)   (0.00%)
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/16 19:52:54     41] #  Overflow after GR: 0.00% H + 0.00% V
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #Complete Global Routing.
[02/16 19:52:54     41] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:52:54     41] #Total wire length = 95 um.
[02/16 19:52:54     41] #Total half perimeter of net bounding box = 43 um.
[02/16 19:52:54     41] #Total wire length on LAYER M1 = 0 um.
[02/16 19:52:54     41] #Total wire length on LAYER M2 = 0 um.
[02/16 19:52:54     41] #Total wire length on LAYER M3 = 45 um.
[02/16 19:52:54     41] #Total wire length on LAYER M4 = 50 um.
[02/16 19:52:54     41] #Total wire length on LAYER M5 = 0 um.
[02/16 19:52:54     41] #Total wire length on LAYER M6 = 0 um.
[02/16 19:52:54     41] #Total wire length on LAYER M7 = 0 um.
[02/16 19:52:54     41] #Total wire length on LAYER M8 = 0 um.
[02/16 19:52:54     41] #Total number of vias = 52
[02/16 19:52:54     41] #Up-Via Summary (total 52):
[02/16 19:52:54     41] #           
[02/16 19:52:54     41] #-----------------------
[02/16 19:52:54     41] #  Metal 1           18
[02/16 19:52:54     41] #  Metal 2           17
[02/16 19:52:54     41] #  Metal 3           17
[02/16 19:52:54     41] #-----------------------
[02/16 19:52:54     41] #                    52 
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #Total number of involved priority nets 1
[02/16 19:52:54     41] #Maximum src to sink distance for priority net 47.0
[02/16 19:52:54     41] #Average of max src_to_sink distance for priority net 47.0
[02/16 19:52:54     41] #Average of ave src_to_sink distance for priority net 32.5
[02/16 19:52:54     41] #Max overcon = 0 track.
[02/16 19:52:54     41] #Total overcon = 0.14%.
[02/16 19:52:54     41] #Worst layer Gcell overcon rate = 0.00%.
[02/16 19:52:54     41] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 714.03 (MB), peak = 782.22 (MB)
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.70 (MB), peak = 782.22 (MB)
[02/16 19:52:54     41] #Start Track Assignment.
[02/16 19:52:54     41] #Done with 8 horizontal wires in 1 hboxes and 13 vertical wires in 1 hboxes.
[02/16 19:52:54     41] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[02/16 19:52:54     41] #Complete Track Assignment.
[02/16 19:52:54     41] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:52:54     41] #Total wire length = 109 um.
[02/16 19:52:54     41] #Total half perimeter of net bounding box = 43 um.
[02/16 19:52:54     41] #Total wire length on LAYER M1 = 10 um.
[02/16 19:52:54     41] #Total wire length on LAYER M2 = 0 um.
[02/16 19:52:54     41] #Total wire length on LAYER M3 = 49 um.
[02/16 19:52:54     41] #Total wire length on LAYER M4 = 50 um.
[02/16 19:52:54     41] #Total wire length on LAYER M5 = 0 um.
[02/16 19:52:54     41] #Total wire length on LAYER M6 = 0 um.
[02/16 19:52:54     41] #Total wire length on LAYER M7 = 0 um.
[02/16 19:52:54     41] #Total wire length on LAYER M8 = 0 um.
[02/16 19:52:54     41] #Total number of vias = 52
[02/16 19:52:54     41] #Up-Via Summary (total 52):
[02/16 19:52:54     41] #           
[02/16 19:52:54     41] #-----------------------
[02/16 19:52:54     41] #  Metal 1           18
[02/16 19:52:54     41] #  Metal 2           17
[02/16 19:52:54     41] #  Metal 3           17
[02/16 19:52:54     41] #-----------------------
[02/16 19:52:54     41] #                    52 
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 714.64 (MB), peak = 782.22 (MB)
[02/16 19:52:54     41] #
[02/16 19:52:54     41] #Cpu time = 00:00:00
[02/16 19:52:54     41] #Elapsed time = 00:00:00
[02/16 19:52:54     41] #Increased memory = 10.03 (MB)
[02/16 19:52:54     41] #Total memory = 714.68 (MB)
[02/16 19:52:54     41] #Peak memory = 782.22 (MB)
[02/16 19:52:55     41] #
[02/16 19:52:55     41] #Start Detail Routing..
[02/16 19:52:55     41] #start initial detail routing ...
[02/16 19:52:55     42] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[02/16 19:52:55     42] #    number of violations = 0
[02/16 19:52:55     42] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 753.18 (MB), peak = 782.22 (MB)
[02/16 19:52:55     42] #start 1st optimization iteration ...
[02/16 19:52:55     42] #    number of violations = 0
[02/16 19:52:55     42] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 723.59 (MB), peak = 782.22 (MB)
[02/16 19:52:55     42] #Complete Detail Routing.
[02/16 19:52:55     42] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:52:55     42] #Total wire length = 89 um.
[02/16 19:52:55     42] #Total half perimeter of net bounding box = 43 um.
[02/16 19:52:55     42] #Total wire length on LAYER M1 = 0 um.
[02/16 19:52:55     42] #Total wire length on LAYER M2 = 6 um.
[02/16 19:52:55     42] #Total wire length on LAYER M3 = 43 um.
[02/16 19:52:55     42] #Total wire length on LAYER M4 = 41 um.
[02/16 19:52:55     42] #Total wire length on LAYER M5 = 0 um.
[02/16 19:52:55     42] #Total wire length on LAYER M6 = 0 um.
[02/16 19:52:55     42] #Total wire length on LAYER M7 = 0 um.
[02/16 19:52:55     42] #Total wire length on LAYER M8 = 0 um.
[02/16 19:52:55     42] #Total number of vias = 49
[02/16 19:52:55     42] #Up-Via Summary (total 49):
[02/16 19:52:55     42] #           
[02/16 19:52:55     42] #-----------------------
[02/16 19:52:55     42] #  Metal 1           18
[02/16 19:52:55     42] #  Metal 2           17
[02/16 19:52:55     42] #  Metal 3           14
[02/16 19:52:55     42] #-----------------------
[02/16 19:52:55     42] #                    49 
[02/16 19:52:55     42] #
[02/16 19:52:55     42] #Total number of DRC violations = 0
[02/16 19:52:55     42] #Cpu time = 00:00:01
[02/16 19:52:55     42] #Elapsed time = 00:00:01
[02/16 19:52:55     42] #Increased memory = 7.20 (MB)
[02/16 19:52:55     42] #Total memory = 721.87 (MB)
[02/16 19:52:55     42] #Peak memory = 782.22 (MB)
[02/16 19:52:55     42] #detailRoute Statistics:
[02/16 19:52:55     42] #Cpu time = 00:00:01
[02/16 19:52:55     42] #Elapsed time = 00:00:01
[02/16 19:52:55     42] #Increased memory = 7.20 (MB)
[02/16 19:52:55     42] #Total memory = 721.87 (MB)
[02/16 19:52:55     42] #Peak memory = 782.22 (MB)
[02/16 19:52:55     42] #
[02/16 19:52:55     42] #globalDetailRoute statistics:
[02/16 19:52:55     42] #Cpu time = 00:00:02
[02/16 19:52:55     42] #Elapsed time = 00:00:02
[02/16 19:52:55     42] #Increased memory = 25.51 (MB)
[02/16 19:52:55     42] #Total memory = 715.60 (MB)
[02/16 19:52:55     42] #Peak memory = 782.22 (MB)
[02/16 19:52:55     42] #Number of warnings = 28
[02/16 19:52:55     42] #Total number of warnings = 28
[02/16 19:52:55     42] #Number of fails = 0
[02/16 19:52:55     42] #Total number of fails = 0
[02/16 19:52:55     42] #Complete globalDetailRoute on Sun Feb 16 19:52:55 2025
[02/16 19:52:55     42] #
[02/16 19:52:55     42] 
[02/16 19:52:55     42]       Clock detailed routing done.
[02/16 19:52:55     42] Checking guided vs. routed lengths for 1 nets...
[02/16 19:52:55     42] 
[02/16 19:52:55     42]       
[02/16 19:52:55     42]       Guided max path lengths
[02/16 19:52:55     42]       =======================
[02/16 19:52:55     42]       
[02/16 19:52:55     42]       ---------------------------------------
[02/16 19:52:55     42]       From (um)    To (um)    Number of paths
[02/16 19:52:55     42]       ---------------------------------------
[02/16 19:52:55     42]        35.000      40.000            1
[02/16 19:52:55     42]       ---------------------------------------
[02/16 19:52:55     42]       
[02/16 19:52:55     42]       Deviation of routing from guided max path lengths
[02/16 19:52:55     42]       =================================================
[02/16 19:52:55     42]       
[02/16 19:52:55     42]       -------------------------------------
[02/16 19:52:55     42]       From (%)    To (%)    Number of paths
[02/16 19:52:55     42]       -------------------------------------
[02/16 19:52:55     42]        25.000     30.000           1
[02/16 19:52:55     42]       -------------------------------------
[02/16 19:52:55     42]       
[02/16 19:52:55     42] Set FIXED routing status on 1 net(s)
[02/16 19:52:55     42] Net route status summary:
[02/16 19:52:55     42]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[02/16 19:52:55     42]   Non-clock:    46 (unrouted=46, trialRouted=0, noStatus=0, routed=0, fixed=0)
[02/16 19:52:55     42] (Not counting 2 nets with <2 term connections)
[02/16 19:52:55     42] 
[02/16 19:52:55     42] CCOPT: Done with clock implementation routing.
[02/16 19:52:55     42] 
[02/16 19:52:55     42] 
[02/16 19:52:55     42] CCOPT: Starting congestion repair using flow wrapper.
[02/16 19:52:55     42] Trial Route Overflow 0(H) 0(V)
[02/16 19:52:55     42] Starting congestion repair ...
[02/16 19:52:55     42] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[02/16 19:52:55     42] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/16 19:52:55     42] (I)       Reading DB...
[02/16 19:52:55     42] (I)       congestionReportName   : 
[02/16 19:52:55     42] (I)       buildTerm2TermWires    : 1
[02/16 19:52:55     42] (I)       doTrackAssignment      : 1
[02/16 19:52:55     42] (I)       dumpBookshelfFiles     : 0
[02/16 19:52:55     42] (I)       numThreads             : 1
[02/16 19:52:55     42] [NR-eagl] honorMsvRouteConstraint: false
[02/16 19:52:55     42] (I)       honorPin               : false
[02/16 19:52:55     42] (I)       honorPinGuide          : true
[02/16 19:52:55     42] (I)       honorPartition         : false
[02/16 19:52:55     42] (I)       allowPartitionCrossover: false
[02/16 19:52:55     42] (I)       honorSingleEntry       : true
[02/16 19:52:55     42] (I)       honorSingleEntryStrong : true
[02/16 19:52:55     42] (I)       handleViaSpacingRule   : false
[02/16 19:52:55     42] (I)       PDConstraint           : none
[02/16 19:52:55     42] (I)       expBetterNDRHandling   : false
[02/16 19:52:55     42] [NR-eagl] honorClockSpecNDR      : 0
[02/16 19:52:55     42] (I)       routingEffortLevel     : 3
[02/16 19:52:55     42] [NR-eagl] minRouteLayer          : 2
[02/16 19:52:55     42] [NR-eagl] maxRouteLayer          : 2147483647
[02/16 19:52:55     42] (I)       numRowsPerGCell        : 1
[02/16 19:52:55     42] (I)       speedUpLargeDesign     : 0
[02/16 19:52:55     42] (I)       speedUpBlkViolationClean: 0
[02/16 19:52:55     42] (I)       multiThreadingTA       : 0
[02/16 19:52:55     42] (I)       blockedPinEscape       : 1
[02/16 19:52:55     42] (I)       blkAwareLayerSwitching : 0
[02/16 19:52:55     42] (I)       betterClockWireModeling: 1
[02/16 19:52:55     42] (I)       punchThroughDistance   : 500.00
[02/16 19:52:55     42] (I)       scenicBound            : 1.15
[02/16 19:52:55     42] (I)       maxScenicToAvoidBlk    : 100.00
[02/16 19:52:55     42] (I)       source-to-sink ratio   : 0.00
[02/16 19:52:55     42] (I)       targetCongestionRatioH : 1.00
[02/16 19:52:55     42] (I)       targetCongestionRatioV : 1.00
[02/16 19:52:55     42] (I)       layerCongestionRatio   : 0.70
[02/16 19:52:55     42] (I)       m1CongestionRatio      : 0.10
[02/16 19:52:55     42] (I)       m2m3CongestionRatio    : 0.70
[02/16 19:52:55     42] (I)       localRouteEffort       : 1.00
[02/16 19:52:55     42] (I)       numSitesBlockedByOneVia: 8.00
[02/16 19:52:55     42] (I)       supplyScaleFactorH     : 1.00
[02/16 19:52:55     42] (I)       supplyScaleFactorV     : 1.00
[02/16 19:52:55     42] (I)       highlight3DOverflowFactor: 0.00
[02/16 19:52:55     42] (I)       doubleCutViaModelingRatio: 0.00
[02/16 19:52:55     42] (I)       blockTrack             : 
[02/16 19:52:55     42] (I)       readTROption           : true
[02/16 19:52:55     42] (I)       extraSpacingBothSide   : false
[02/16 19:52:55     42] [NR-eagl] numTracksPerClockWire  : 0
[02/16 19:52:55     42] (I)       routeSelectedNetsOnly  : false
[02/16 19:52:55     42] (I)       before initializing RouteDB syMemory usage = 943.0 MB
[02/16 19:52:55     42] (I)       starting read tracks
[02/16 19:52:55     42] (I)       build grid graph
[02/16 19:52:55     42] (I)       build grid graph start
[02/16 19:52:55     42] [NR-eagl] Layer1 has no routable track
[02/16 19:52:55     42] [NR-eagl] Layer2 has single uniform track structure
[02/16 19:52:55     42] [NR-eagl] Layer3 has single uniform track structure
[02/16 19:52:55     42] [NR-eagl] Layer4 has single uniform track structure
[02/16 19:52:55     42] [NR-eagl] Layer5 has single uniform track structure
[02/16 19:52:55     42] [NR-eagl] Layer6 has single uniform track structure
[02/16 19:52:55     42] [NR-eagl] Layer7 has single uniform track structure
[02/16 19:52:55     42] [NR-eagl] Layer8 has single uniform track structure
[02/16 19:52:55     42] (I)       build grid graph end
[02/16 19:52:55     42] (I)       Layer1   numNetMinLayer=46
[02/16 19:52:55     42] (I)       Layer2   numNetMinLayer=0
[02/16 19:52:55     42] (I)       Layer3   numNetMinLayer=1
[02/16 19:52:55     42] (I)       Layer4   numNetMinLayer=0
[02/16 19:52:55     42] (I)       Layer5   numNetMinLayer=0
[02/16 19:52:55     42] (I)       Layer6   numNetMinLayer=0
[02/16 19:52:55     42] (I)       Layer7   numNetMinLayer=0
[02/16 19:52:55     42] (I)       Layer8   numNetMinLayer=0
[02/16 19:52:55     42] (I)       numViaLayers=7
[02/16 19:52:55     42] (I)       end build via table
[02/16 19:52:55     42] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[02/16 19:52:55     42] [NR-eagl] numPreroutedNet = 1  numPreroutedWires = 54
[02/16 19:52:55     42] (I)       readDataFromPlaceDB
[02/16 19:52:55     42] (I)       Read net information..
[02/16 19:52:55     42] [NR-eagl] Read numTotalNets=47  numIgnoredNets=1
[02/16 19:52:55     42] (I)       Read testcase time = 0.000 seconds
[02/16 19:52:55     42] 
[02/16 19:52:55     42] (I)       totalPins=98  totalGlobalPin=98 (100.00%)
[02/16 19:52:55     42] (I)       Model blockage into capacity
[02/16 19:52:55     42] (I)       Read numBlocks=128  numPreroutedWires=54  numCapScreens=0
[02/16 19:52:55     42] (I)       blocked area on Layer1 : 0  (0.00%)
[02/16 19:52:55     42] (I)       blocked area on Layer2 : 3048915200  (49.16%)
[02/16 19:52:55     42] (I)       blocked area on Layer3 : 418352000  (6.75%)
[02/16 19:52:55     42] (I)       blocked area on Layer4 : 1974097600  (31.83%)
[02/16 19:52:55     42] (I)       blocked area on Layer5 : 0  (0.00%)
[02/16 19:52:55     42] (I)       blocked area on Layer6 : 0  (0.00%)
[02/16 19:52:55     42] (I)       blocked area on Layer7 : 0  (0.00%)
[02/16 19:52:55     42] (I)       blocked area on Layer8 : 0  (0.00%)
[02/16 19:52:55     42] (I)       Modeling time = 0.000 seconds
[02/16 19:52:55     42] 
[02/16 19:52:55     42] (I)       Number of ignored nets = 1
[02/16 19:52:55     42] (I)       Number of fixed nets = 1.  Ignored: Yes
[02/16 19:52:55     42] (I)       Number of clock nets = 1.  Ignored: No
[02/16 19:52:55     42] (I)       Number of analog nets = 0.  Ignored: Yes
[02/16 19:52:55     42] (I)       Number of special nets = 0.  Ignored: Yes
[02/16 19:52:55     42] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/16 19:52:55     42] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/16 19:52:55     42] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/16 19:52:55     42] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/16 19:52:55     42] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/16 19:52:55     42] (I)       Before initializing earlyGlobalRoute syMemory usage = 943.0 MB
[02/16 19:52:55     42] (I)       Layer1  viaCost=300.00
[02/16 19:52:55     42] (I)       Layer2  viaCost=100.00
[02/16 19:52:55     42] (I)       Layer3  viaCost=100.00
[02/16 19:52:55     42] (I)       Layer4  viaCost=100.00
[02/16 19:52:55     42] (I)       Layer5  viaCost=100.00
[02/16 19:52:55     42] (I)       Layer6  viaCost=200.00
[02/16 19:52:55     42] (I)       Layer7  viaCost=100.00
[02/16 19:52:55     42] (I)       ---------------------Grid Graph Info--------------------
[02/16 19:52:55     42] (I)       routing area        :  (0, 0) - (81600, 76000)
[02/16 19:52:55     42] (I)       core area           :  (20000, 20000) - (61600, 56000)
[02/16 19:52:55     42] (I)       Site Width          :   400  (dbu)
[02/16 19:52:55     42] (I)       Row Height          :  3600  (dbu)
[02/16 19:52:55     42] (I)       GCell Width         :  3600  (dbu)
[02/16 19:52:55     42] (I)       GCell Height        :  3600  (dbu)
[02/16 19:52:55     42] (I)       grid                :    23    21     8
[02/16 19:52:55     42] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/16 19:52:55     42] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/16 19:52:55     42] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/16 19:52:55     42] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/16 19:52:55     42] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/16 19:52:55     42] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[02/16 19:52:55     42] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/16 19:52:55     42] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/16 19:52:55     42] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/16 19:52:55     42] (I)       --------------------------------------------------------
[02/16 19:52:55     42] 
[02/16 19:52:55     42] [NR-eagl] ============ Routing rule table ============
[02/16 19:52:55     42] [NR-eagl] Rule id 0. Nets 46 
[02/16 19:52:55     42] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/16 19:52:55     42] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/16 19:52:55     42] [NR-eagl] Rule id 1. Nets 0 
[02/16 19:52:55     42] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[02/16 19:52:55     42] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[02/16 19:52:55     42] [NR-eagl] ========================================
[02/16 19:52:55     42] [NR-eagl] 
[02/16 19:52:55     42] (I)       After initializing earlyGlobalRoute syMemory usage = 943.0 MB
[02/16 19:52:55     42] (I)       Loading and dumping file time : 0.00 seconds
[02/16 19:52:55     42] (I)       free getNanoCongMap()->getMpool()
[02/16 19:52:55     42] (I)       ============= Initialization =============
[02/16 19:52:55     42] (I)       total 2D Cap : 20199 = (9384 H, 10815 V)
[02/16 19:52:55     42] [NR-eagl] Layer group 1: route 46 net(s) in layer range [2, 8]
[02/16 19:52:55     42] (I)       ============  Phase 1a Route ============
[02/16 19:52:55     42] (I)       Phase 1a runs 0.00 seconds
[02/16 19:52:55     42] (I)       Usage: 197 = (95 H, 102 V) = (1.01% H, 0.94% V) = (1.710e+02um H, 1.836e+02um V)
[02/16 19:52:55     42] (I)       
[02/16 19:52:55     42] (I)       ============  Phase 1b Route ============
[02/16 19:52:55     42] (I)       Usage: 197 = (95 H, 102 V) = (1.01% H, 0.94% V) = (1.710e+02um H, 1.836e+02um V)
[02/16 19:52:55     42] (I)       
[02/16 19:52:55     42] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.546000e+02um
[02/16 19:52:55     42] (I)       ============  Phase 1c Route ============
[02/16 19:52:55     42] (I)       Usage: 197 = (95 H, 102 V) = (1.01% H, 0.94% V) = (1.710e+02um H, 1.836e+02um V)
[02/16 19:52:55     42] (I)       
[02/16 19:52:55     42] (I)       ============  Phase 1d Route ============
[02/16 19:52:55     42] (I)       Usage: 197 = (95 H, 102 V) = (1.01% H, 0.94% V) = (1.710e+02um H, 1.836e+02um V)
[02/16 19:52:55     42] (I)       
[02/16 19:52:55     42] (I)       ============  Phase 1e Route ============
[02/16 19:52:55     42] (I)       Phase 1e runs 0.00 seconds
[02/16 19:52:55     42] (I)       Usage: 197 = (95 H, 102 V) = (1.01% H, 0.94% V) = (1.710e+02um H, 1.836e+02um V)
[02/16 19:52:55     42] (I)       
[02/16 19:52:55     42] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.546000e+02um
[02/16 19:52:55     42] [NR-eagl] 
[02/16 19:52:55     42] (I)       ============  Phase 1l Route ============
[02/16 19:52:55     42] (I)       dpBasedLA: time=0.00  totalOF=12  totalVia=164  totalWL=197  total(Via+WL)=361 
[02/16 19:52:55     42] (I)       Total Global Routing Runtime: 0.00 seconds
[02/16 19:52:55     42] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/16 19:52:55     42] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/16 19:52:55     42] (I)       
[02/16 19:52:55     42] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 19:52:55     42] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/16 19:52:55     42] 
[02/16 19:52:55     42] ** np local hotspot detection info verbose **
[02/16 19:52:55     42] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/16 19:52:55     42] 
[02/16 19:52:55     42] describeCongestion: hCong = 0.00 vCong = 0.00
[02/16 19:52:55     42] Skipped repairing congestion.
[02/16 19:52:55     42] (I)       ============= track Assignment ============
[02/16 19:52:55     42] (I)       extract Global 3D Wires
[02/16 19:52:55     42] (I)       Extract Global WL : time=0.00
[02/16 19:52:55     42] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/16 19:52:55     42] (I)       Initialization real time=0.00 seconds
[02/16 19:52:55     42] (I)       Kernel real time=0.00 seconds
[02/16 19:52:55     42] (I)       End Greedy Track Assignment
[02/16 19:52:55     42] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98
[02/16 19:52:55     42] [NR-eagl] Layer2(M2)(V) length: 1.370000e+02um, number of vias: 128
[02/16 19:52:55     42] [NR-eagl] Layer3(M3)(H) length: 2.216000e+02um, number of vias: 22
[02/16 19:52:55     42] [NR-eagl] Layer4(M4)(V) length: 6.540000e+01um, number of vias: 6
[02/16 19:52:55     42] [NR-eagl] Layer5(M5)(H) length: 2.200000e+00um, number of vias: 6
[02/16 19:52:55     42] [NR-eagl] Layer6(M6)(V) length: 4.080000e+01um, number of vias: 0
[02/16 19:52:55     42] [NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[02/16 19:52:55     42] [NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[02/16 19:52:55     42] [NR-eagl] Total length: 4.670000e+02um, number of vias: 260
[02/16 19:52:55     42] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/16 19:52:55     42] 
[02/16 19:52:55     42] CCOPT: Done with congestion repair using flow wrapper.
[02/16 19:52:55     42] 
[02/16 19:52:55     42] #spOpts: N=65 
[02/16 19:52:55     42] Core basic site is core
[02/16 19:52:55     42] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:52:55     42]     Clock implementation routing done.
[02/16 19:52:55     42]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'preRoute' .
[02/16 19:52:55     42] PreRoute RC Extraction called for design add.
[02/16 19:52:55     42] RC Extraction called in multi-corner(2) mode.
[02/16 19:52:55     42] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:52:55     42] RCMode: PreRoute
[02/16 19:52:55     42]       RC Corner Indexes            0       1   
[02/16 19:52:55     42] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:52:55     42] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:55     42] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:55     42] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:55     42] Shrink Factor                : 1.00000
[02/16 19:52:55     42] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 19:52:55     42] Using capacitance table file ...
[02/16 19:52:55     42] Updating RC grid for preRoute extraction ...
[02/16 19:52:55     42] Initializing multi-corner capacitance tables ... 
[02/16 19:52:55     42] Initializing multi-corner resistance tables ...
[02/16 19:52:55     42] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 947.094M)
[02/16 19:52:55     42] 
[02/16 19:52:55     42]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/16 19:52:55     42]     Rebuilding timing graph... 
[02/16 19:52:55     42]     Rebuilding timing graph done.
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     Routing Correlation Report
[02/16 19:52:55     42]     ==========================
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     Leaf Routes:
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     ------------------------------------------------------------------------------------------------------------------------------
[02/16 19:52:55     42]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[02/16 19:52:55     42]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[02/16 19:52:55     42]     ------------------------------------------------------------------------------------------------------------------------------
[02/16 19:52:55     42]     Gate Delay           ns         0.000         0.000        -        0.000         0.000      1.000      1.000         1.000
[02/16 19:52:55     42]     S->S Wire Len.       um        24.436        28.089      1.149      6.528         7.819      0.715      0.857         0.597
[02/16 19:52:55     42]     S->S Wire Res.       Ohm       37.767        41.410      1.096      9.706        10.359      0.663      0.707         0.621
[02/16 19:52:55     42]     S->S Wire Res./um    Ohm        1.552         1.489      0.959      0.067         0.084      0.674      0.850         0.534
[02/16 19:52:55     42]     Total Wire Len.      um        78.985        89.200      1.129      0.000         0.000      1.000      1.000         1.000
[02/16 19:52:55     42]     Trans. Time          ns         0.004         0.004      1.000      0.000         0.000      1.000      1.000         1.000
[02/16 19:52:55     42]     Wire Cap.            fF        12.888        14.451      1.121      0.000         0.000      1.000      1.000         1.000
[02/16 19:52:55     42]     Wire Cap./um         fF         0.163         0.162      0.993      0.000         0.000      1.000      1.000         1.000
[02/16 19:52:55     42]     Wire Delay           ns         0.001         0.001      1.284      0.000         0.000      0.398      0.428         0.370
[02/16 19:52:55     42]     Wire Skew            ns         0.000         0.000        -        0.000         0.000      1.000      1.000         1.000
[02/16 19:52:55     42]     ------------------------------------------------------------------------------------------------------------------------------
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     Top Wire Delay Differences (Leaf routes):
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     --------------------------------
[02/16 19:52:55     42]     Route Sink Pin    Difference (%)
[02/16 19:52:55     42]     --------------------------------
[02/16 19:52:55     42]     z_q_reg_0_/CP        -75.000
[02/16 19:52:55     42]     x_q_reg_3_/CP        -60.000
[02/16 19:52:55     42]     out_reg_3_/CP        -40.000
[02/16 19:52:55     42]     out_reg_4_/CP        -33.333
[02/16 19:52:55     42]     z_q_reg_1_/CP        -25.000
[02/16 19:52:55     42]     --------------------------------
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     Clock Tree Layer Assignment (Leaf Routes):
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     -----------------------------------------------------------------------------------------------
[02/16 19:52:55     42]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[02/16 19:52:55     42]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[02/16 19:52:55     42]     -----------------------------------------------------------------------------------------------
[02/16 19:52:55     42]     M2                             0.000um      5.600um        1.599         0.282         0.451
[02/16 19:52:55     42]     M3                            19.845um     43.000um        1.599         0.282         0.451
[02/16 19:52:55     42]     M4                            59.140um     40.600um        1.599         0.282         0.451
[02/16 19:52:55     42]     Preferred Layer Adherence    100.000%      93.722%           -             -             -
[02/16 19:52:55     42]     -----------------------------------------------------------------------------------------------
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     No transition time violation increases to report
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     Via Selection for Estimated Routes (rule default):
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     ----------------------------------------------------------------
[02/16 19:52:55     42]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[02/16 19:52:55     42]     Range                    (Ohm)    (fF)     (fs)     Only
[02/16 19:52:55     42]     ----------------------------------------------------------------
[02/16 19:52:55     42]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[02/16 19:52:55     42]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[02/16 19:52:55     42]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[02/16 19:52:55     42]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[02/16 19:52:55     42]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[02/16 19:52:55     42]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[02/16 19:52:55     42]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[02/16 19:52:55     42]     ----------------------------------------------------------------
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     Post-Route Via Usage Statistics:
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     ----------------------------------------------------------------------------------------------------------------------------------------------
[02/16 19:52:55     42]     Layer    Via Cell        Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[02/16 19:52:55     42]     Range                    (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[02/16 19:52:55     42]                                                         Count                          Count                            Count                 
[02/16 19:52:55     42]     ----------------------------------------------------------------------------------------------------------------------------------------------
[02/16 19:52:55     42]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047     18         100%       ER        -           -           -        -          -         -
[02/16 19:52:55     42]     M2-M3    VIA23_1cut      1.500    0.030    0.046     17         100%       ER        -           -           -        -          -         -
[02/16 19:52:55     42]     M3-M4    VIA34_1cut      1.500    0.030    0.046     14         100%       ER        -           -           -        -          -         -
[02/16 19:52:55     42]     ----------------------------------------------------------------------------------------------------------------------------------------------
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     Tag Key:
[02/16 19:52:55     42]     	E=Used for route estimates;
[02/16 19:52:55     42]     	R=Most frequently used by router for this net type and layer transition.
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     
[02/16 19:52:55     42]     Clock DAG stats after routing clock trees:
[02/16 19:52:55     42]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:55     42]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:55     42]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:55     42]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:55     42]       wire lengths   : top=0.000um, trunk=0.000um, leaf=89.200um, total=89.200um
[02/16 19:52:55     42]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:55     42]     Clock DAG net violations after routing clock trees:none
[02/16 19:52:55     42]     Clock tree state after routing clock trees:
[02/16 19:52:55     42]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:55     42]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.001, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:55     42]     Clock network insertion delays are now [0.001ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:55     42]     Legalizer reserving space for clock trees... 
[02/16 19:52:55     42]     Legalizer reserving space for clock trees done.
[02/16 19:52:55     42]     PostConditioning... 
[02/16 19:52:55     42]       Update timing... 
[02/16 19:52:55     42]         Updating timing graph... 
[02/16 19:52:55     42]           
[02/16 19:52:55     42] #################################################################################
[02/16 19:52:55     42] # Design Stage: PreRoute
[02/16 19:52:55     42] # Design Name: add
[02/16 19:52:55     42] # Design Mode: 65nm
[02/16 19:52:55     42] # Analysis Mode: MMMC Non-OCV 
[02/16 19:52:55     42] # Parasitics Mode: No SPEF/RCDB
[02/16 19:52:55     42] # Signoff Settings: SI Off 
[02/16 19:52:55     42] #################################################################################
[02/16 19:52:55     42] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:52:55     42] Calculate delays in BcWc mode...
[02/16 19:52:55     42] Topological Sorting (CPU = 0:00:00.0, MEM = 1013.6M, InitMEM = 1013.6M)
[02/16 19:52:55     42] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:52:55     42] End delay calculation. (MEM=1112.99 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:52:55     42] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1113.0M) ***
[02/16 19:52:55     42]         Updating timing graph done.
[02/16 19:52:55     42]         Updating latch analysis... 
[02/16 19:52:55     42]         Updating latch analysis done.
[02/16 19:52:55     42]       Update timing done.
[02/16 19:52:55     42]       Invalidating timing
[02/16 19:52:55     42]       PostConditioning active optimizations:
[02/16 19:52:55     42]        - DRV fixing with cell sizing
[02/16 19:52:55     42]       
[02/16 19:52:55     42]       Currently running CTS, using active skew data
[02/16 19:52:55     42]       Rebuilding timing graph... 
[02/16 19:52:55     42]       Rebuilding timing graph done.
[02/16 19:52:55     42]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[02/16 19:52:55     42]       Rebuilding timing graph   cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:55     42]       Rebuilding timing graph   cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:55     42]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:55     42]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:55     42]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=0.000um, leaf=89.200um, total=89.200um
[02/16 19:52:55     42]       Rebuilding timing graph   sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:55     42]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
[02/16 19:52:55     42]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[02/16 19:52:55     42]       Clock DAG stats PostConditioning initial state:
[02/16 19:52:55     42]         cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:55     42]         cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:55     42]         gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:55     42]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:55     42]         wire lengths   : top=0.000um, trunk=0.000um, leaf=89.200um, total=89.200um
[02/16 19:52:55     42]         sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:55     42]       Clock DAG net violations PostConditioning initial state:none
[02/16 19:52:55     42]       Recomputing CTS skew targets... 
[02/16 19:52:55     42]         Resolving skew group constraints... 
[02/16 19:52:55     42]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/16 19:52:55     42]         Resolving skew group constraints done.
[02/16 19:52:55     42]       Recomputing CTS skew targets done.
[02/16 19:52:55     42]       Fixing DRVs... 
[02/16 19:52:55     42]         Fixing clock tree DRVs: 
[02/16 19:52:55     42]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[02/16 19:52:55     42]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/16 19:52:55     42]         CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
[02/16 19:52:55     42]         
[02/16 19:52:55     42]         PRO Statistics: Fix DRVs (cell sizing):
[02/16 19:52:55     42]         =======================================
[02/16 19:52:55     42]         
[02/16 19:52:55     42]         Cell changes by Net Type:
[02/16 19:52:55     42]         
[02/16 19:52:55     42]         ------------------------------
[02/16 19:52:55     42]         Net Type    Attempted    Sized
[02/16 19:52:55     42]         ------------------------------
[02/16 19:52:55     42]         top             0          0
[02/16 19:52:55     42]         trunk           0          0
[02/16 19:52:55     42]         leaf            0          0
[02/16 19:52:55     42]         ------------------------------
[02/16 19:52:55     42]         Total       -              0
[02/16 19:52:55     42]         ------------------------------
[02/16 19:52:55     42]         
[02/16 19:52:55     42]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/16 19:52:55     42]         Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
[02/16 19:52:55     42]         
[02/16 19:52:55     42]         Clock DAG stats PostConditioning after DRV fixing:
[02/16 19:52:55     42]           cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:55     42]           cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:55     42]           gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:55     42]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:55     42]           wire lengths   : top=0.000um, trunk=0.000um, leaf=89.200um, total=89.200um
[02/16 19:52:55     42]           sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:55     42]         Clock DAG net violations PostConditioning after DRV fixing:none
[02/16 19:52:55     42]         Clock tree state PostConditioning after DRV fixing:
[02/16 19:52:55     42]           clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:55     42]           skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.001, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:55     42]         Clock network insertion delays are now [0.001ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:55     42]       Fixing DRVs done.
[02/16 19:52:55     42]       
[02/16 19:52:55     42]       Slew Diagnostics: After DRV fixing
[02/16 19:52:55     42]       ==================================
[02/16 19:52:55     42]       
[02/16 19:52:55     42]       Global Causes:
[02/16 19:52:55     42]       
[02/16 19:52:55     42]       -------------------------------------
[02/16 19:52:55     42]       Cause
[02/16 19:52:55     42]       -------------------------------------
[02/16 19:52:55     42]       DRV fixing with buffering is disabled
[02/16 19:52:55     42]       -------------------------------------
[02/16 19:52:55     42]       
[02/16 19:52:55     42]       Top 5 overslews:
[02/16 19:52:55     42]       
[02/16 19:52:55     42]       ---------------------------------
[02/16 19:52:55     42]       Overslew    Causes    Driving Pin
[02/16 19:52:55     42]       ---------------------------------
[02/16 19:52:55     42]         (empty table)
[02/16 19:52:55     42]       ---------------------------------
[02/16 19:52:55     42]       
[02/16 19:52:55     42]       Slew Diagnostics Counts:
[02/16 19:52:55     42]       
[02/16 19:52:55     42]       -------------------
[02/16 19:52:55     42]       Cause    Occurences
[02/16 19:52:55     42]       -------------------
[02/16 19:52:55     42]         (empty table)
[02/16 19:52:55     42]       -------------------
[02/16 19:52:55     42]       
[02/16 19:52:55     42]       Reconnecting optimized routes... 
[02/16 19:52:55     42]       Reconnecting optimized routes done.
[02/16 19:52:55     42] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[02/16 19:52:55     42]       Set dirty flag on 0 insts, 0 nets
[02/16 19:52:55     42]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'preRoute' .
[02/16 19:52:55     42] PreRoute RC Extraction called for design add.
[02/16 19:52:55     42] RC Extraction called in multi-corner(2) mode.
[02/16 19:52:55     42] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:52:55     42] RCMode: PreRoute
[02/16 19:52:55     42]       RC Corner Indexes            0       1   
[02/16 19:52:55     42] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:52:55     42] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:55     42] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:55     42] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:52:55     42] Shrink Factor                : 1.00000
[02/16 19:52:55     42] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 19:52:55     42] Using capacitance table file ...
[02/16 19:52:55     42] Updating RC grid for preRoute extraction ...
[02/16 19:52:55     42] Initializing multi-corner capacitance tables ... 
[02/16 19:52:56     42] Initializing multi-corner resistance tables ...
[02/16 19:52:56     42] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 988.984M)
[02/16 19:52:56     42] 
[02/16 19:52:56     42]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/16 19:52:56     42]       Rebuilding timing graph... 
[02/16 19:52:56     42]       Rebuilding timing graph done.
[02/16 19:52:56     42]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[02/16 19:52:56     42]       Rebuilding timing graph   cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:56     42]       Rebuilding timing graph   cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:56     42]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:56     42]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:56     42]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=0.000um, leaf=89.200um, total=89.200um
[02/16 19:52:56     42]       Rebuilding timing graph   sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:56     42]       Rebuilding timing graph Clock DAG net violations PostConditioning final:none
[02/16 19:52:56     42]     PostConditioning done.
[02/16 19:52:56     42] Net route status summary:
[02/16 19:52:56     42]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[02/16 19:52:56     42]   Non-clock:    46 (unrouted=0, trialRouted=46, noStatus=0, routed=0, fixed=0)
[02/16 19:52:56     42] (Not counting 2 nets with <2 term connections)
[02/16 19:52:56     42]     Clock DAG stats after post-conditioning:
[02/16 19:52:56     42]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:56     42]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:56     42]       gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:56     42]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:56     42]       wire lengths   : top=0.000um, trunk=0.000um, leaf=89.200um, total=89.200um
[02/16 19:52:56     42]       sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:56     42]     Clock DAG net violations after post-conditioning:none
[02/16 19:52:56     42]     Clock tree state after post-conditioning:
[02/16 19:52:56     42]       clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:56     42]       skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.001, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:56     42]     Clock network insertion delays are now [0.001ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:56     42]   Updating netlist done.
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   Clock DAG stats at end of CTS:
[02/16 19:52:56     42]   ==============================
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   -----------------------------
[02/16 19:52:56     42]   Cell type      Count    Area
[02/16 19:52:56     42]   -----------------------------
[02/16 19:52:56     42]   Buffers          0      0.000
[02/16 19:52:56     42]   Inverters        0      0.000
[02/16 19:52:56     42]   Clock Gates      0      0.000
[02/16 19:52:56     42]   Clock Logic      0      0.000
[02/16 19:52:56     42]   All              0      0.000
[02/16 19:52:56     42]   -----------------------------
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   Clock DAG wire lengths at end of CTS:
[02/16 19:52:56     42]   =====================================
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   --------------------
[02/16 19:52:56     42]   Type     Wire Length
[02/16 19:52:56     42]   --------------------
[02/16 19:52:56     42]   Top         0.000
[02/16 19:52:56     42]   Trunk       0.000
[02/16 19:52:56     42]   Leaf       89.200
[02/16 19:52:56     42]   Total      89.200
[02/16 19:52:56     42]   --------------------
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   Clock DAG capacitances at end of CTS:
[02/16 19:52:56     42]   =====================================
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   --------------------------------
[02/16 19:52:56     42]   Type     Gate     Wire     Total
[02/16 19:52:56     42]   --------------------------------
[02/16 19:52:56     42]   Top      0.000    0.000    0.000
[02/16 19:52:56     42]   Trunk    0.000    0.000    0.000
[02/16 19:52:56     42]   Leaf     0.014    0.014    0.029
[02/16 19:52:56     42]   Total    0.014    0.014    0.029
[02/16 19:52:56     42]   --------------------------------
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   Clock DAG sink capacitances at end of CTS:
[02/16 19:52:56     42]   ==========================================
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   --------------------------------------------------------
[02/16 19:52:56     42]   Count    Total    Average    Std. Dev.    Min      Max
[02/16 19:52:56     42]   --------------------------------------------------------
[02/16 19:52:56     42]    18      0.014     0.001       0.000      0.001    0.001
[02/16 19:52:56     42]   --------------------------------------------------------
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   Clock DAG net violations at end of CTS:
[02/16 19:52:56     42]   =======================================
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   None
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   Clock tree summary at end of CTS:
[02/16 19:52:56     42]   =================================
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   -----------------------------------------------------
[02/16 19:52:56     42]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[02/16 19:52:56     42]   -----------------------------------------------------
[02/16 19:52:56     42]   clock_tree clk    (none)                   0.004
[02/16 19:52:56     42]   -----------------------------------------------------
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   Skew group summary at end of CTS:
[02/16 19:52:56     42]   =================================
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 19:52:56     42]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/16 19:52:56     42]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 19:52:56     42]   WC:setup.late    clk/CON       0.001     0.001     0.000       0.057         0.000           0.000           0.001        0.000     100% {0.001, 0.001, 0.001}
[02/16 19:52:56     42]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   Clock network insertion delays are now [0.001ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:56     42]   
[02/16 19:52:56     42]   Found a total of 0 clock tree pins with a slew violation.
[02/16 19:52:56     42]   
[02/16 19:52:56     42] Synthesizing clock trees done.
[02/16 19:52:56     42] Connecting clock gate test enables... 
[02/16 19:52:56     42] Connecting clock gate test enables done.
[02/16 19:52:56     42] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[02/16 19:52:56     42]  * CCOpt property update_io_latency is false
[02/16 19:52:56     42] 
[02/16 19:52:56     42] Setting all clocks to propagated mode.
[02/16 19:52:56     42] Resetting all latency settings from fanout cone of clock 'clk'
[02/16 19:52:56     42] Resetting all latency settings from fanout cone of clock 'clk'
[02/16 19:52:56     42] Clock DAG stats after update timingGraph:
[02/16 19:52:56     42]   cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/16 19:52:56     42]   cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/16 19:52:56     42]   gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:56     42]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
[02/16 19:52:56     42]   wire lengths   : top=0.000um, trunk=0.000um, leaf=89.200um, total=89.200um
[02/16 19:52:56     42]   sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/16 19:52:56     42] Clock DAG net violations after update timingGraph:none
[02/16 19:52:56     42] Clock tree state after update timingGraph:
[02/16 19:52:56     42]   clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
[02/16 19:52:56     42]   skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.001, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
[02/16 19:52:56     42] Clock network insertion delays are now [0.001ns, 0.001ns] average 0.001ns std.dev 0.000ns
[02/16 19:52:56     42] Logging CTS constraint violations... 
[02/16 19:52:56     42]   No violations found.
[02/16 19:52:56     42] Logging CTS constraint violations done.
[02/16 19:52:56     42] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 19:52:56     42] Synthesizing clock trees with CCOpt done.
[02/16 19:52:56     42] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/16 19:52:56     42] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/16 19:52:56     42] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/16 19:52:56     42] -setupDynamicPowerViewAsDefaultView false
[02/16 19:52:56     42]                                            # bool, default=false, private
[02/16 19:52:56     42] #spOpts: N=65 
[02/16 19:52:56     42] #spOpts: N=65 mergeVia=F 
[02/16 19:52:56     42] GigaOpt running with 1 threads.
[02/16 19:52:56     42] Info: 1 threads available for lower-level modules during optimization.
[02/16 19:52:56     42] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[02/16 19:52:56     42] 	Cell FILL1_LL, site bcore.
[02/16 19:52:56     42] 	Cell FILL_NW_HH, site bcore.
[02/16 19:52:56     42] 	Cell FILL_NW_LL, site bcore.
[02/16 19:52:56     42] 	Cell GFILL, site gacore.
[02/16 19:52:56     42] 	Cell GFILL10, site gacore.
[02/16 19:52:56     42] 	Cell GFILL2, site gacore.
[02/16 19:52:56     42] 	Cell GFILL3, site gacore.
[02/16 19:52:56     42] 	Cell GFILL4, site gacore.
[02/16 19:52:56     42] 	Cell LVLLHCD1, site bcore.
[02/16 19:52:56     42] 	Cell LVLLHCD2, site bcore.
[02/16 19:52:56     42] 	Cell LVLLHCD4, site bcore.
[02/16 19:52:56     42] 	Cell LVLLHCD8, site bcore.
[02/16 19:52:56     42] 	Cell LVLLHD1, site bcore.
[02/16 19:52:56     42] 	Cell LVLLHD2, site bcore.
[02/16 19:52:56     42] 	Cell LVLLHD4, site bcore.
[02/16 19:52:56     42] 	Cell LVLLHD8, site bcore.
[02/16 19:52:56     42] .
[02/16 19:52:57     43] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 980.9M, totSessionCpu=0:00:44 **
[02/16 19:52:57     43] *** optDesign -postCTS ***
[02/16 19:52:57     43] DRC Margin: user margin 0.0; extra margin 0.2
[02/16 19:52:57     43] Hold Target Slack: user slack 0
[02/16 19:52:57     43] Setup Target Slack: user slack 0; extra slack 0.1
[02/16 19:52:57     43] setUsefulSkewMode -noEcoRoute
[02/16 19:52:57     43] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/16 19:52:57     43] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/16 19:52:57     43] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/16 19:52:57     43] -setupDynamicPowerViewAsDefaultView false
[02/16 19:52:57     43]                                            # bool, default=false, private
[02/16 19:52:57     43] Start to check current routing status for nets...
[02/16 19:52:57     43] Using hname+ instead name for net compare
[02/16 19:52:57     43] All nets are already routed correctly.
[02/16 19:52:57     43] End to check current routing status for nets (mem=980.9M)
[02/16 19:52:57     44] Compute RC Scale Done ...
[02/16 19:52:57     44] ** Profile ** Start :  cpu=0:00:00.0, mem=1170.9M
[02/16 19:52:57     44] ** Profile ** Other data :  cpu=0:00:00.0, mem=1170.9M
[02/16 19:52:57     44] #################################################################################
[02/16 19:52:57     44] # Design Stage: PreRoute
[02/16 19:52:57     44] # Design Name: add
[02/16 19:52:57     44] # Design Mode: 65nm
[02/16 19:52:57     44] # Analysis Mode: MMMC Non-OCV 
[02/16 19:52:57     44] # Parasitics Mode: No SPEF/RCDB
[02/16 19:52:57     44] # Signoff Settings: SI Off 
[02/16 19:52:57     44] #################################################################################
[02/16 19:52:57     44] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:52:57     44] Calculate delays in BcWc mode...
[02/16 19:52:57     44] Topological Sorting (CPU = 0:00:00.0, MEM = 1168.9M, InitMEM = 1168.9M)
[02/16 19:52:57     44] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:52:57     44] End delay calculation. (MEM=1185.05 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:52:57     44] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1185.1M) ***
[02/16 19:52:57     44] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:44.1 mem=1185.1M)
[02/16 19:52:57     44] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1185.1M
[02/16 19:52:57     44] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1185.1M
[02/16 19:52:57     44] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.366  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1185.1M
[02/16 19:52:57     44] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1059.5M, totSessionCpu=0:00:44 **
[02/16 19:52:57     44] ** INFO : this run is activating low effort ccoptDesign flow
[02/16 19:52:57     44] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:52:57     44] #spOpts: N=65 mergeVia=F 
[02/16 19:52:57     44] 
[02/16 19:52:57     44] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[02/16 19:52:57     44] 
[02/16 19:52:57     44] Type 'man IMPOPT-3663' for more detail.
[02/16 19:52:57     44] 
[02/16 19:52:57     44] Power view               = WC_VIEW
[02/16 19:52:57     44] Number of VT partitions  = 2
[02/16 19:52:57     44] Standard cells in design = 811
[02/16 19:52:57     44] Instances in design      = 28
[02/16 19:52:57     44] 
[02/16 19:52:57     44] Instance distribution across the VT partitions:
[02/16 19:52:57     44] 
[02/16 19:52:57     44]  LVT : inst = 0 (0.0%), cells = 335 (41%)
[02/16 19:52:57     44]    Lib tcbn65gpluswc        : inst = 0 (0.0%)
[02/16 19:52:57     44] 
[02/16 19:52:57     44]  HVT : inst = 28 (100.0%), cells = 457 (56%)
[02/16 19:52:57     44]    Lib tcbn65gpluswc        : inst = 28 (100.0%)
[02/16 19:52:57     44] 
[02/16 19:52:57     44] Reporting took 0 sec
[02/16 19:52:57     44] *** Starting optimizing excluded clock nets MEM= 1059.5M) ***
[02/16 19:52:57     44] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1059.5M) ***
[02/16 19:52:57     44] *** Starting optimizing excluded clock nets MEM= 1059.5M) ***
[02/16 19:52:57     44] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1059.5M) ***
[02/16 19:52:58     44] Include MVT Delays for Hold Opt
[02/16 19:52:58     44] *** Timing Is met
[02/16 19:52:58     44] *** Check timing (0:00:00.0)
[02/16 19:52:58     44] Summary for sequential cells idenfication: 
[02/16 19:52:58     44] Identified SBFF number: 199
[02/16 19:52:58     44] Identified MBFF number: 0
[02/16 19:52:58     44] Not identified SBFF number: 0
[02/16 19:52:58     44] Not identified MBFF number: 0
[02/16 19:52:58     44] Number of sequential cells which are not FFs: 104
[02/16 19:52:58     44] 
[02/16 19:52:58     44] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:52:58     44] optDesignOneStep: Leakage Power Flow
[02/16 19:52:58     44] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:52:58     44] **INFO: Flow update: Design timing is met.
[02/16 19:52:58     44] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:52:58     44] optDesignOneStep: Leakage Power Flow
[02/16 19:52:58     44] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:52:58     44] **INFO: Flow update: Design timing is met.
[02/16 19:52:58     44] Info: 1 net with fixed/cover wires excluded.
[02/16 19:52:58     44] Info: 1 clock net  excluded from IPO operation.
[02/16 19:52:58     44] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1053.5M, totSessionCpu=0:00:45 **
[02/16 19:52:58     44] ** Profile ** Start :  cpu=0:00:00.0, mem=1053.5M
[02/16 19:52:58     44] ** Profile ** Other data :  cpu=0:00:00.0, mem=1053.5M
[02/16 19:52:58     44] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1061.5M
[02/16 19:52:58     44] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1061.5M
[02/16 19:52:58     44] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.366  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1061.5M
[02/16 19:52:58     44] Info: 1 net with fixed/cover wires excluded.
[02/16 19:52:58     44] Info: 1 clock net  excluded from IPO operation.
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Begin Power Analysis
[02/16 19:52:58     44] 
[02/16 19:52:58     44]     0.00V	    VSS
[02/16 19:52:58     44]     0.90V	    VDD
[02/16 19:52:58     44] Begin Processing Timing Library for Power Calculation
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Begin Processing Timing Library for Power Calculation
[02/16 19:52:58     44] 
[02/16 19:52:58     44] 
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Begin Processing Power Net/Grid for Power Calculation
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.01MB/811.01MB)
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Begin Processing Timing Window Data for Power Calculation
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.01MB/811.01MB)
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Begin Processing User Attributes
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.01MB/811.01MB)
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Begin Processing Signal Activity
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.01MB/811.01MB)
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Begin Power Computation
[02/16 19:52:58     44] 
[02/16 19:52:58     44]       ----------------------------------------------------------
[02/16 19:52:58     44]       # of cell(s) missing both power/leakage table: 0
[02/16 19:52:58     44]       # of cell(s) missing power table: 0
[02/16 19:52:58     44]       # of cell(s) missing leakage table: 0
[02/16 19:52:58     44]       # of MSMV cell(s) missing power_level: 0
[02/16 19:52:58     44]       ----------------------------------------------------------
[02/16 19:52:58     44] 
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.01MB/811.01MB)
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Begin Processing User Attributes
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.01MB/811.01MB)
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.01MB/811.01MB)
[02/16 19:52:58     44] 
[02/16 19:52:58     44] Effort level <high> specified for reg2reg path_group
[02/16 19:52:59     46]   Timing Snapshot: (REF)
[02/16 19:52:59     46]      Weighted WNS: 0.000
[02/16 19:52:59     46]       All  PG WNS: 0.000
[02/16 19:52:59     46]       High PG WNS: 0.000
[02/16 19:52:59     46]       All  PG TNS: 0.000
[02/16 19:52:59     46]       High PG TNS: 0.000
[02/16 19:52:59     46]          Tran DRV: 0
[02/16 19:52:59     46]           Cap DRV: 0
[02/16 19:52:59     46]        Fanout DRV: 0
[02/16 19:52:59     46]            Glitch: 0
[02/16 19:52:59     46]    Category Slack: { [L, 0.366] [H, 0.366] }
[02/16 19:52:59     46] 
[02/16 19:52:59     46] Begin: Power Optimization
[02/16 19:52:59     46] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:52:59     46] #spOpts: N=65 mergeVia=F 
[02/16 19:52:59     46] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 99.62
[02/16 19:52:59     46] +----------+---------+--------+--------+------------+--------+
[02/16 19:52:59     46] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 19:52:59     46] +----------+---------+--------+--------+------------+--------+
[02/16 19:52:59     46] |    99.62%|        -|   0.000|   0.000|   0:00:00.0| 1209.1M|
[02/16 19:53:03     49] |    99.62%|        0|   0.000|   0.000|   0:00:04.0| 1209.1M|
[02/16 19:53:03     49] |    99.62%|        0|   0.000|   0.000|   0:00:00.0| 1209.1M|
[02/16 19:53:03     49] |    99.62%|        0|   0.000|   0.000|   0:00:00.0| 1209.1M|
[02/16 19:53:03     49] |    99.62%|        0|   0.000|   0.000|   0:00:00.0| 1209.1M|
[02/16 19:53:03     49] +----------+---------+--------+--------+------------+--------+
[02/16 19:53:03     49] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 99.62
[02/16 19:53:03     49] 
[02/16 19:53:03     49] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/16 19:53:03     49] --------------------------------------------------------------
[02/16 19:53:03     49] |                                   | Total     | Sequential |
[02/16 19:53:03     49] --------------------------------------------------------------
[02/16 19:53:03     49] | Num insts resized                 |       0  |       0    |
[02/16 19:53:03     49] | Num insts undone                  |       0  |       0    |
[02/16 19:53:03     49] | Num insts Downsized               |       0  |       0    |
[02/16 19:53:03     49] | Num insts Samesized               |       0  |       0    |
[02/16 19:53:03     49] | Num insts Upsized                 |       0  |       0    |
[02/16 19:53:03     49] | Num multiple commits+uncommits    |       0  |       -    |
[02/16 19:53:03     49] --------------------------------------------------------------
[02/16 19:53:03     49] **** Begin NDR-Layer Usage Statistics ****
[02/16 19:53:03     49] Layer 3 has 1 constrained nets 
[02/16 19:53:03     49] **** End NDR-Layer Usage Statistics ****
[02/16 19:53:03     49] ** Finished Core Power Optimization (cpu = 0:00:03.8) (real = 0:00:04.0) **
[02/16 19:53:03     49] Executing incremental physical updates
[02/16 19:53:03     49] #spOpts: N=65 mergeVia=F 
[02/16 19:53:03     49] *** Starting refinePlace (0:00:49.8 mem=1190.0M) ***
[02/16 19:53:03     49] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:53:03     49] default core: bins with density >  0.75 =  100 % ( 2 / 2 )
[02/16 19:53:03     49] Density distribution unevenness ratio = 0.334%
[02/16 19:53:03     49] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1190.0MB) @(0:00:49.8 - 0:00:49.8).
[02/16 19:53:03     49] Starting refinePlace ...
[02/16 19:53:03     49] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[02/16 19:53:03     49] Type 'man IMPSP-2002' for more detail.
[02/16 19:53:03     49] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:53:03     49] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1190.0MB
[02/16 19:53:03     49] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1190.0MB) @(0:00:49.8 - 0:00:49.8).
[02/16 19:53:03     49] *** Finished refinePlace (0:00:49.8 mem=1190.0M) ***
[02/16 19:53:03     49]   Timing Snapshot: (TGT)
[02/16 19:53:03     49]      Weighted WNS: 0.000
[02/16 19:53:03     49]       All  PG WNS: 0.000
[02/16 19:53:03     49]       High PG WNS: 0.000
[02/16 19:53:03     49]       All  PG TNS: 0.000
[02/16 19:53:03     49]       High PG TNS: 0.000
[02/16 19:53:03     49]          Tran DRV: 0
[02/16 19:53:03     49]           Cap DRV: 0
[02/16 19:53:03     49]        Fanout DRV: 0
[02/16 19:53:03     49]            Glitch: 0
[02/16 19:53:03     49]    Category Slack: { [L, 0.366] [H, 0.366] }
[02/16 19:53:03     49] 
[02/16 19:53:03     49] Checking setup slack degradation ...
[02/16 19:53:03     49] 
[02/16 19:53:03     49] Recovery Manager:
[02/16 19:53:03     49]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[02/16 19:53:03     49]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[02/16 19:53:03     49]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/16 19:53:03     49]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/16 19:53:03     49] 
[02/16 19:53:03     49] Info: 1 net with fixed/cover wires excluded.
[02/16 19:53:03     49] Info: 1 clock net  excluded from IPO operation.
[02/16 19:53:03     49] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:53:03     49] #spOpts: N=65 mergeVia=F 
[02/16 19:53:05     51] Info: 1 net with fixed/cover wires excluded.
[02/16 19:53:05     51] Info: 1 clock net  excluded from IPO operation.
[02/16 19:53:06     52] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
[02/16 19:53:06     52] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/16 19:53:06     52] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
[02/16 19:53:06     52] |   0.071|    0.366|   0.000|    0.000|    99.62%|   0:00:00.0| 1228.1M|   WC_VIEW|       NA| NA            |
[02/16 19:53:06     52] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
[02/16 19:53:06     52] 
[02/16 19:53:06     52] *** Finish post-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1228.1M) ***
[02/16 19:53:06     52] 
[02/16 19:53:06     52] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1228.1M) ***
[02/16 19:53:06     52] **** Begin NDR-Layer Usage Statistics ****
[02/16 19:53:06     52] Layer 3 has 1 constrained nets 
[02/16 19:53:06     52] **** End NDR-Layer Usage Statistics ****
[02/16 19:53:06     52] 
[02/16 19:53:06     52] Begin Power Analysis
[02/16 19:53:06     52] 
[02/16 19:53:06     52]     0.00V	    VSS
[02/16 19:53:06     52]     0.90V	    VDD
[02/16 19:53:06     52] Begin Processing Timing Library for Power Calculation
[02/16 19:53:06     52] 
[02/16 19:53:06     52] Begin Processing Timing Library for Power Calculation
[02/16 19:53:06     52] 
[02/16 19:53:06     52] 
[02/16 19:53:06     52] 
[02/16 19:53:06     52] Begin Processing Power Net/Grid for Power Calculation
[02/16 19:53:06     52] 
[02/16 19:53:06     52] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.29MB/839.29MB)
[02/16 19:53:06     52] 
[02/16 19:53:06     52] Begin Processing Timing Window Data for Power Calculation
[02/16 19:53:06     52] 
[02/16 19:53:06     52] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.29MB/839.29MB)
[02/16 19:53:06     52] 
[02/16 19:53:06     52] Begin Processing User Attributes
[02/16 19:53:06     52] 
[02/16 19:53:06     52] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.29MB/839.29MB)
[02/16 19:53:06     52] 
[02/16 19:53:06     52] Begin Processing Signal Activity
[02/16 19:53:06     52] 
[02/16 19:53:06     52] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.29MB/839.29MB)
[02/16 19:53:06     52] 
[02/16 19:53:06     52] Begin Power Computation
[02/16 19:53:06     52] 
[02/16 19:53:06     52]       ----------------------------------------------------------
[02/16 19:53:06     52]       # of cell(s) missing both power/leakage table: 0
[02/16 19:53:06     52]       # of cell(s) missing power table: 0
[02/16 19:53:06     52]       # of cell(s) missing leakage table: 0
[02/16 19:53:06     52]       # of MSMV cell(s) missing power_level: 0
[02/16 19:53:06     52]       ----------------------------------------------------------
[02/16 19:53:06     52] 
[02/16 19:53:06     52] 
[02/16 19:53:06     52] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.29MB/839.29MB)
[02/16 19:53:06     52] 
[02/16 19:53:06     52] Begin Processing User Attributes
[02/16 19:53:06     52] 
[02/16 19:53:06     52] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.29MB/839.29MB)
[02/16 19:53:06     52] 
[02/16 19:53:06     52] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.29MB/839.29MB)
[02/16 19:53:06     52] 
[02/16 19:53:06     52] *** Finished Leakage Power Optimization (cpu=0:00:07, real=0:00:07, mem=1082.12M, totSessionCpu=0:00:53).
[02/16 19:53:06     52] doiPBLastSyncSlave
[02/16 19:53:06     52] <optDesign CMD> Restore Using all VT Cells
[02/16 19:53:06     52] Reported timing to dir ./timingReports
[02/16 19:53:06     52] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1082.1M, totSessionCpu=0:00:53 **
[02/16 19:53:06     52] ** Profile ** Start :  cpu=0:00:00.0, mem=1082.1M
[02/16 19:53:06     52] ** Profile ** Other data :  cpu=0:00:00.0, mem=1082.1M
[02/16 19:53:06     52] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1090.1M
[02/16 19:53:06     52] ** Profile ** Total reports :  cpu=0:00:00.0, mem=1082.1M
[02/16 19:53:06     52] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1082.1M
[02/16 19:53:06     52] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.366  |  0.366  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1082.1M
[02/16 19:53:06     52] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1080.1M, totSessionCpu=0:00:53 **
[02/16 19:53:06     52] *** Finished optDesign ***
[02/16 19:53:06     52] 
[02/16 19:53:06     52] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:10.8 real=0:00:10.9)
[02/16 19:53:06     52] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 19:53:06     52] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:07.9 real=0:00:07.9)
[02/16 19:53:06     52] Info: pop threads available for lower-level modules during optimization.
[02/16 19:53:06     52] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/16 19:53:06     52] Set place::cacheFPlanSiteMark to 0
[02/16 19:53:06     52] 
[02/16 19:53:06     52] *** Summary of all messages that are not suppressed in this session:
[02/16 19:53:06     52] Severity  ID               Count  Summary                                  
[02/16 19:53:06     52] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[02/16 19:53:06     52] ERROR     IMPSP-2002           4  Density too high (%.1f%%), stopping deta...
[02/16 19:53:06     52] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[02/16 19:53:06     52] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[02/16 19:53:06     52] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[02/16 19:53:06     52] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[02/16 19:53:06     52] *** Message Summary: 15 warning(s), 4 error(s)
[02/16 19:53:06     52] 
[02/16 19:53:06     52] **ccopt_design ... cpu = 0:00:14, real = 0:00:15, mem = 1012.8M, totSessionCpu=0:00:53 **
[02/16 19:53:06     52] <CMD> set_propagated_clock [all_clocks]
[02/16 19:53:06     52] <CMD> optDesign -postCTS -hold
[02/16 19:53:06     52] GigaOpt running with 1 threads.
[02/16 19:53:06     52] Info: 1 threads available for lower-level modules during optimization.
[02/16 19:53:06     52] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/16 19:53:06     52] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/16 19:53:06     52] -setupDynamicPowerViewAsDefaultView false
[02/16 19:53:06     52]                                            # bool, default=false, private
[02/16 19:53:06     52] #spOpts: N=65 
[02/16 19:53:06     52] Core basic site is core
[02/16 19:53:06     52] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:53:06     52] #spOpts: N=65 mergeVia=F 
[02/16 19:53:06     52] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[02/16 19:53:06     52] 	Cell FILL1_LL, site bcore.
[02/16 19:53:06     52] 	Cell FILL_NW_HH, site bcore.
[02/16 19:53:06     52] 	Cell FILL_NW_LL, site bcore.
[02/16 19:53:06     52] 	Cell GFILL, site gacore.
[02/16 19:53:06     52] 	Cell GFILL10, site gacore.
[02/16 19:53:06     52] 	Cell GFILL2, site gacore.
[02/16 19:53:06     52] 	Cell GFILL3, site gacore.
[02/16 19:53:06     52] 	Cell GFILL4, site gacore.
[02/16 19:53:06     52] 	Cell LVLLHCD1, site bcore.
[02/16 19:53:06     52] 	Cell LVLLHCD2, site bcore.
[02/16 19:53:06     52] 	Cell LVLLHCD4, site bcore.
[02/16 19:53:06     52] 	Cell LVLLHCD8, site bcore.
[02/16 19:53:06     52] 	Cell LVLLHD1, site bcore.
[02/16 19:53:06     52] 	Cell LVLLHD2, site bcore.
[02/16 19:53:06     52] 	Cell LVLLHD4, site bcore.
[02/16 19:53:06     52] 	Cell LVLLHD8, site bcore.
[02/16 19:53:06     52] .
[02/16 19:53:07     53] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1018.8M, totSessionCpu=0:00:54 **
[02/16 19:53:07     53] *** optDesign -postCTS ***
[02/16 19:53:07     53] DRC Margin: user margin 0.0
[02/16 19:53:07     53] Hold Target Slack: user slack 0
[02/16 19:53:07     53] Setup Target Slack: user slack 0;
[02/16 19:53:07     53] setUsefulSkewMode -noEcoRoute
[02/16 19:53:07     54] Start to check current routing status for nets...
[02/16 19:53:07     54] Using hname+ instead name for net compare
[02/16 19:53:07     54] All nets are already routed correctly.
[02/16 19:53:07     54] End to check current routing status for nets (mem=1018.8M)
[02/16 19:53:07     54] Compute RC Scale Done ...
[02/16 19:53:07     54] DEL0 does not have usable cells
[02/16 19:53:07     54]  This may be because it is dont_use, or because it has no LEF.
[02/16 19:53:07     54]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[02/16 19:53:07     54] Type 'man IMPOPT-3080' for more detail.
[02/16 19:53:07     54] *info: All cells identified as Buffer and Delay cells:
[02/16 19:53:07     54] *info:   with footprint "BUFFD1" or "BUFFD1": 
[02/16 19:53:07     54] *info: ------------------------------------------------------------------
[02/16 19:53:07     54] *info: (dly) BUFFD0            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD0             -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD1            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD1             -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD2             -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD2            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD3             -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD3            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD4            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD4             -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD6            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD6             -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD8             -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD8            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD12           -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD12            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD16            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD16           -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD0            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD0             -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD1            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD1             -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD2             -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD2            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD3             -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD3            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD4            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD4             -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD6             -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD6            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD8             -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD8            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD12           -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD12            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD16            -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD16           -  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[02/16 19:53:07     54] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[02/16 19:53:07     54] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:53:07     54] #spOpts: N=65 mergeVia=F 
[02/16 19:53:07     54] Core basic site is core
[02/16 19:53:07     54] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:53:07     54] GigaOpt Hold Optimizer is used
[02/16 19:53:07     54] Include MVT Delays for Hold Opt
[02/16 19:53:07     54] <optDesign CMD> fixhold  no -lvt Cells
[02/16 19:53:07     54] **INFO: Num dontuse cells 396, Num usable cells 451
[02/16 19:53:07     54] optDesignOneStep: Leakage Power Flow
[02/16 19:53:07     54] **INFO: Num dontuse cells 396, Num usable cells 451
[02/16 19:53:08     54] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:54.4 mem=1207.3M ***
[02/16 19:53:08     54] Effort level <high> specified for reg2reg path_group
[02/16 19:53:08     54] **INFO: Starting Blocking QThread with 1 CPU
[02/16 19:53:08     54]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/16 19:53:08     54] #################################################################################
[02/16 19:53:08     54] # Design Stage: PreRoute
[02/16 19:53:08     54] # Design Name: add
[02/16 19:53:08     54] # Design Mode: 65nm
[02/16 19:53:08     54] # Analysis Mode: MMMC Non-OCV 
[02/16 19:53:08     54] # Parasitics Mode: No SPEF/RCDB
[02/16 19:53:08     54] # Signoff Settings: SI Off 
[02/16 19:53:08     54] #################################################################################
[02/16 19:53:08     54] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:08     54] Calculate delays in BcWc mode...
[02/16 19:53:08     54] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[02/16 19:53:08     54] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/16 19:53:08     54] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:53:08     54] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:08     54] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[02/16 19:53:08     54] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)
[02/16 19:53:08     54] 
[02/16 19:53:08     54] Active hold views:
[02/16 19:53:08     54]  BC_VIEW
[02/16 19:53:08     54]   Dominating endpoints: 0
[02/16 19:53:08     54]   Dominating TNS: -0.000
[02/16 19:53:08     54] 
[02/16 19:53:08     54] Done building cte hold timing graph (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
[02/16 19:53:08     54] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[02/16 19:53:08     54] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
[02/16 19:53:08     54] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
[02/16 19:53:08     54]  
_______________________________________________________________________
[02/16 19:53:08     54] Done building cte setup timing graph (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:54.4 mem=1207.3M ***
[02/16 19:53:08     54] ** Profile ** Start :  cpu=0:00:00.0, mem=1207.3M
[02/16 19:53:08     54] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1207.3M
[02/16 19:53:08     54] *info: category slack lower bound [L 0.0] default
[02/16 19:53:08     54] *info: category slack lower bound [H 0.0] reg2reg 
[02/16 19:53:08     54] --------------------------------------------------- 
[02/16 19:53:08     54]    Setup Violation Summary with Target Slack (0.000 ns)
[02/16 19:53:08     54] --------------------------------------------------- 
[02/16 19:53:08     54]          WNS    reg2regWNS
[02/16 19:53:08     54]     0.366 ns      0.366 ns
[02/16 19:53:08     54] --------------------------------------------------- 
[02/16 19:53:08     54] Restoring autoHoldViews:  BC_VIEW
[02/16 19:53:08     54] ** Profile ** Start :  cpu=0:00:00.0, mem=1207.3M
[02/16 19:53:08     54] ** Profile ** Other data :  cpu=0:00:00.0, mem=1207.3M
[02/16 19:53:08     54] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1207.3M
[02/16 19:53:08     54] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.366  |  0.366  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.191  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
------------------------------------------------------------
Summary for sequential cells idenfication: 
[02/16 19:53:08     54] Identified SBFF number: 199
[02/16 19:53:08     54] Identified MBFF number: 0
[02/16 19:53:08     54] Not identified SBFF number: 0
[02/16 19:53:08     54] Not identified MBFF number: 0
[02/16 19:53:08     54] Number of sequential cells which are not FFs: 104
[02/16 19:53:08     54] 
[02/16 19:53:08     54] Summary for sequential cells idenfication: 
[02/16 19:53:08     54] Identified SBFF number: 199
[02/16 19:53:08     54] Identified MBFF number: 0
[02/16 19:53:08     54] Not identified SBFF number: 0
[02/16 19:53:08     54] Not identified MBFF number: 0
[02/16 19:53:08     54] Number of sequential cells which are not FFs: 104
[02/16 19:53:08     54] 
[02/16 19:53:09     55] 
[02/16 19:53:09     55] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[02/16 19:53:09     55] *Info: worst delay setup view: WC_VIEW
[02/16 19:53:09     55] Footprint list for hold buffering (delay unit: ps)
[02/16 19:53:09     55] =================================================================
[02/16 19:53:09     55] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[02/16 19:53:09     55] ------------------------------------------------------------------
[02/16 19:53:09     55] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[02/16 19:53:09     55] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[02/16 19:53:09     55] =================================================================
[02/16 19:53:09     55] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1079.7M, totSessionCpu=0:00:55 **
[02/16 19:53:09     55] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[02/16 19:53:09     55] *info: Run optDesign holdfix with 1 thread.
[02/16 19:53:09     55] Info: 1 net with fixed/cover wires excluded.
[02/16 19:53:09     55] Info: 1 clock net  excluded from IPO operation.
[02/16 19:53:09     55] --------------------------------------------------- 
[02/16 19:53:09     55]    Hold Timing Summary  - Initial 
[02/16 19:53:09     55] --------------------------------------------------- 
[02/16 19:53:09     55]  Target slack: 0.000 ns
[02/16 19:53:09     55] View: BC_VIEW 
[02/16 19:53:09     55] 	WNS: 0.081 
[02/16 19:53:09     55] 	TNS: 0.000 
[02/16 19:53:09     55] 	VP: 0 
[02/16 19:53:09     55] 	Worst hold path end point: out_reg_0_/D 
[02/16 19:53:09     55] --------------------------------------------------- 
[02/16 19:53:09     55]    Setup Timing Summary  - Initial 
[02/16 19:53:09     55] --------------------------------------------------- 
[02/16 19:53:09     55]  Target slack: 0.000 ns
[02/16 19:53:09     55] View: WC_VIEW 
[02/16 19:53:09     55] 	WNS: 0.366 
[02/16 19:53:09     55] 	TNS: 0.000 
[02/16 19:53:09     55] 	VP: 0 
[02/16 19:53:09     55] 	Worst setup path end point:out_reg_4_/D 
[02/16 19:53:09     55] --------------------------------------------------- 
[02/16 19:53:09     55] *** Hold timing is met. Hold fixing is not needed 
[02/16 19:53:09     55] <optDesign CMD> Restore Using all VT Cells
[02/16 19:53:09     55] Reported timing to dir ./timingReports
[02/16 19:53:09     55] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1071.7M, totSessionCpu=0:00:55 **
[02/16 19:53:09     55] ** Profile ** Start :  cpu=0:00:00.0, mem=1071.7M
[02/16 19:53:09     55] ** Profile ** Other data :  cpu=0:00:00.0, mem=1071.7M
[02/16 19:53:09     55] **INFO: Starting Blocking QThread with 1 CPU
[02/16 19:53:09     55]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/16 19:53:09     55] #################################################################################
[02/16 19:53:09     55] # Design Stage: PreRoute
[02/16 19:53:09     55] # Design Name: add
[02/16 19:53:09     55] # Design Mode: 65nm
[02/16 19:53:09     55] # Analysis Mode: MMMC Non-OCV 
[02/16 19:53:09     55] # Parasitics Mode: No SPEF/RCDB
[02/16 19:53:09     55] # Signoff Settings: SI Off 
[02/16 19:53:09     55] #################################################################################
[02/16 19:53:09     55] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:09     55] Calculate delays in BcWc mode...
[02/16 19:53:09     55] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[02/16 19:53:09     55] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/16 19:53:09     55] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:53:09     55] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:09     55] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[02/16 19:53:09     55] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)
[02/16 19:53:09     55] ** Profile ** Overall slacks :  cpu=0:00:0-5.0, mem=0.0M
[02/16 19:53:09     55] ** Profile ** Total reports :  cpu=0:00:00.0, mem=0.0M
[02/16 19:53:09     55]  
_______________________________________________________________________
[02/16 19:53:09     55] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1081.7M
[02/16 19:53:09     55] ** Profile ** Total reports :  cpu=0:00:00.0, mem=1073.7M
[02/16 19:53:09     55] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1073.7M
[02/16 19:53:09     55] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.366  |  0.366  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.191  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1073.7M
[02/16 19:53:09     55] *** Final Summary (holdfix) CPU=0:00:00.1, REAL=0:00:00.0, MEM=1073.7M
[02/16 19:53:09     55] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1071.7M, totSessionCpu=0:00:55 **
[02/16 19:53:09     55] *** Finished optDesign ***
[02/16 19:53:09     55] 
[02/16 19:53:09     55] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:02.6 real=0:00:03.1)
[02/16 19:53:09     55] Info: pop threads available for lower-level modules during optimization.
[02/16 19:53:09     55] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/16 19:53:09     55] <CMD> saveDesign cts.enc
[02/16 19:53:09     55] Writing Netlist "cts.enc.dat/add.v.gz" ...
[02/16 19:53:09     55] Saving AAE Data ...
[02/16 19:53:09     55] Saving preference file cts.enc.dat/gui.pref.tcl ...
[02/16 19:53:09     55] Saving mode setting ...
[02/16 19:53:09     55] Saving global file ...
[02/16 19:53:09     55] Saving floorplan file ...
[02/16 19:53:09     55] Saving Drc markers ...
[02/16 19:53:09     55] ... No Drc file written since there is no markers found.
[02/16 19:53:09     55] Saving placement file ...
[02/16 19:53:09     55] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1071.7M) ***
[02/16 19:53:09     55] Saving route file ...
[02/16 19:53:09     55] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1071.7M) ***
[02/16 19:53:09     55] Saving DEF file ...
[02/16 19:53:09     55] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[02/16 19:53:09     55] 
[02/16 19:53:09     55] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[02/16 19:53:09     55] 
[02/16 19:53:09     55] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[02/16 19:53:11     56] Generated self-contained design cts.enc.dat
[02/16 19:53:11     56] 
[02/16 19:53:11     56] *** Summary of all messages that are not suppressed in this session:
[02/16 19:53:11     56] Severity  ID               Count  Summary                                  
[02/16 19:53:11     56] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[02/16 19:53:11     56] ERROR     IMPOAX-142           2  %s                                       
[02/16 19:53:11     56] *** Message Summary: 0 warning(s), 3 error(s)
[02/16 19:53:11     56] 
[02/16 19:53:11     56] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[02/16 19:53:11     56] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[02/16 19:53:11     56] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[02/16 19:53:11     56] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[02/16 19:53:11     56] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[02/16 19:53:11     56] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[02/16 19:53:11     56] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[02/16 19:53:11     56] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[02/16 19:53:11     56] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[02/16 19:53:11     56] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/16 19:53:11     56] <CMD> routeDesign
[02/16 19:53:11     56] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 758.93 (MB), peak = 839.29 (MB)
[02/16 19:53:11     56] #**INFO: setDesignMode -flowEffort standard
[02/16 19:53:11     56] #**INFO: multi-cut via swapping  will be performed after routing.
[02/16 19:53:11     56] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/16 19:53:11     56] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[02/16 19:53:11     56] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[02/16 19:53:11     56] #spOpts: N=65 
[02/16 19:53:11     56] Core basic site is core
[02/16 19:53:11     56] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:53:11     56] Begin checking placement ... (start mem=1015.5M, init mem=1015.5M)
[02/16 19:53:11     56] *info: Placed = 112           
[02/16 19:53:11     56] *info: Unplaced = 0           
[02/16 19:53:11     56] Placement Density:99.62%(373/374)
[02/16 19:53:11     56] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1015.5M)
[02/16 19:53:11     56] #**INFO: honoring user setting for routeWithTimingDriven set to true
[02/16 19:53:11     56] #**INFO: honoring user setting for routeWithSiDriven set to true
[02/16 19:53:11     56] 
[02/16 19:53:11     56] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/16 19:53:11     56] *** Changed status on (1) nets in Clock.
[02/16 19:53:11     56] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1015.5M) ***
[02/16 19:53:11     56] #Start route 1 clock nets...
[02/16 19:53:11     56] 
[02/16 19:53:11     56] globalDetailRoute
[02/16 19:53:11     56] 
[02/16 19:53:11     56] #setNanoRouteMode -drouteAutoStop true
[02/16 19:53:11     56] #setNanoRouteMode -drouteEndIteration 5
[02/16 19:53:11     56] #setNanoRouteMode -drouteFixAntenna true
[02/16 19:53:11     56] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[02/16 19:53:11     56] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[02/16 19:53:11     56] #setNanoRouteMode -routeSelectedNetOnly false
[02/16 19:53:11     56] #setNanoRouteMode -routeWithEco true
[02/16 19:53:11     56] #setNanoRouteMode -routeWithSiDriven true
[02/16 19:53:11     56] #setNanoRouteMode -routeWithTimingDriven true
[02/16 19:53:11     56] #Start globalDetailRoute on Sun Feb 16 19:53:11 2025
[02/16 19:53:11     56] #
[02/16 19:53:11     56] Updating RC grid for preRoute extraction ...
[02/16 19:53:11     56] Initializing multi-corner capacitance tables ... 
[02/16 19:53:11     57] Initializing multi-corner resistance tables ...
[02/16 19:53:11     57] ### Net info: total nets: 49
[02/16 19:53:11     57] ### Net info: dirty nets: 0
[02/16 19:53:11     57] ### Net info: marked as disconnected nets: 0
[02/16 19:53:11     57] ### Net info: fully routed nets: 1
[02/16 19:53:11     57] ### Net info: trivial (single pin) nets: 0
[02/16 19:53:11     57] ### Net info: unrouted nets: 48
[02/16 19:53:11     57] ### Net info: re-extraction nets: 0
[02/16 19:53:11     57] ### Net info: ignored nets: 0
[02/16 19:53:11     57] ### Net info: skip routing nets: 48
[02/16 19:53:11     57] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[02/16 19:53:11     57] #Start routing data preparation.
[02/16 19:53:11     57] #Minimum voltage of a net in the design = 0.000.
[02/16 19:53:11     57] #Maximum voltage of a net in the design = 1.100.
[02/16 19:53:11     57] #Voltage range [0.000 - 0.000] has 1 net.
[02/16 19:53:11     57] #Voltage range [0.900 - 1.100] has 1 net.
[02/16 19:53:11     57] #Voltage range [0.000 - 1.100] has 47 nets.
[02/16 19:53:11     57] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[02/16 19:53:11     57] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:11     57] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:11     57] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:11     57] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:11     57] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:11     57] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/16 19:53:11     57] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/16 19:53:11     57] #Regenerating Ggrids automatically.
[02/16 19:53:11     57] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[02/16 19:53:11     57] #Using automatically generated G-grids.
[02/16 19:53:11     57] #Done routing data preparation.
[02/16 19:53:11     57] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 757.89 (MB), peak = 839.29 (MB)
[02/16 19:53:11     57] #Merging special wires...
[02/16 19:53:11     57] #WARNING (NRGR-22) Design is already detail routed.
[02/16 19:53:11     57] #Cpu time = 00:00:00
[02/16 19:53:11     57] #Elapsed time = 00:00:00
[02/16 19:53:11     57] #Increased memory = 4.61 (MB)
[02/16 19:53:11     57] #Total memory = 757.96 (MB)
[02/16 19:53:11     57] #Peak memory = 839.29 (MB)
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #Start Detail Routing..
[02/16 19:53:12     57] #start initial detail routing ...
[02/16 19:53:12     57] #    number of violations = 0
[02/16 19:53:12     57] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.31 (MB), peak = 839.29 (MB)
[02/16 19:53:12     57] #start 1st optimization iteration ...
[02/16 19:53:12     57] #    number of violations = 0
[02/16 19:53:12     57] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.33 (MB), peak = 839.29 (MB)
[02/16 19:53:12     57] #Complete Detail Routing.
[02/16 19:53:12     57] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:12     57] #Total wire length = 89 um.
[02/16 19:53:12     57] #Total half perimeter of net bounding box = 43 um.
[02/16 19:53:12     57] #Total wire length on LAYER M1 = 0 um.
[02/16 19:53:12     57] #Total wire length on LAYER M2 = 6 um.
[02/16 19:53:12     57] #Total wire length on LAYER M3 = 43 um.
[02/16 19:53:12     57] #Total wire length on LAYER M4 = 41 um.
[02/16 19:53:12     57] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:12     57] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:12     57] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:12     57] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:12     57] #Total number of vias = 49
[02/16 19:53:12     57] #Up-Via Summary (total 49):
[02/16 19:53:12     57] #           
[02/16 19:53:12     57] #-----------------------
[02/16 19:53:12     57] #  Metal 1           18
[02/16 19:53:12     57] #  Metal 2           17
[02/16 19:53:12     57] #  Metal 3           14
[02/16 19:53:12     57] #-----------------------
[02/16 19:53:12     57] #                    49 
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #Total number of DRC violations = 0
[02/16 19:53:12     57] #Cpu time = 00:00:01
[02/16 19:53:12     57] #Elapsed time = 00:00:01
[02/16 19:53:12     57] #Increased memory = 0.63 (MB)
[02/16 19:53:12     57] #Total memory = 758.60 (MB)
[02/16 19:53:12     57] #Peak memory = 839.29 (MB)
[02/16 19:53:12     57] #detailRoute Statistics:
[02/16 19:53:12     57] #Cpu time = 00:00:01
[02/16 19:53:12     57] #Elapsed time = 00:00:01
[02/16 19:53:12     57] #Increased memory = 0.63 (MB)
[02/16 19:53:12     57] #Total memory = 758.60 (MB)
[02/16 19:53:12     57] #Peak memory = 839.29 (MB)
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #globalDetailRoute statistics:
[02/16 19:53:12     57] #Cpu time = 00:00:01
[02/16 19:53:12     57] #Elapsed time = 00:00:01
[02/16 19:53:12     57] #Increased memory = -4.35 (MB)
[02/16 19:53:12     57] #Total memory = 754.62 (MB)
[02/16 19:53:12     57] #Peak memory = 839.29 (MB)
[02/16 19:53:12     57] #Number of warnings = 1
[02/16 19:53:12     57] #Total number of warnings = 30
[02/16 19:53:12     57] #Number of fails = 0
[02/16 19:53:12     57] #Total number of fails = 0
[02/16 19:53:12     57] #Complete globalDetailRoute on Sun Feb 16 19:53:12 2025
[02/16 19:53:12     57] #
[02/16 19:53:12     57] 
[02/16 19:53:12     57] globalDetailRoute
[02/16 19:53:12     57] 
[02/16 19:53:12     57] #setNanoRouteMode -drouteAutoStop true
[02/16 19:53:12     57] #setNanoRouteMode -drouteFixAntenna true
[02/16 19:53:12     57] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[02/16 19:53:12     57] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[02/16 19:53:12     57] #setNanoRouteMode -routeSelectedNetOnly false
[02/16 19:53:12     57] #setNanoRouteMode -routeWithSiDriven true
[02/16 19:53:12     57] #setNanoRouteMode -routeWithTimingDriven true
[02/16 19:53:12     57] #Start globalDetailRoute on Sun Feb 16 19:53:12 2025
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #Generating timing data, please wait...
[02/16 19:53:12     57] #47 total nets, 1 already routed, 1 will ignore in trialRoute
[02/16 19:53:12     57] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/16 19:53:12     57] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:53:12     57] #Dump tif for version 2.1
[02/16 19:53:12     57] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:53:12     57] End delay calculation. (MEM=1080.85 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:12     57] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[02/16 19:53:12     57] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.55 (MB), peak = 839.29 (MB)
[02/16 19:53:12     57] #Done generating timing data.
[02/16 19:53:12     57] ### Net info: total nets: 49
[02/16 19:53:12     57] ### Net info: dirty nets: 0
[02/16 19:53:12     57] ### Net info: marked as disconnected nets: 0
[02/16 19:53:12     57] ### Net info: fully routed nets: 1
[02/16 19:53:12     57] ### Net info: trivial (single pin) nets: 0
[02/16 19:53:12     57] ### Net info: unrouted nets: 48
[02/16 19:53:12     57] ### Net info: re-extraction nets: 0
[02/16 19:53:12     57] ### Net info: ignored nets: 0
[02/16 19:53:12     57] ### Net info: skip routing nets: 0
[02/16 19:53:12     57] #Start reading timing information from file .timing_file_14367.tif.gz ...
[02/16 19:53:12     57] #Read in timing information for 19 ports, 28 instances from timing file .timing_file_14367.tif.gz.
[02/16 19:53:12     57] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[02/16 19:53:12     57] #Start routing data preparation.
[02/16 19:53:12     57] #Minimum voltage of a net in the design = 0.000.
[02/16 19:53:12     57] #Maximum voltage of a net in the design = 1.100.
[02/16 19:53:12     57] #Voltage range [0.000 - 0.000] has 1 net.
[02/16 19:53:12     57] #Voltage range [0.900 - 1.100] has 1 net.
[02/16 19:53:12     57] #Voltage range [0.000 - 1.100] has 47 nets.
[02/16 19:53:12     57] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[02/16 19:53:12     57] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:12     57] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:12     57] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:12     57] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:12     57] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:12     57] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/16 19:53:12     57] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/16 19:53:12     57] #Regenerating Ggrids automatically.
[02/16 19:53:12     57] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[02/16 19:53:12     57] #Using automatically generated G-grids.
[02/16 19:53:12     57] #Done routing data preparation.
[02/16 19:53:12     57] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 717.86 (MB), peak = 839.29 (MB)
[02/16 19:53:12     57] #Merging special wires...
[02/16 19:53:12     57] #Number of eco nets is 0
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #Start data preparation...
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #Data preparation is done on Sun Feb 16 19:53:12 2025
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #Analyzing routing resource...
[02/16 19:53:12     57] #Routing resource analysis is done on Sun Feb 16 19:53:12 2025
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #  Resource Analysis:
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #               Routing  #Avail      #Track     #Total     %Gcell
[02/16 19:53:12     57] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/16 19:53:12     57] #  --------------------------------------------------------------
[02/16 19:53:12     57] #  Metal 1        H         120          69         182    27.47%
[02/16 19:53:12     57] #  Metal 2        V         129          75         182     7.69%
[02/16 19:53:12     57] #  Metal 3        H         189           0         182     1.65%
[02/16 19:53:12     57] #  Metal 4        V         148          56         182     5.49%
[02/16 19:53:12     57] #  Metal 5        H         189           0         182     0.00%
[02/16 19:53:12     57] #  Metal 6        V         204           0         182     0.00%
[02/16 19:53:12     57] #  Metal 7        H          47           0         182     0.00%
[02/16 19:53:12     57] #  Metal 8        V          51           0         182     0.00%
[02/16 19:53:12     57] #  --------------------------------------------------------------
[02/16 19:53:12     57] #  Total                   1078      12.53%  1456     5.29%
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #  1 nets (2.04%) with 1 preferred extra spacing.
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.09 (MB), peak = 839.29 (MB)
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #start global routing iteration 1...
[02/16 19:53:12     57] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.59 (MB), peak = 839.29 (MB)
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #start global routing iteration 2...
[02/16 19:53:12     57] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.68 (MB), peak = 839.29 (MB)
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[02/16 19:53:12     57] #Total number of routable nets = 47.
[02/16 19:53:12     57] #Total number of nets in the design = 49.
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #46 routable nets have only global wires.
[02/16 19:53:12     57] #1 routable net has only detail routed wires.
[02/16 19:53:12     57] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #Routed nets constraints summary:
[02/16 19:53:12     57] #-----------------------------
[02/16 19:53:12     57] #        Rules   Unconstrained  
[02/16 19:53:12     57] #-----------------------------
[02/16 19:53:12     57] #      Default              46  
[02/16 19:53:12     57] #-----------------------------
[02/16 19:53:12     57] #        Total              46  
[02/16 19:53:12     57] #-----------------------------
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #Routing constraints summary of the whole design:
[02/16 19:53:12     57] #------------------------------------------------
[02/16 19:53:12     57] #        Rules   Pref Extra Space   Unconstrained  
[02/16 19:53:12     57] #------------------------------------------------
[02/16 19:53:12     57] #      Default                  1              46  
[02/16 19:53:12     57] #------------------------------------------------
[02/16 19:53:12     57] #        Total                  1              46  
[02/16 19:53:12     57] #------------------------------------------------
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #  Congestion Analysis: (blocked Gcells are excluded)
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #                 OverCon          
[02/16 19:53:12     57] #                  #Gcell    %Gcell
[02/16 19:53:12     57] #     Layer           (1)   OverCon
[02/16 19:53:12     57] #  --------------------------------
[02/16 19:53:12     57] #   Metal 1      0(0.00%)   (0.00%)
[02/16 19:53:12     57] #   Metal 2      2(1.17%)   (1.17%)
[02/16 19:53:12     57] #   Metal 3      0(0.00%)   (0.00%)
[02/16 19:53:12     57] #   Metal 4      0(0.00%)   (0.00%)
[02/16 19:53:12     57] #   Metal 5      0(0.00%)   (0.00%)
[02/16 19:53:12     57] #   Metal 6      0(0.00%)   (0.00%)
[02/16 19:53:12     57] #   Metal 7      0(0.00%)   (0.00%)
[02/16 19:53:12     57] #   Metal 8      0(0.00%)   (0.00%)
[02/16 19:53:12     57] #  --------------------------------
[02/16 19:53:12     57] #     Total      2(0.14%)   (0.14%)
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/16 19:53:12     57] #  Overflow after GR: 0.00% H + 0.28% V
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #Complete Global Routing.
[02/16 19:53:12     57] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:12     57] #Total wire length = 444 um.
[02/16 19:53:12     57] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:12     57] #Total wire length on LAYER M1 = 9 um.
[02/16 19:53:12     57] #Total wire length on LAYER M2 = 157 um.
[02/16 19:53:12     57] #Total wire length on LAYER M3 = 218 um.
[02/16 19:53:12     57] #Total wire length on LAYER M4 = 61 um.
[02/16 19:53:12     57] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:12     57] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:12     57] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:12     57] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:12     57] #Total number of vias = 196
[02/16 19:53:12     57] #Up-Via Summary (total 196):
[02/16 19:53:12     57] #           
[02/16 19:53:12     57] #-----------------------
[02/16 19:53:12     57] #  Metal 1          101
[02/16 19:53:12     57] #  Metal 2           79
[02/16 19:53:12     57] #  Metal 3           16
[02/16 19:53:12     57] #-----------------------
[02/16 19:53:12     57] #                   196 
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #Max overcon = 1 tracks.
[02/16 19:53:12     57] #Total overcon = 0.14%.
[02/16 19:53:12     57] #Worst layer Gcell overcon rate = 0.00%.
[02/16 19:53:12     57] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.69 (MB), peak = 839.29 (MB)
[02/16 19:53:12     57] #
[02/16 19:53:12     57] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.36 (MB), peak = 839.29 (MB)
[02/16 19:53:12     57] #Start Track Assignment.
[02/16 19:53:12     57] #Done with 40 horizontal wires in 1 hboxes and 32 vertical wires in 1 hboxes.
[02/16 19:53:12     57] #Done with 5 horizontal wires in 1 hboxes and 7 vertical wires in 1 hboxes.
[02/16 19:53:12     57] #Complete Track Assignment.
[02/16 19:53:12     57] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:12     57] #Total wire length = 481 um.
[02/16 19:53:12     57] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:12     57] #Total wire length on LAYER M1 = 36 um.
[02/16 19:53:12     57] #Total wire length on LAYER M2 = 152 um.
[02/16 19:53:12     57] #Total wire length on LAYER M3 = 231 um.
[02/16 19:53:12     57] #Total wire length on LAYER M4 = 62 um.
[02/16 19:53:12     57] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:12     57] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:12     57] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:12     57] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:12     57] #Total number of vias = 196
[02/16 19:53:12     57] #Up-Via Summary (total 196):
[02/16 19:53:12     57] #           
[02/16 19:53:12     57] #-----------------------
[02/16 19:53:12     57] #  Metal 1          101
[02/16 19:53:12     57] #  Metal 2           79
[02/16 19:53:12     57] #  Metal 3           16
[02/16 19:53:12     57] #-----------------------
[02/16 19:53:12     57] #                   196 
[02/16 19:53:12     57] #
[02/16 19:53:12     58] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.23 (MB), peak = 839.29 (MB)
[02/16 19:53:12     58] #
[02/16 19:53:12     58] #Cpu time = 00:00:00
[02/16 19:53:12     58] #Elapsed time = 00:00:00
[02/16 19:53:12     58] #Increased memory = 4.42 (MB)
[02/16 19:53:12     58] #Total memory = 719.23 (MB)
[02/16 19:53:12     58] #Peak memory = 839.29 (MB)
[02/16 19:53:13     58] #routeSiEffort set to medium
[02/16 19:53:13     58] #
[02/16 19:53:13     58] #Start Detail Routing..
[02/16 19:53:13     58] #start initial detail routing ...
[02/16 19:53:13     58] #    number of violations = 0
[02/16 19:53:13     58] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.53 (MB), peak = 839.29 (MB)
[02/16 19:53:13     58] #start 1st optimization iteration ...
[02/16 19:53:13     58] #    number of violations = 0
[02/16 19:53:13     58] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 725.73 (MB), peak = 839.29 (MB)
[02/16 19:53:13     58] #Complete Detail Routing.
[02/16 19:53:13     58] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:13     58] #Total wire length = 461 um.
[02/16 19:53:13     58] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:13     58] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:13     58] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:13     58] #Total wire length on LAYER M3 = 209 um.
[02/16 19:53:13     58] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:13     58] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:13     58] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:13     58] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:13     58] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:13     58] #Total number of vias = 190
[02/16 19:53:13     58] #Up-Via Summary (total 190):
[02/16 19:53:13     58] #           
[02/16 19:53:13     58] #-----------------------
[02/16 19:53:13     58] #  Metal 1          102
[02/16 19:53:13     58] #  Metal 2           72
[02/16 19:53:13     58] #  Metal 3           16
[02/16 19:53:13     58] #-----------------------
[02/16 19:53:13     58] #                   190 
[02/16 19:53:13     58] #
[02/16 19:53:13     58] #Total number of DRC violations = 0
[02/16 19:53:13     58] #Cpu time = 00:00:01
[02/16 19:53:13     58] #Elapsed time = 00:00:01
[02/16 19:53:13     58] #Increased memory = 4.76 (MB)
[02/16 19:53:13     58] #Total memory = 724.00 (MB)
[02/16 19:53:13     58] #Peak memory = 839.29 (MB)
[02/16 19:53:13     58] #
[02/16 19:53:13     58] #start routing for process antenna violation fix ...
[02/16 19:53:14     59] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 725.81 (MB), peak = 839.29 (MB)
[02/16 19:53:14     59] #
[02/16 19:53:14     59] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:14     59] #Total wire length = 461 um.
[02/16 19:53:14     59] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:14     59] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:14     59] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:14     59] #Total wire length on LAYER M3 = 209 um.
[02/16 19:53:14     59] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:14     59] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:14     59] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:14     59] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:14     59] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:14     59] #Total number of vias = 190
[02/16 19:53:14     59] #Up-Via Summary (total 190):
[02/16 19:53:14     59] #           
[02/16 19:53:14     59] #-----------------------
[02/16 19:53:14     59] #  Metal 1          102
[02/16 19:53:14     59] #  Metal 2           72
[02/16 19:53:14     59] #  Metal 3           16
[02/16 19:53:14     59] #-----------------------
[02/16 19:53:14     59] #                   190 
[02/16 19:53:14     59] #
[02/16 19:53:14     59] #Total number of DRC violations = 0
[02/16 19:53:14     59] #Total number of net violated process antenna rule = 0
[02/16 19:53:14     59] #
[02/16 19:53:14     59] #
[02/16 19:53:14     59] #Start Post Route wire spreading..
[02/16 19:53:14     59] #
[02/16 19:53:14     59] #Start data preparation for wire spreading...
[02/16 19:53:14     59] #
[02/16 19:53:14     59] #Data preparation is done on Sun Feb 16 19:53:14 2025
[02/16 19:53:14     59] #
[02/16 19:53:14     59] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 725.82 (MB), peak = 839.29 (MB)
[02/16 19:53:14     59] #
[02/16 19:53:14     59] #Start Post Route Wire Spread.
[02/16 19:53:14     59] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/16 19:53:14     59] #Complete Post Route Wire Spread.
[02/16 19:53:14     59] #
[02/16 19:53:14     59] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:14     59] #Total wire length = 462 um.
[02/16 19:53:14     59] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:14     59] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:14     59] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:14     59] #Total wire length on LAYER M3 = 210 um.
[02/16 19:53:14     59] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:14     59] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:14     59] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:14     59] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:14     59] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:14     59] #Total number of vias = 190
[02/16 19:53:14     59] #Up-Via Summary (total 190):
[02/16 19:53:14     59] #           
[02/16 19:53:14     59] #-----------------------
[02/16 19:53:14     59] #  Metal 1          102
[02/16 19:53:14     59] #  Metal 2           72
[02/16 19:53:14     59] #  Metal 3           16
[02/16 19:53:14     59] #-----------------------
[02/16 19:53:14     59] #                   190 
[02/16 19:53:14     59] #
[02/16 19:53:14     59] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 726.53 (MB), peak = 839.29 (MB)
[02/16 19:53:14     59] #
[02/16 19:53:14     59] #Post Route wire spread is done.
[02/16 19:53:14     59] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:14     59] #Total wire length = 462 um.
[02/16 19:53:14     59] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:14     59] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:14     59] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:14     59] #Total wire length on LAYER M3 = 210 um.
[02/16 19:53:14     59] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:14     59] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:14     59] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:14     59] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:14     59] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:14     59] #Total number of vias = 190
[02/16 19:53:14     59] #Up-Via Summary (total 190):
[02/16 19:53:14     59] #           
[02/16 19:53:14     59] #-----------------------
[02/16 19:53:14     59] #  Metal 1          102
[02/16 19:53:14     59] #  Metal 2           72
[02/16 19:53:14     59] #  Metal 3           16
[02/16 19:53:14     59] #-----------------------
[02/16 19:53:14     59] #                   190 
[02/16 19:53:14     59] #
[02/16 19:53:15     60] #
[02/16 19:53:15     60] #Start DRC checking..
[02/16 19:53:15     60] #    number of violations = 0
[02/16 19:53:15     60] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.55 (MB), peak = 839.29 (MB)
[02/16 19:53:15     60] #CELL_VIEW add,init has no DRC violation.
[02/16 19:53:15     60] #Total number of DRC violations = 0
[02/16 19:53:15     60] #Total number of net violated process antenna rule = 0
[02/16 19:53:15     61] #
[02/16 19:53:15     61] #Start Post Route via swapping..
[02/16 19:53:15     61] #    number of violations = 0
[02/16 19:53:15     61] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.29 (MB), peak = 839.29 (MB)
[02/16 19:53:15     61] #    number of violations = 0
[02/16 19:53:15     61] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.31 (MB), peak = 839.29 (MB)
[02/16 19:53:15     61] #CELL_VIEW add,init has no DRC violation.
[02/16 19:53:15     61] #Total number of DRC violations = 0
[02/16 19:53:15     61] #Total number of net violated process antenna rule = 0
[02/16 19:53:15     61] #Post Route via swapping is done.
[02/16 19:53:15     61] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:15     61] #Total wire length = 462 um.
[02/16 19:53:15     61] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:15     61] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:15     61] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:15     61] #Total wire length on LAYER M3 = 210 um.
[02/16 19:53:15     61] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:15     61] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:15     61] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:15     61] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:15     61] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:15     61] #Total number of vias = 190
[02/16 19:53:15     61] #Total number of multi-cut vias = 136 ( 71.6%)
[02/16 19:53:15     61] #Total number of single cut vias = 54 ( 28.4%)
[02/16 19:53:15     61] #Up-Via Summary (total 190):
[02/16 19:53:15     61] #                   single-cut          multi-cut      Total
[02/16 19:53:15     61] #-----------------------------------------------------------
[02/16 19:53:15     61] #  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
[02/16 19:53:15     61] #  Metal 2           0 (  0.0%)        72 (100.0%)         72
[02/16 19:53:15     61] #  Metal 3           0 (  0.0%)        16 (100.0%)         16
[02/16 19:53:15     61] #-----------------------------------------------------------
[02/16 19:53:15     61] #                   54 ( 28.4%)       136 ( 71.6%)        190 
[02/16 19:53:15     61] #
[02/16 19:53:15     61] #detailRoute Statistics:
[02/16 19:53:15     61] #Cpu time = 00:00:03
[02/16 19:53:15     61] #Elapsed time = 00:00:03
[02/16 19:53:15     61] #Increased memory = 6.34 (MB)
[02/16 19:53:15     61] #Total memory = 725.57 (MB)
[02/16 19:53:15     61] #Peak memory = 839.29 (MB)
[02/16 19:53:15     61] #
[02/16 19:53:15     61] #globalDetailRoute statistics:
[02/16 19:53:15     61] #Cpu time = 00:00:04
[02/16 19:53:15     61] #Elapsed time = 00:00:04
[02/16 19:53:15     61] #Increased memory = -35.65 (MB)
[02/16 19:53:15     61] #Total memory = 718.98 (MB)
[02/16 19:53:15     61] #Peak memory = 839.29 (MB)
[02/16 19:53:15     61] #Number of warnings = 0
[02/16 19:53:15     61] #Total number of warnings = 30
[02/16 19:53:15     61] #Number of fails = 0
[02/16 19:53:15     61] #Total number of fails = 0
[02/16 19:53:15     61] #Complete globalDetailRoute on Sun Feb 16 19:53:15 2025
[02/16 19:53:15     61] #
[02/16 19:53:15     61] #routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 718.98 (MB), peak = 839.29 (MB)
[02/16 19:53:15     61] 
[02/16 19:53:15     61] *** Summary of all messages that are not suppressed in this session:
[02/16 19:53:15     61] Severity  ID               Count  Summary                                  
[02/16 19:53:15     61] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[02/16 19:53:15     61] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[02/16 19:53:15     61] *** Message Summary: 2 warning(s), 0 error(s)
[02/16 19:53:15     61] 
[02/16 19:53:15     61] <CMD> setExtractRCMode -engine postRoute
[02/16 19:53:15     61] <CMD> extractRC
[02/16 19:53:15     61] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/16 19:53:15     61] Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/16 19:53:15     61] PostRoute (effortLevel low) RC Extraction called for design add.
[02/16 19:53:15     61] RC Extraction called in multi-corner(2) mode.
[02/16 19:53:15     61] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:53:15     61] Process corner(s) are loaded.
[02/16 19:53:15     61]  Corner: Cmax
[02/16 19:53:15     61]  Corner: Cmin
[02/16 19:53:15     61] extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d  -extended
[02/16 19:53:15     61] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/16 19:53:15     61]       RC Corner Indexes            0       1   
[02/16 19:53:15     61] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:53:15     61] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/16 19:53:15     61] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:15     61] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:15     61] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:15     61] Shrink Factor                : 1.00000
[02/16 19:53:15     61] Initializing multi-corner capacitance tables ... 
[02/16 19:53:15     61] Initializing multi-corner resistance tables ...
[02/16 19:53:15     61] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 966.5M)
[02/16 19:53:15     61] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for storing RC.
[02/16 19:53:15     61] Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 994.5M)
[02/16 19:53:15     61] Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 994.5M)
[02/16 19:53:15     61] Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1018.5M)
[02/16 19:53:15     61] Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1018.5M)
[02/16 19:53:15     61] Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1018.5M)
[02/16 19:53:15     61] Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1018.5M)
[02/16 19:53:15     61] Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1018.5M)
[02/16 19:53:15     61] Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1018.5M)
[02/16 19:53:15     61] Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1018.5M)
[02/16 19:53:15     61] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1018.5M)
[02/16 19:53:15     61] Number of Extracted Resistors     : 434
[02/16 19:53:15     61] Number of Extracted Ground Cap.   : 436
[02/16 19:53:15     61] Number of Extracted Coupling Cap. : 188
[02/16 19:53:15     61] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:15     61] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/16 19:53:15     61]  Corner: Cmax
[02/16 19:53:15     61]  Corner: Cmin
[02/16 19:53:15     61] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 982.5M)
[02/16 19:53:15     61] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb_Filter.rcdb.d' for storing RC.
[02/16 19:53:15     61] Closing parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d'. 47 times net's RC data read were performed.
[02/16 19:53:16     61] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=990.480M)
[02/16 19:53:16     61] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:16     61] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=990.480M)
[02/16 19:53:16     61] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 990.480M)
[02/16 19:53:16     61] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[02/16 19:53:16     61] <CMD> optDesign -postRoute -setup -hold
[02/16 19:53:16     61] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/16 19:53:16     61] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/16 19:53:16     61] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/16 19:53:16     61] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/16 19:53:16     61] -setupDynamicPowerViewAsDefaultView false
[02/16 19:53:16     61]                                            # bool, default=false, private
[02/16 19:53:16     61] #spOpts: N=65 
[02/16 19:53:16     61] Core basic site is core
[02/16 19:53:16     61] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:53:16     61] Summary for sequential cells idenfication: 
[02/16 19:53:16     61] Identified SBFF number: 199
[02/16 19:53:16     61] Identified MBFF number: 0
[02/16 19:53:16     61] Not identified SBFF number: 0
[02/16 19:53:16     61] Not identified MBFF number: 0
[02/16 19:53:16     61] Number of sequential cells which are not FFs: 104
[02/16 19:53:16     61] 
[02/16 19:53:16     61] #spOpts: N=65 mergeVia=F 
[02/16 19:53:16     61] Switching SI Aware to true by default in postroute mode   
[02/16 19:53:16     61] GigaOpt running with 1 threads.
[02/16 19:53:16     61] Info: 1 threads available for lower-level modules during optimization.
[02/16 19:53:16     61] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[02/16 19:53:16     61] 	Cell FILL1_LL, site bcore.
[02/16 19:53:16     61] 	Cell FILL_NW_HH, site bcore.
[02/16 19:53:16     61] 	Cell FILL_NW_LL, site bcore.
[02/16 19:53:16     61] 	Cell GFILL, site gacore.
[02/16 19:53:16     61] 	Cell GFILL10, site gacore.
[02/16 19:53:16     61] 	Cell GFILL2, site gacore.
[02/16 19:53:16     61] 	Cell GFILL3, site gacore.
[02/16 19:53:16     61] 	Cell GFILL4, site gacore.
[02/16 19:53:16     61] 	Cell LVLLHCD1, site bcore.
[02/16 19:53:16     61] 	Cell LVLLHCD2, site bcore.
[02/16 19:53:16     61] 	Cell LVLLHCD4, site bcore.
[02/16 19:53:16     61] 	Cell LVLLHCD8, site bcore.
[02/16 19:53:16     61] 	Cell LVLLHD1, site bcore.
[02/16 19:53:16     61] 	Cell LVLLHD2, site bcore.
[02/16 19:53:16     61] 	Cell LVLLHD4, site bcore.
[02/16 19:53:16     61] 	Cell LVLLHD8, site bcore.
[02/16 19:53:16     61] .
[02/16 19:53:16     61] Initializing multi-corner capacitance tables ... 
[02/16 19:53:16     61] Initializing multi-corner resistance tables ...
[02/16 19:53:16     61] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[02/16 19:53:16     61] Type 'man IMPOPT-7077' for more detail.
[02/16 19:53:17     62] Effort level <high> specified for reg2reg path_group
[02/16 19:53:17     62] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 986.5M, totSessionCpu=0:01:03 **
[02/16 19:53:17     62] #Created 847 library cell signatures
[02/16 19:53:17     62] #Created 49 NETS and 0 SPECIALNETS signatures
[02/16 19:53:17     62] #Created 113 instance signatures
[02/16 19:53:17     62] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.26 (MB), peak = 839.29 (MB)
[02/16 19:53:17     62] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.43 (MB), peak = 839.29 (MB)
[02/16 19:53:17     62] #spOpts: N=65 
[02/16 19:53:17     62] Begin checking placement ... (start mem=986.5M, init mem=986.5M)
[02/16 19:53:17     62] *info: Placed = 112           
[02/16 19:53:17     62] *info: Unplaced = 0           
[02/16 19:53:17     62] Placement Density:99.62%(373/374)
[02/16 19:53:17     62] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=986.5M)
[02/16 19:53:17     62]  Initial DC engine is -> aae
[02/16 19:53:17     62]  
[02/16 19:53:17     62]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/16 19:53:17     62]  
[02/16 19:53:17     62]  
[02/16 19:53:17     62]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/16 19:53:17     62]  
[02/16 19:53:17     62] Reset EOS DB
[02/16 19:53:17     62] Ignoring AAE DB Resetting ...
[02/16 19:53:17     62]  Set Options for AAE Based Opt flow 
[02/16 19:53:17     62] *** optDesign -postRoute ***
[02/16 19:53:17     62] DRC Margin: user margin 0.0; extra margin 0
[02/16 19:53:17     62] Setup Target Slack: user slack 0
[02/16 19:53:17     62] Hold Target Slack: user slack 0
[02/16 19:53:17     62] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/16 19:53:17     62] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/16 19:53:17     62] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/16 19:53:17     62] -setupDynamicPowerViewAsDefaultView false
[02/16 19:53:17     62]                                            # bool, default=false, private
[02/16 19:53:17     62] Include MVT Delays for Hold Opt
[02/16 19:53:17     62] ** INFO : this run is activating 'postRoute' automaton
[02/16 19:53:17     62] 
[02/16 19:53:17     62] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[02/16 19:53:17     62] 
[02/16 19:53:17     62] Type 'man IMPOPT-3663' for more detail.
[02/16 19:53:17     63] 
[02/16 19:53:17     63] Power view               = WC_VIEW
[02/16 19:53:17     63] Number of VT partitions  = 2
[02/16 19:53:17     63] Standard cells in design = 811
[02/16 19:53:17     63] Instances in design      = 28
[02/16 19:53:17     63] 
[02/16 19:53:17     63] Instance distribution across the VT partitions:
[02/16 19:53:17     63] 
[02/16 19:53:17     63]  LVT : inst = 0 (0.0%), cells = 335 (41%)
[02/16 19:53:17     63]    Lib tcbn65gpluswc        : inst = 0 (0.0%)
[02/16 19:53:17     63] 
[02/16 19:53:17     63]  HVT : inst = 28 (100.0%), cells = 457 (56%)
[02/16 19:53:17     63]    Lib tcbn65gpluswc        : inst = 28 (100.0%)
[02/16 19:53:17     63] 
[02/16 19:53:17     63] Reporting took 0 sec
[02/16 19:53:17     63] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/16 19:53:17     63] Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/16 19:53:17     63] PostRoute (effortLevel low) RC Extraction called for design add.
[02/16 19:53:17     63] RC Extraction called in multi-corner(2) mode.
[02/16 19:53:17     63] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:53:17     63] Process corner(s) are loaded.
[02/16 19:53:17     63]  Corner: Cmax
[02/16 19:53:17     63]  Corner: Cmin
[02/16 19:53:17     63] extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d -maxResLength 200  -extended
[02/16 19:53:17     63] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/16 19:53:17     63]       RC Corner Indexes            0       1   
[02/16 19:53:17     63] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:53:17     63] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/16 19:53:17     63] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:17     63] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:17     63] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:17     63] Shrink Factor                : 1.00000
[02/16 19:53:17     63] Initializing multi-corner capacitance tables ... 
[02/16 19:53:17     63] Initializing multi-corner resistance tables ...
[02/16 19:53:18     63] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 978.5M)
[02/16 19:53:18     63] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for storing RC.
[02/16 19:53:18     63] Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 990.5M)
[02/16 19:53:18     63] Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 990.5M)
[02/16 19:53:18     63] Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1014.5M)
[02/16 19:53:18     63] Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1014.5M)
[02/16 19:53:18     63] Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1014.5M)
[02/16 19:53:18     63] Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1014.5M)
[02/16 19:53:18     63] Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1014.5M)
[02/16 19:53:18     63] Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1014.5M)
[02/16 19:53:18     63] Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1014.5M)
[02/16 19:53:18     63] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1014.5M)
[02/16 19:53:18     63] Number of Extracted Resistors     : 434
[02/16 19:53:18     63] Number of Extracted Ground Cap.   : 436
[02/16 19:53:18     63] Number of Extracted Coupling Cap. : 188
[02/16 19:53:18     63] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:18     63] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/16 19:53:18     63]  Corner: Cmax
[02/16 19:53:18     63]  Corner: Cmin
[02/16 19:53:18     63] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 994.5M)
[02/16 19:53:18     63] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb_Filter.rcdb.d' for storing RC.
[02/16 19:53:18     63] Closing parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d'. 47 times net's RC data read were performed.
[02/16 19:53:18     63] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1002.473M)
[02/16 19:53:18     63] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:18     63] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1002.473M)
[02/16 19:53:18     63] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1002.473M)
[02/16 19:53:18     63] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:18     63] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1002.5M)
[02/16 19:53:18     63] Initializing multi-corner capacitance tables ... 
[02/16 19:53:18     63] Initializing multi-corner resistance tables ...
[02/16 19:53:19     64] **INFO: Starting Blocking QThread with 1 CPU
[02/16 19:53:19     64]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/16 19:53:19     64] #################################################################################
[02/16 19:53:19     64] # Design Stage: PostRoute
[02/16 19:53:19     64] # Design Name: add
[02/16 19:53:19     64] # Design Mode: 65nm
[02/16 19:53:19     64] # Analysis Mode: MMMC OCV 
[02/16 19:53:19     64] # Parasitics Mode: SPEF/RCDB
[02/16 19:53:19     64] # Signoff Settings: SI Off 
[02/16 19:53:19     64] #################################################################################
[02/16 19:53:19     64] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:19     64] Calculate late delays in OCV mode...
[02/16 19:53:19     64] Calculate early delays in OCV mode...
[02/16 19:53:19     64] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[02/16 19:53:19     64] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/16 19:53:19     64] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:53:19     64] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:19     64] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[02/16 19:53:19     64] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)
[02/16 19:53:19     64] Done building cte hold timing graph (HoldAware) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
[02/16 19:53:19     64]  
_______________________________________________________________________
[02/16 19:53:19     64] Starting SI iteration 1 using Infinite Timing Windows
[02/16 19:53:19     64] Begin IPO call back ...
[02/16 19:53:19     64] End IPO call back ...
[02/16 19:53:19     64] #################################################################################
[02/16 19:53:19     64] # Design Stage: PostRoute
[02/16 19:53:19     64] # Design Name: add
[02/16 19:53:19     64] # Design Mode: 65nm
[02/16 19:53:19     64] # Analysis Mode: MMMC OCV 
[02/16 19:53:19     64] # Parasitics Mode: SPEF/RCDB
[02/16 19:53:19     64] # Signoff Settings: SI On 
[02/16 19:53:19     64] #################################################################################
[02/16 19:53:19     64] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:19     64] Setting infinite Tws ...
[02/16 19:53:19     64] First Iteration Infinite Tw... 
[02/16 19:53:19     64] Calculate early delays in OCV mode...
[02/16 19:53:19     64] Calculate late delays in OCV mode...
[02/16 19:53:19     64] Topological Sorting (CPU = 0:00:00.0, MEM = 1076.8M, InitMEM = 1076.8M)
[02/16 19:53:19     64] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/16 19:53:19     64] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:53:19     64] End delay calculation. (MEM=1092.93 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:19     64] Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
[02/16 19:53:19     64] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1092.9M) ***
[02/16 19:53:19     64] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1092.9M)
[02/16 19:53:19     64] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 19:53:19     64] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1092.9M)
[02/16 19:53:19     64] 
[02/16 19:53:19     64] Executing IPO callback for view pruning ..
[02/16 19:53:19     64] Starting SI iteration 2
[02/16 19:53:19     64] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:19     64] Calculate early delays in OCV mode...
[02/16 19:53:19     64] Calculate late delays in OCV mode...
[02/16 19:53:19     64] AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
[02/16 19:53:19     64] End delay calculation. (MEM=1068.97 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:19     64] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1069.0M) ***
[02/16 19:53:19     64] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:04 mem=1069.0M)
[02/16 19:53:19     64] ** Profile ** Start :  cpu=0:00:00.0, mem=1069.0M
[02/16 19:53:19     64] ** Profile ** Other data :  cpu=0:00:00.0, mem=1069.0M
[02/16 19:53:19     64] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1069.0M
[02/16 19:53:19     64] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1069.0M
[02/16 19:53:19     64] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 997.3M, totSessionCpu=0:01:04 **
[02/16 19:53:19     64] Setting latch borrow mode to budget during optimization.
[02/16 19:53:19     64] Glitch fixing enabled
[02/16 19:53:19     64] <optDesign CMD> fixdrv  all VT Cells
[02/16 19:53:19     64] Leakage Power Opt: re-selecting buf/inv list 
[02/16 19:53:19     64] Summary for sequential cells idenfication: 
[02/16 19:53:19     64] Identified SBFF number: 199
[02/16 19:53:19     64] Identified MBFF number: 0
[02/16 19:53:19     64] Not identified SBFF number: 0
[02/16 19:53:19     64] Not identified MBFF number: 0
[02/16 19:53:19     64] Number of sequential cells which are not FFs: 104
[02/16 19:53:19     64] 
[02/16 19:53:19     64] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:53:19     64] optDesignOneStep: Leakage Power Flow
[02/16 19:53:19     64] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:53:19     64] **INFO: Start fixing DRV (Mem = 1064.05M) ...
[02/16 19:53:19     64] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[02/16 19:53:19     64] **INFO: Start fixing DRV iteration 1 ...
[02/16 19:53:19     64] Begin: GigaOpt DRV Optimization
[02/16 19:53:19     64] Glitch fixing enabled
[02/16 19:53:19     64] Info: 1 clock net  excluded from IPO operation.
[02/16 19:53:19     64] Summary for sequential cells idenfication: 
[02/16 19:53:19     64] Identified SBFF number: 199
[02/16 19:53:19     64] Identified MBFF number: 0
[02/16 19:53:19     64] Not identified SBFF number: 0
[02/16 19:53:19     64] Not identified MBFF number: 0
[02/16 19:53:19     64] Number of sequential cells which are not FFs: 104
[02/16 19:53:19     64] 
[02/16 19:53:19     64] DRV pessimism of 5.00% is used.
[02/16 19:53:19     64] PhyDesignGrid: maxLocalDensity 0.96
[02/16 19:53:19     64] #spOpts: N=65 mergeVia=F 
[02/16 19:53:22     67] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 19:53:22     67] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[02/16 19:53:22     67] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 19:53:22     67] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[02/16 19:53:22     67] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 19:53:22     67] DEBUG: @coeDRVCandCache::init.
[02/16 19:53:22     67] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 19:53:22     67] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.36 |          0|          0|          0|  99.62  |            |           |
[02/16 19:53:22     67] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 19:53:22     67] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.36 |          0|          0|          0|  99.62  |   0:00:00.0|    1293.0M|
[02/16 19:53:22     67] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 19:53:22     67] **** Begin NDR-Layer Usage Statistics ****
[02/16 19:53:22     67] Layer 3 has 1 constrained nets 
[02/16 19:53:22     67] **** End NDR-Layer Usage Statistics ****
[02/16 19:53:22     67] 
[02/16 19:53:22     67] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1293.0M) ***
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Begin: glitch net info
[02/16 19:53:22     67] glitch slack range: number of glitch nets
[02/16 19:53:22     67] glitch slack < -0.32 : 0
[02/16 19:53:22     67] -0.32 < glitch slack < -0.28 : 0
[02/16 19:53:22     67] -0.28 < glitch slack < -0.24 : 0
[02/16 19:53:22     67] -0.24 < glitch slack < -0.2 : 0
[02/16 19:53:22     67] -0.2 < glitch slack < -0.16 : 0
[02/16 19:53:22     67] -0.16 < glitch slack < -0.12 : 0
[02/16 19:53:22     67] -0.12 < glitch slack < -0.08 : 0
[02/16 19:53:22     67] -0.08 < glitch slack < -0.04 : 0
[02/16 19:53:22     67] -0.04 < glitch slack : 0
[02/16 19:53:22     67] End: glitch net info
[02/16 19:53:22     67] DEBUG: @coeDRVCandCache::cleanup.
[02/16 19:53:22     67] drv optimizer changes nothing and skips refinePlace
[02/16 19:53:22     67] End: GigaOpt DRV Optimization
[02/16 19:53:22     67] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1152.4M, totSessionCpu=0:01:07 **
[02/16 19:53:22     67] *info:
[02/16 19:53:22     67] **INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1152.35M).
[02/16 19:53:22     67] Leakage Power Opt: resetting the buf/inv selection
[02/16 19:53:22     67] ** Profile ** Start :  cpu=0:00:00.0, mem=1152.4M
[02/16 19:53:22     67] ** Profile ** Other data :  cpu=0:00:00.0, mem=1152.4M
[02/16 19:53:22     67] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1162.4M
[02/16 19:53:22     67] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1162.4M
[02/16 19:53:22     67] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.05min real=0.05min mem=1152.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1162.4M
[02/16 19:53:22     67] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1152.4M, totSessionCpu=0:01:08 **
[02/16 19:53:22     67]   Timing Snapshot: (REF)
[02/16 19:53:22     67]      Weighted WNS: 0.000
[02/16 19:53:22     67]       All  PG WNS: 0.000
[02/16 19:53:22     67]       High PG WNS: 0.000
[02/16 19:53:22     67]       All  PG TNS: 0.000
[02/16 19:53:22     67]       High PG TNS: 0.000
[02/16 19:53:22     67]          Tran DRV: 0
[02/16 19:53:22     67]           Cap DRV: 0
[02/16 19:53:22     67]        Fanout DRV: 0
[02/16 19:53:22     67]            Glitch: 0
[02/16 19:53:22     67] *** Timing Is met
[02/16 19:53:22     67] *** Check timing (0:00:00.0)
[02/16 19:53:22     67] *** Setup timing is met (target slack 0ns)
[02/16 19:53:22     67]   Timing Snapshot: (REF)
[02/16 19:53:22     67]      Weighted WNS: 0.000
[02/16 19:53:22     67]       All  PG WNS: 0.000
[02/16 19:53:22     67]       High PG WNS: 0.000
[02/16 19:53:22     67]       All  PG TNS: 0.000
[02/16 19:53:22     67]       High PG TNS: 0.000
[02/16 19:53:22     67]          Tran DRV: 0
[02/16 19:53:22     67]           Cap DRV: 0
[02/16 19:53:22     67]        Fanout DRV: 0
[02/16 19:53:22     67]            Glitch: 0
[02/16 19:53:22     67]    Category Slack: { [L, 0.358] [H, 0.358] }
[02/16 19:53:22     67] 
[02/16 19:53:22     67] ** Profile ** Start :  cpu=0:00:00.0, mem=1142.8M
[02/16 19:53:22     67] ** Profile ** Other data :  cpu=0:00:00.0, mem=1142.8M
[02/16 19:53:22     67] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1142.8M
[02/16 19:53:22     67] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1142.8M
[02/16 19:53:22     67] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1142.8M
[02/16 19:53:22     67] Info: 1 clock net  excluded from IPO operation.
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Begin Power Analysis
[02/16 19:53:22     67] 
[02/16 19:53:22     67]     0.00V	    VSS
[02/16 19:53:22     67]     0.90V	    VDD
[02/16 19:53:22     67] Begin Processing Timing Library for Power Calculation
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Begin Processing Timing Library for Power Calculation
[02/16 19:53:22     67] 
[02/16 19:53:22     67] 
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Begin Processing Power Net/Grid for Power Calculation
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=843.11MB/843.11MB)
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Begin Processing Timing Window Data for Power Calculation
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=843.11MB/843.11MB)
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Begin Processing User Attributes
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=843.11MB/843.11MB)
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Begin Processing Signal Activity
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=843.11MB/843.11MB)
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Begin Power Computation
[02/16 19:53:22     67] 
[02/16 19:53:22     67]       ----------------------------------------------------------
[02/16 19:53:22     67]       # of cell(s) missing both power/leakage table: 0
[02/16 19:53:22     67]       # of cell(s) missing power table: 0
[02/16 19:53:22     67]       # of cell(s) missing leakage table: 0
[02/16 19:53:22     67]       # of MSMV cell(s) missing power_level: 0
[02/16 19:53:22     67]       ----------------------------------------------------------
[02/16 19:53:22     67] 
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=843.12MB/843.12MB)
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Begin Processing User Attributes
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=843.12MB/843.12MB)
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=843.12MB/843.12MB)
[02/16 19:53:22     67] 
[02/16 19:53:22     67] Begin: Power Optimization
[02/16 19:53:22     67] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:53:22     67] #spOpts: N=65 mergeVia=F 
[02/16 19:53:22     67] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 99.62
[02/16 19:53:22     67] +----------+---------+--------+--------+------------+--------+
[02/16 19:53:22     67] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 19:53:22     67] +----------+---------+--------+--------+------------+--------+
[02/16 19:53:22     67] |    99.62%|        -|   0.000|   0.000|   0:00:00.0| 1362.2M|
[02/16 19:53:26     71] |    99.62%|        0|   0.000|   0.000|   0:00:04.0| 1362.2M|
[02/16 19:53:26     71] +----------+---------+--------+--------+------------+--------+
[02/16 19:53:26     71] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 99.62
[02/16 19:53:26     71] 
[02/16 19:53:26     71] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/16 19:53:26     71] --------------------------------------------------------------
[02/16 19:53:26     71] |                                   | Total     | Sequential |
[02/16 19:53:26     71] --------------------------------------------------------------
[02/16 19:53:26     71] | Num insts resized                 |       0  |       0    |
[02/16 19:53:26     71] | Num insts undone                  |       0  |       0    |
[02/16 19:53:26     71] | Num insts Downsized               |       0  |       0    |
[02/16 19:53:26     71] | Num insts Samesized               |       0  |       0    |
[02/16 19:53:26     71] | Num insts Upsized                 |       0  |       0    |
[02/16 19:53:26     71] | Num multiple commits+uncommits    |       0  |       -    |
[02/16 19:53:26     71] --------------------------------------------------------------
[02/16 19:53:26     71] **** Begin NDR-Layer Usage Statistics ****
[02/16 19:53:26     71] Layer 3 has 1 constrained nets 
[02/16 19:53:26     71] **** End NDR-Layer Usage Statistics ****
[02/16 19:53:26     71] ** Finished Core Power Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
[02/16 19:53:26     71] #spOpts: N=65 
[02/16 19:53:26     71] *** Starting refinePlace (0:01:12 mem=1333.6M) ***
[02/16 19:53:26     71] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:53:26     71] Starting refinePlace ...
[02/16 19:53:26     71] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[02/16 19:53:26     71] Type 'man IMPSP-2002' for more detail.
[02/16 19:53:26     71] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:53:26     71] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1333.6MB
[02/16 19:53:26     71] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1333.6MB) @(0:01:12 - 0:01:12).
[02/16 19:53:26     71] *** Finished refinePlace (0:01:12 mem=1333.6M) ***
[02/16 19:53:26     71] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[02/16 19:53:26     71] Running setup recovery post routing.
[02/16 19:53:26     71] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1087.9M, totSessionCpu=0:01:12 **
[02/16 19:53:26     71]   Timing Snapshot: (TGT)
[02/16 19:53:26     71]      Weighted WNS: 0.000
[02/16 19:53:26     71]       All  PG WNS: 0.000
[02/16 19:53:26     71]       High PG WNS: 0.000
[02/16 19:53:26     71]       All  PG TNS: 0.000
[02/16 19:53:26     71]       High PG TNS: 0.000
[02/16 19:53:26     71]          Tran DRV: 0
[02/16 19:53:26     71]           Cap DRV: 0
[02/16 19:53:26     71]        Fanout DRV: 0
[02/16 19:53:26     71]            Glitch: 0
[02/16 19:53:26     71]    Category Slack: { [L, 0.358] [H, 0.358] }
[02/16 19:53:26     71] 
[02/16 19:53:26     71] Checking setup slack degradation ...
[02/16 19:53:26     71] 
[02/16 19:53:26     71] Recovery Manager:
[02/16 19:53:26     71]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.000) - Skip
[02/16 19:53:26     71]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.000) - Skip
[02/16 19:53:26     71]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/16 19:53:26     71]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/16 19:53:26     71] 
[02/16 19:53:26     71] Checking DRV degradation...
[02/16 19:53:26     71] 
[02/16 19:53:26     71] Recovery Manager:
[02/16 19:53:26     71]     Tran DRV degradation : 0 (0 -> 0)
[02/16 19:53:26     71]      Cap DRV degradation : 0 (0 -> 0)
[02/16 19:53:26     71]   Fanout DRV degradation : 0 (0 -> 0)
[02/16 19:53:26     71]       Glitch degradation : 0 (0 -> 0)
[02/16 19:53:26     71]   DRV Recovery (Margin: 100) - Skip
[02/16 19:53:26     71] 
[02/16 19:53:26     71] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[02/16 19:53:26     71] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1087.87M, totSessionCpu=0:01:12 .
[02/16 19:53:26     71] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1087.9M, totSessionCpu=0:01:12 **
[02/16 19:53:26     71] 
[02/16 19:53:27     71] Info: 1 clock net  excluded from IPO operation.
[02/16 19:53:27     71] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:53:27     71] #spOpts: N=65 
[02/16 19:53:28     73] Info: 1 clock net  excluded from IPO operation.
[02/16 19:53:29     73] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
[02/16 19:53:29     73] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/16 19:53:29     73] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
[02/16 19:53:29     73] |   0.071|    0.358|   0.000|    0.000|    99.62%|   0:00:00.0| 1229.4M|   WC_VIEW|       NA| NA            |
[02/16 19:53:29     73] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
[02/16 19:53:29     73] 
[02/16 19:53:29     73] *** Finish post-Route Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1229.4M) ***
[02/16 19:53:29     73] 
[02/16 19:53:29     73] *** Finish post-Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1229.4M) ***
[02/16 19:53:29     73] **** Begin NDR-Layer Usage Statistics ****
[02/16 19:53:29     73] Layer 3 has 1 constrained nets 
[02/16 19:53:29     73] **** End NDR-Layer Usage Statistics ****
[02/16 19:53:29     73] 
[02/16 19:53:29     73] Begin Power Analysis
[02/16 19:53:29     73] 
[02/16 19:53:29     73]     0.00V	    VSS
[02/16 19:53:29     73]     0.90V	    VDD
[02/16 19:53:29     73] Begin Processing Timing Library for Power Calculation
[02/16 19:53:29     73] 
[02/16 19:53:29     73] Begin Processing Timing Library for Power Calculation
[02/16 19:53:29     73] 
[02/16 19:53:29     73] 
[02/16 19:53:29     73] 
[02/16 19:53:29     73] Begin Processing Power Net/Grid for Power Calculation
[02/16 19:53:29     73] 
[02/16 19:53:29     73] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=864.29MB/864.29MB)
[02/16 19:53:29     73] 
[02/16 19:53:29     73] Begin Processing Timing Window Data for Power Calculation
[02/16 19:53:29     73] 
[02/16 19:53:29     73] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=864.29MB/864.29MB)
[02/16 19:53:29     73] 
[02/16 19:53:29     73] Begin Processing User Attributes
[02/16 19:53:29     73] 
[02/16 19:53:29     73] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=864.29MB/864.29MB)
[02/16 19:53:29     73] 
[02/16 19:53:29     73] Begin Processing Signal Activity
[02/16 19:53:29     73] 
[02/16 19:53:29     73] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=864.29MB/864.29MB)
[02/16 19:53:29     73] 
[02/16 19:53:29     73] Begin Power Computation
[02/16 19:53:29     73] 
[02/16 19:53:29     73]       ----------------------------------------------------------
[02/16 19:53:29     73]       # of cell(s) missing both power/leakage table: 0
[02/16 19:53:29     73]       # of cell(s) missing power table: 0
[02/16 19:53:29     73]       # of cell(s) missing leakage table: 0
[02/16 19:53:29     73]       # of MSMV cell(s) missing power_level: 0
[02/16 19:53:29     73]       ----------------------------------------------------------
[02/16 19:53:29     73] 
[02/16 19:53:29     73] 
[02/16 19:53:29     73] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=864.29MB/864.29MB)
[02/16 19:53:29     73] 
[02/16 19:53:29     73] Begin Processing User Attributes
[02/16 19:53:29     73] 
[02/16 19:53:29     73] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=864.29MB/864.29MB)
[02/16 19:53:29     73] 
[02/16 19:53:29     73] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=864.29MB/864.29MB)
[02/16 19:53:29     73] 
[02/16 19:53:29     73] *** Finished Leakage Power Optimization (cpu=0:00:06, real=0:00:07, mem=1093.86M, totSessionCpu=0:01:14).
[02/16 19:53:29     74] *info: All cells identified as Buffer and Delay cells:
[02/16 19:53:29     74] *info:   with footprint "BUFFD1" or "BUFFD1": 
[02/16 19:53:29     74] *info: ------------------------------------------------------------------
[02/16 19:53:29     74] *info: (dly) BUFFD0            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD0             -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD1            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD1             -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD2             -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD2            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD3             -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD3            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD4            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD4             -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD6            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD6             -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD8             -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD8            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD12           -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD12            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD16            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD16           -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD0            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD0             -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD1            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD1             -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD2             -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD2            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD3             -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD3            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD4            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD4             -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD6             -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD6            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD8             -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD8            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD12           -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD12            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD16            -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD16           -  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[02/16 19:53:29     74] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[02/16 19:53:29     74] Summary for sequential cells idenfication: 
[02/16 19:53:29     74] Identified SBFF number: 199
[02/16 19:53:29     74] Identified MBFF number: 0
[02/16 19:53:29     74] Not identified SBFF number: 0
[02/16 19:53:29     74] Not identified MBFF number: 0
[02/16 19:53:29     74] Number of sequential cells which are not FFs: 104
[02/16 19:53:29     74] 
[02/16 19:53:29     74] **ERROR: (IMPOPT-310):	Design density (99.62%) exceeds/equals limit (95.00%).
[02/16 19:53:29     74] GigaOpt Hold Optimizer is used
[02/16 19:53:29     74] Include MVT Delays for Hold Opt
[02/16 19:53:29     74] <optDesign CMD> fixhold  no -lvt Cells
[02/16 19:53:29     74] **INFO: Num dontuse cells 396, Num usable cells 451
[02/16 19:53:29     74] optDesignOneStep: Leakage Power Flow
[02/16 19:53:29     74] **INFO: Num dontuse cells 396, Num usable cells 451
[02/16 19:53:29     74] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:14 mem=1093.9M ***
[02/16 19:53:29     74] **INFO: Starting Blocking QThread with 1 CPU
[02/16 19:53:29     74]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/16 19:53:29     74] Latch borrow mode reset to max_borrow
[02/16 19:53:29     74] Starting SI iteration 1 using Infinite Timing Windows
[02/16 19:53:29     74] Begin IPO call back ...
[02/16 19:53:29     74] End IPO call back ...
[02/16 19:53:29     74] #################################################################################
[02/16 19:53:29     74] # Design Stage: PostRoute
[02/16 19:53:29     74] # Design Name: add
[02/16 19:53:29     74] # Design Mode: 65nm
[02/16 19:53:29     74] # Analysis Mode: MMMC OCV 
[02/16 19:53:29     74] # Parasitics Mode: SPEF/RCDB
[02/16 19:53:29     74] # Signoff Settings: SI On 
[02/16 19:53:29     74] #################################################################################
[02/16 19:53:29     74] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:29     74] Setting infinite Tws ...
[02/16 19:53:29     74] First Iteration Infinite Tw... 
[02/16 19:53:29     74] Calculate late delays in OCV mode...
[02/16 19:53:29     74] Calculate early delays in OCV mode...
[02/16 19:53:29     74] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[02/16 19:53:29     74] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/16 19:53:29     74] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/16 19:53:29     74] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:53:29     74] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:29     74] Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
[02/16 19:53:29     74] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[02/16 19:53:29     74] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/16 19:53:29     74] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 19:53:29     74] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/16 19:53:29     74] 
[02/16 19:53:29     74] Executing IPO callback for view pruning ..
[02/16 19:53:29     74] Starting SI iteration 2
[02/16 19:53:29     74] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:29     74] Calculate late delays in OCV mode...
[02/16 19:53:29     74] Calculate early delays in OCV mode...
[02/16 19:53:29     74] AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
[02/16 19:53:29     74] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:29     74] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[02/16 19:53:29     74] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=0.0M)
[02/16 19:53:29     74] Done building cte hold timing graph (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=0.0M ***
[02/16 19:53:29     74] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[02/16 19:53:29     74] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
[02/16 19:53:29     74] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=0.0M ***
[02/16 19:53:29     74] Timing Data dump into file /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/coe_eosdata_64De3c/BC_VIEW.twf, for view: BC_VIEW 
[02/16 19:53:29     74] 	 Dumping view 1 BC_VIEW 
[02/16 19:53:30     74]  
_______________________________________________________________________
[02/16 19:53:30     74] Done building cte setup timing graph (fixHold) cpu=0:00:00.0 real=0:00:01.0 totSessionCpu=0:01:14 mem=1093.9M ***
[02/16 19:53:30     74] ** Profile ** Start :  cpu=0:00:00.0, mem=1093.9M
[02/16 19:53:30     74] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1101.9M
[02/16 19:53:30     74] *info: category slack lower bound [L 0.0] default
[02/16 19:53:30     74] *info: category slack lower bound [H 0.0] reg2reg 
[02/16 19:53:30     74] --------------------------------------------------- 
[02/16 19:53:30     74]    Setup Violation Summary with Target Slack (0.000 ns)
[02/16 19:53:30     74] --------------------------------------------------- 
[02/16 19:53:30     74]          WNS    reg2regWNS
[02/16 19:53:30     74]     0.358 ns      0.358 ns
[02/16 19:53:30     74] --------------------------------------------------- 
[02/16 19:53:30     74] Loading timing data from /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/coe_eosdata_64De3c/BC_VIEW.twf 
[02/16 19:53:30     74] 	 Loading view 1 BC_VIEW 
[02/16 19:53:30     74] ** Profile ** Start :  cpu=0:00:00.0, mem=1101.9M
[02/16 19:53:30     74] ** Profile ** Other data :  cpu=0:00:00.0, mem=1101.9M
[02/16 19:53:30     74] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1101.9M
[02/16 19:53:30     74] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.191  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[02/16 19:53:30     74] Identified SBFF number: 199
[02/16 19:53:30     74] Identified MBFF number: 0
[02/16 19:53:30     74] Not identified SBFF number: 0
[02/16 19:53:30     74] Not identified MBFF number: 0
[02/16 19:53:30     74] Number of sequential cells which are not FFs: 104
[02/16 19:53:30     74] 
[02/16 19:53:30     74] Summary for sequential cells idenfication: 
[02/16 19:53:30     74] Identified SBFF number: 199
[02/16 19:53:30     74] Identified MBFF number: 0
[02/16 19:53:30     74] Not identified SBFF number: 0
[02/16 19:53:30     74] Not identified MBFF number: 0
[02/16 19:53:30     74] Number of sequential cells which are not FFs: 104
[02/16 19:53:30     74] 
[02/16 19:53:30     75] 
[02/16 19:53:30     75] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[02/16 19:53:30     75] *Info: worst delay setup view: WC_VIEW
[02/16 19:53:30     75] Footprint list for hold buffering (delay unit: ps)
[02/16 19:53:30     75] =================================================================
[02/16 19:53:30     75] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[02/16 19:53:30     75] ------------------------------------------------------------------
[02/16 19:53:30     75] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[02/16 19:53:30     75] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[02/16 19:53:30     75] =================================================================
[02/16 19:53:30     75] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1095.9M, totSessionCpu=0:01:15 **
[02/16 19:53:30     75] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[02/16 19:53:30     75] *info: Run optDesign holdfix with 1 thread.
[02/16 19:53:30     75] Info: 1 clock net  excluded from IPO operation.
[02/16 19:53:30     75] --------------------------------------------------- 
[02/16 19:53:30     75]    Hold Timing Summary  - Initial 
[02/16 19:53:30     75] --------------------------------------------------- 
[02/16 19:53:30     75]  Target slack: 0.000 ns
[02/16 19:53:30     75] View: BC_VIEW 
[02/16 19:53:30     75] 	WNS: 0.081 
[02/16 19:53:30     75] 	TNS: 0.000 
[02/16 19:53:30     75] 	VP: 0 
[02/16 19:53:30     75] 	Worst hold path end point: out_reg_0_/D 
[02/16 19:53:30     75] --------------------------------------------------- 
[02/16 19:53:30     75]    Setup Timing Summary  - Initial 
[02/16 19:53:30     75] --------------------------------------------------- 
[02/16 19:53:30     75]  Target slack: 0.000 ns
[02/16 19:53:30     75] View: WC_VIEW 
[02/16 19:53:30     75] 	WNS: 0.358 
[02/16 19:53:30     75] 	TNS: 0.000 
[02/16 19:53:30     75] 	VP: 0 
[02/16 19:53:30     75] 	Worst setup path end point:out_reg_4_/D 
[02/16 19:53:30     75] --------------------------------------------------- 
[02/16 19:53:30     75] *** Hold timing is met. Hold fixing is not needed 
[02/16 19:53:30     75] Summary for sequential cells idenfication: 
[02/16 19:53:30     75] Identified SBFF number: 199
[02/16 19:53:30     75] Identified MBFF number: 0
[02/16 19:53:30     75] Not identified SBFF number: 0
[02/16 19:53:30     75] Not identified MBFF number: 0
[02/16 19:53:30     75] Number of sequential cells which are not FFs: 104
[02/16 19:53:30     75] 
[02/16 19:53:32     76] Default Rule : ""
[02/16 19:53:32     76] Non Default Rules :
[02/16 19:53:32     76] Worst Slack : 0.358 ns
[02/16 19:53:32     76] Total 0 nets layer assigned (1.3).
[02/16 19:53:33     77] GigaOpt: setting up router preferences
[02/16 19:53:33     77]         design wns: 0.3579
[02/16 19:53:33     77]         slack threshold: 1.7779
[02/16 19:53:33     77] GigaOpt: 0 nets assigned router directives
[02/16 19:53:33     77] 
[02/16 19:53:33     77] Start Assign Priority Nets ...
[02/16 19:53:33     77] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[02/16 19:53:33     77] Existing Priority Nets 0 (0.0%)
[02/16 19:53:33     77] Assigned Priority Nets 0 (0.0%)
[02/16 19:53:33     77] Default Rule : ""
[02/16 19:53:33     77] Non Default Rules :
[02/16 19:53:33     77] Worst Slack : 0.358 ns
[02/16 19:53:33     77] Total 0 nets layer assigned (0.1).
[02/16 19:53:33     77] GigaOpt: setting up router preferences
[02/16 19:53:33     77]         design wns: 0.3579
[02/16 19:53:33     77]         slack threshold: 1.7779
[02/16 19:53:33     77] GigaOpt: 0 nets assigned router directives
[02/16 19:53:33     77] 
[02/16 19:53:33     77] Start Assign Priority Nets ...
[02/16 19:53:33     77] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[02/16 19:53:33     77] Existing Priority Nets 0 (0.0%)
[02/16 19:53:33     77] Assigned Priority Nets 0 (0.0%)
[02/16 19:53:33     77] ** Profile ** Start :  cpu=0:00:00.0, mem=1209.4M
[02/16 19:53:33     77] ** Profile ** Other data :  cpu=0:00:00.0, mem=1209.4M
[02/16 19:53:33     77] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1209.4M
[02/16 19:53:33     77] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1209.4M
[02/16 19:53:33     77] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1209.4M
[02/16 19:53:33     77] **optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1039.6M, totSessionCpu=0:01:18 **
[02/16 19:53:33     77] -routeWithEco false                      # bool, default=false
[02/16 19:53:33     77] -routeWithEco true                       # bool, default=false, user setting
[02/16 19:53:33     77] -routeSelectedNetOnly false              # bool, default=false, user setting
[02/16 19:53:33     77] -routeWithTimingDriven true              # bool, default=false, user setting
[02/16 19:53:33     77] -routeWithTimingDriven false             # bool, default=false, user setting
[02/16 19:53:33     77] -routeWithSiDriven true                  # bool, default=false, user setting
[02/16 19:53:33     77] -routeWithSiDriven false                 # bool, default=false, user setting
[02/16 19:53:33     77] 
[02/16 19:53:33     77] globalDetailRoute
[02/16 19:53:33     77] 
[02/16 19:53:33     77] #setNanoRouteMode -drouteAutoStop true
[02/16 19:53:33     77] #setNanoRouteMode -drouteFixAntenna true
[02/16 19:53:33     77] #setNanoRouteMode -routeSelectedNetOnly false
[02/16 19:53:33     77] #setNanoRouteMode -routeWithEco true
[02/16 19:53:33     77] #setNanoRouteMode -routeWithSiDriven false
[02/16 19:53:33     77] #setNanoRouteMode -routeWithTimingDriven false
[02/16 19:53:33     77] #Start globalDetailRoute on Sun Feb 16 19:53:33 2025
[02/16 19:53:33     77] #
[02/16 19:53:33     77] Closing parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d'. 47 times net's RC data read were performed.
[02/16 19:53:33     77] ### Net info: total nets: 49
[02/16 19:53:33     77] ### Net info: dirty nets: 0
[02/16 19:53:33     77] ### Net info: marked as disconnected nets: 0
[02/16 19:53:33     77] ### Net info: fully routed nets: 47
[02/16 19:53:33     77] ### Net info: trivial (single pin) nets: 0
[02/16 19:53:33     77] ### Net info: unrouted nets: 2
[02/16 19:53:33     77] ### Net info: re-extraction nets: 0
[02/16 19:53:33     77] ### Net info: ignored nets: 0
[02/16 19:53:33     77] ### Net info: skip routing nets: 0
[02/16 19:53:33     77] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[02/16 19:53:33     77] #Loading the last recorded routing design signature
[02/16 19:53:33     77] #No placement changes detected since last routing
[02/16 19:53:33     77] #Start routing data preparation.
[02/16 19:53:33     77] #Minimum voltage of a net in the design = 0.000.
[02/16 19:53:33     77] #Maximum voltage of a net in the design = 1.100.
[02/16 19:53:33     77] #Voltage range [0.000 - 0.000] has 1 net.
[02/16 19:53:33     77] #Voltage range [0.900 - 1.100] has 1 net.
[02/16 19:53:33     77] #Voltage range [0.000 - 1.100] has 47 nets.
[02/16 19:53:33     77] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[02/16 19:53:33     77] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:33     77] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:33     77] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:33     77] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:33     77] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:33     77] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/16 19:53:33     77] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/16 19:53:33     77] #Regenerating Ggrids automatically.
[02/16 19:53:33     77] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[02/16 19:53:33     77] #Using automatically generated G-grids.
[02/16 19:53:33     77] #Done routing data preparation.
[02/16 19:53:33     77] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 789.64 (MB), peak = 864.30 (MB)
[02/16 19:53:33     77] #Merging special wires...
[02/16 19:53:33     77] #Found 0 nets for post-route si or timing fixing.
[02/16 19:53:33     77] #WARNING (NRGR-22) Design is already detail routed.
[02/16 19:53:33     77] #Cpu time = 00:00:00
[02/16 19:53:33     77] #Elapsed time = 00:00:00
[02/16 19:53:33     77] #Increased memory = 0.09 (MB)
[02/16 19:53:33     77] #Total memory = 789.64 (MB)
[02/16 19:53:33     77] #Peak memory = 864.30 (MB)
[02/16 19:53:34     78] #
[02/16 19:53:34     78] #Start Detail Routing..
[02/16 19:53:34     78] #start initial detail routing ...
[02/16 19:53:34     78] #    number of violations = 0
[02/16 19:53:34     78] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.38 (MB), peak = 864.30 (MB)
[02/16 19:53:34     78] #start 1st optimization iteration ...
[02/16 19:53:34     78] #    number of violations = 0
[02/16 19:53:34     78] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.38 (MB), peak = 864.30 (MB)
[02/16 19:53:34     78] #Complete Detail Routing.
[02/16 19:53:34     78] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:34     78] #Total wire length = 462 um.
[02/16 19:53:34     78] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:34     78] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:34     78] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:34     78] #Total wire length on LAYER M3 = 210 um.
[02/16 19:53:34     78] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:34     78] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:34     78] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:34     78] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:34     78] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:34     78] #Total number of vias = 190
[02/16 19:53:34     78] #Total number of multi-cut vias = 136 ( 71.6%)
[02/16 19:53:34     78] #Total number of single cut vias = 54 ( 28.4%)
[02/16 19:53:34     78] #Up-Via Summary (total 190):
[02/16 19:53:34     78] #                   single-cut          multi-cut      Total
[02/16 19:53:34     78] #-----------------------------------------------------------
[02/16 19:53:34     78] #  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
[02/16 19:53:34     78] #  Metal 2           0 (  0.0%)        72 (100.0%)         72
[02/16 19:53:34     78] #  Metal 3           0 (  0.0%)        16 (100.0%)         16
[02/16 19:53:34     78] #-----------------------------------------------------------
[02/16 19:53:34     78] #                   54 ( 28.4%)       136 ( 71.6%)        190 
[02/16 19:53:34     78] #
[02/16 19:53:34     78] #Total number of DRC violations = 0
[02/16 19:53:34     78] #Cpu time = 00:00:01
[02/16 19:53:34     78] #Elapsed time = 00:00:01
[02/16 19:53:34     78] #Increased memory = 0.00 (MB)
[02/16 19:53:34     78] #Total memory = 789.64 (MB)
[02/16 19:53:34     78] #Peak memory = 864.30 (MB)
[02/16 19:53:34     78] #
[02/16 19:53:34     78] #start routing for process antenna violation fix ...
[02/16 19:53:34     79] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 791.38 (MB), peak = 864.30 (MB)
[02/16 19:53:34     79] #
[02/16 19:53:34     79] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:34     79] #Total wire length = 462 um.
[02/16 19:53:34     79] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:34     79] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:34     79] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:34     79] #Total wire length on LAYER M3 = 210 um.
[02/16 19:53:34     79] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:34     79] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:34     79] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:34     79] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:34     79] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:34     79] #Total number of vias = 190
[02/16 19:53:34     79] #Total number of multi-cut vias = 136 ( 71.6%)
[02/16 19:53:34     79] #Total number of single cut vias = 54 ( 28.4%)
[02/16 19:53:34     79] #Up-Via Summary (total 190):
[02/16 19:53:34     79] #                   single-cut          multi-cut      Total
[02/16 19:53:34     79] #-----------------------------------------------------------
[02/16 19:53:34     79] #  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
[02/16 19:53:34     79] #  Metal 2           0 (  0.0%)        72 (100.0%)         72
[02/16 19:53:34     79] #  Metal 3           0 (  0.0%)        16 (100.0%)         16
[02/16 19:53:34     79] #-----------------------------------------------------------
[02/16 19:53:34     79] #                   54 ( 28.4%)       136 ( 71.6%)        190 
[02/16 19:53:34     79] #
[02/16 19:53:34     79] #Total number of DRC violations = 0
[02/16 19:53:34     79] #Total number of net violated process antenna rule = 0
[02/16 19:53:34     79] #
[02/16 19:53:35     79] #
[02/16 19:53:35     79] #Start Post Route wire spreading..
[02/16 19:53:35     79] #
[02/16 19:53:35     79] #Start data preparation for wire spreading...
[02/16 19:53:35     79] #
[02/16 19:53:35     79] #Data preparation is done on Sun Feb 16 19:53:35 2025
[02/16 19:53:35     79] #
[02/16 19:53:35     79] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.38 (MB), peak = 864.30 (MB)
[02/16 19:53:35     79] #
[02/16 19:53:35     79] #Start Post Route Wire Spread.
[02/16 19:53:35     79] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[02/16 19:53:35     79] #Complete Post Route Wire Spread.
[02/16 19:53:35     79] #
[02/16 19:53:35     79] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:35     79] #Total wire length = 462 um.
[02/16 19:53:35     79] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:35     79] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:35     79] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:35     79] #Total wire length on LAYER M3 = 210 um.
[02/16 19:53:35     79] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:35     79] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:35     79] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:35     79] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:35     79] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:35     79] #Total number of vias = 190
[02/16 19:53:35     79] #Total number of multi-cut vias = 136 ( 71.6%)
[02/16 19:53:35     79] #Total number of single cut vias = 54 ( 28.4%)
[02/16 19:53:35     79] #Up-Via Summary (total 190):
[02/16 19:53:35     79] #                   single-cut          multi-cut      Total
[02/16 19:53:35     79] #-----------------------------------------------------------
[02/16 19:53:35     79] #  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
[02/16 19:53:35     79] #  Metal 2           0 (  0.0%)        72 (100.0%)         72
[02/16 19:53:35     79] #  Metal 3           0 (  0.0%)        16 (100.0%)         16
[02/16 19:53:35     79] #-----------------------------------------------------------
[02/16 19:53:35     79] #                   54 ( 28.4%)       136 ( 71.6%)        190 
[02/16 19:53:35     79] #
[02/16 19:53:35     79] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.42 (MB), peak = 864.30 (MB)
[02/16 19:53:35     79] #
[02/16 19:53:35     79] #Post Route wire spread is done.
[02/16 19:53:35     79] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:35     79] #Total wire length = 462 um.
[02/16 19:53:35     79] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:35     79] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:35     79] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:35     79] #Total wire length on LAYER M3 = 210 um.
[02/16 19:53:35     79] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:35     79] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:35     79] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:35     79] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:35     79] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:35     79] #Total number of vias = 190
[02/16 19:53:35     79] #Total number of multi-cut vias = 136 ( 71.6%)
[02/16 19:53:35     79] #Total number of single cut vias = 54 ( 28.4%)
[02/16 19:53:35     79] #Up-Via Summary (total 190):
[02/16 19:53:35     79] #                   single-cut          multi-cut      Total
[02/16 19:53:35     79] #-----------------------------------------------------------
[02/16 19:53:35     79] #  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
[02/16 19:53:35     79] #  Metal 2           0 (  0.0%)        72 (100.0%)         72
[02/16 19:53:35     79] #  Metal 3           0 (  0.0%)        16 (100.0%)         16
[02/16 19:53:35     79] #-----------------------------------------------------------
[02/16 19:53:35     79] #                   54 ( 28.4%)       136 ( 71.6%)        190 
[02/16 19:53:35     79] #
[02/16 19:53:36     80] #
[02/16 19:53:36     80] #Start Post Route via swapping..
[02/16 19:53:36     80] #0.00% of area are rerouted by ECO routing.
[02/16 19:53:36     80] #    number of violations = 0
[02/16 19:53:36     80] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.61 (MB), peak = 864.30 (MB)
[02/16 19:53:36     80] #    number of violations = 0
[02/16 19:53:36     80] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.61 (MB), peak = 864.30 (MB)
[02/16 19:53:36     80] #CELL_VIEW add,init has no DRC violation.
[02/16 19:53:36     80] #Total number of DRC violations = 0
[02/16 19:53:36     80] #Total number of net violated process antenna rule = 0
[02/16 19:53:36     80] #No via is swapped.
[02/16 19:53:36     80] #Post Route via swapping is done.
[02/16 19:53:36     80] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:36     80] #Total wire length = 462 um.
[02/16 19:53:36     80] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:36     80] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:36     80] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:36     80] #Total wire length on LAYER M3 = 210 um.
[02/16 19:53:36     80] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:36     80] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:36     80] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:36     80] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:36     80] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:36     80] #Total number of vias = 190
[02/16 19:53:36     80] #Total number of multi-cut vias = 136 ( 71.6%)
[02/16 19:53:36     80] #Total number of single cut vias = 54 ( 28.4%)
[02/16 19:53:36     80] #Up-Via Summary (total 190):
[02/16 19:53:36     80] #                   single-cut          multi-cut      Total
[02/16 19:53:36     80] #-----------------------------------------------------------
[02/16 19:53:36     80] #  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
[02/16 19:53:36     80] #  Metal 2           0 (  0.0%)        72 (100.0%)         72
[02/16 19:53:36     80] #  Metal 3           0 (  0.0%)        16 (100.0%)         16
[02/16 19:53:36     80] #-----------------------------------------------------------
[02/16 19:53:36     80] #                   54 ( 28.4%)       136 ( 71.6%)        190 
[02/16 19:53:36     80] #
[02/16 19:53:36     80] #detailRoute Statistics:
[02/16 19:53:36     80] #Cpu time = 00:00:02
[02/16 19:53:36     80] #Elapsed time = 00:00:02
[02/16 19:53:36     80] #Increased memory = -0.77 (MB)
[02/16 19:53:36     80] #Total memory = 788.88 (MB)
[02/16 19:53:36     80] #Peak memory = 864.30 (MB)
[02/16 19:53:36     80] #Updating routing design signature
[02/16 19:53:36     80] #Created 847 library cell signatures
[02/16 19:53:36     80] #Created 49 NETS and 0 SPECIALNETS signatures
[02/16 19:53:36     80] #Created 113 instance signatures
[02/16 19:53:36     80] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 788.88 (MB), peak = 864.30 (MB)
[02/16 19:53:36     80] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 788.88 (MB), peak = 864.30 (MB)
[02/16 19:53:36     80] #
[02/16 19:53:36     80] #globalDetailRoute statistics:
[02/16 19:53:36     80] #Cpu time = 00:00:02
[02/16 19:53:36     80] #Elapsed time = 00:00:02
[02/16 19:53:36     80] #Increased memory = -6.29 (MB)
[02/16 19:53:36     80] #Total memory = 784.90 (MB)
[02/16 19:53:36     80] #Peak memory = 864.30 (MB)
[02/16 19:53:36     80] #Number of warnings = 1
[02/16 19:53:36     80] #Total number of warnings = 32
[02/16 19:53:36     80] #Number of fails = 0
[02/16 19:53:36     80] #Total number of fails = 0
[02/16 19:53:36     80] #Complete globalDetailRoute on Sun Feb 16 19:53:36 2025
[02/16 19:53:36     80] #
[02/16 19:53:36     80] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1039.4M, totSessionCpu=0:01:20 **
[02/16 19:53:36     80] -routeWithEco false                      # bool, default=false
[02/16 19:53:36     80] -routeSelectedNetOnly false              # bool, default=false, user setting
[02/16 19:53:36     80] -routeWithTimingDriven true              # bool, default=false, user setting
[02/16 19:53:36     80] -routeWithSiDriven true                  # bool, default=false, user setting
[02/16 19:53:36     80] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/16 19:53:36     80] Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/16 19:53:36     80] PostRoute (effortLevel low) RC Extraction called for design add.
[02/16 19:53:36     80] RC Extraction called in multi-corner(2) mode.
[02/16 19:53:36     80] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:53:36     80] Process corner(s) are loaded.
[02/16 19:53:36     80]  Corner: Cmax
[02/16 19:53:36     80]  Corner: Cmin
[02/16 19:53:36     80] extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d -maxResLength 200  -extended
[02/16 19:53:36     80] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/16 19:53:36     80]       RC Corner Indexes            0       1   
[02/16 19:53:36     80] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:53:36     80] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/16 19:53:36     80] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:36     80] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:36     80] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:36     80] Shrink Factor                : 1.00000
[02/16 19:53:36     80] Initializing multi-corner capacitance tables ... 
[02/16 19:53:36     80] Initializing multi-corner resistance tables ...
[02/16 19:53:36     80] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1039.4M)
[02/16 19:53:36     80] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for storing RC.
[02/16 19:53:36     80] Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 1067.4M)
[02/16 19:53:36     80] Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 1067.4M)
[02/16 19:53:36     80] Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1091.4M)
[02/16 19:53:36     80] Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1091.4M)
[02/16 19:53:36     80] Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1091.4M)
[02/16 19:53:36     80] Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1091.4M)
[02/16 19:53:36     80] Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1091.4M)
[02/16 19:53:36     80] Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1091.4M)
[02/16 19:53:36     80] Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1091.4M)
[02/16 19:53:36     80] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1091.4M)
[02/16 19:53:36     80] Number of Extracted Resistors     : 434
[02/16 19:53:36     80] Number of Extracted Ground Cap.   : 436
[02/16 19:53:36     80] Number of Extracted Coupling Cap. : 188
[02/16 19:53:36     80] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:36     80] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/16 19:53:36     80]  Corner: Cmax
[02/16 19:53:36     80]  Corner: Cmin
[02/16 19:53:36     80] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1071.4M)
[02/16 19:53:36     80] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb_Filter.rcdb.d' for storing RC.
[02/16 19:53:36     80] Closing parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d'. 47 times net's RC data read were performed.
[02/16 19:53:36     80] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1079.363M)
[02/16 19:53:36     80] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:36     80] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1079.363M)
[02/16 19:53:36     80] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1079.363M)
[02/16 19:53:36     80] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1024.6M, totSessionCpu=0:01:20 **
[02/16 19:53:36     80] Starting SI iteration 1 using Infinite Timing Windows
[02/16 19:53:36     80] Begin IPO call back ...
[02/16 19:53:36     80] End IPO call back ...
[02/16 19:53:36     80] #################################################################################
[02/16 19:53:36     80] # Design Stage: PostRoute
[02/16 19:53:36     80] # Design Name: add
[02/16 19:53:36     80] # Design Mode: 65nm
[02/16 19:53:36     80] # Analysis Mode: MMMC OCV 
[02/16 19:53:36     80] # Parasitics Mode: SPEF/RCDB
[02/16 19:53:36     80] # Signoff Settings: SI On 
[02/16 19:53:36     80] #################################################################################
[02/16 19:53:36     80] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:36     80] Setting infinite Tws ...
[02/16 19:53:36     80] First Iteration Infinite Tw... 
[02/16 19:53:36     80] Calculate early delays in OCV mode...
[02/16 19:53:36     80] Calculate late delays in OCV mode...
[02/16 19:53:36     80] Topological Sorting (CPU = 0:00:00.0, MEM = 1030.2M, InitMEM = 1030.2M)
[02/16 19:53:36     80] Initializing multi-corner capacitance tables ... 
[02/16 19:53:36     80] Initializing multi-corner resistance tables ...
[02/16 19:53:36     80] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:36     80] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1046.3M)
[02/16 19:53:36     80] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:36     80] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/16 19:53:36     80] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:53:36     80] End delay calculation. (MEM=1113.07 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:36     80] Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
[02/16 19:53:36     80] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1113.1M) ***
[02/16 19:53:36     80] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1113.1M)
[02/16 19:53:36     80] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 19:53:36     80] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1113.1M)
[02/16 19:53:36     80] Starting SI iteration 2
[02/16 19:53:36     80] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:36     80] Calculate early delays in OCV mode...
[02/16 19:53:36     80] Calculate late delays in OCV mode...
[02/16 19:53:36     80] AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
[02/16 19:53:36     80] End delay calculation. (MEM=1089.11 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:36     80] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1089.1M) ***
[02/16 19:53:36     80] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:21 mem=1089.1M)
[02/16 19:53:36     80] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1024.3M, totSessionCpu=0:01:21 **
[02/16 19:53:36     80] *** Timing Is met
[02/16 19:53:36     80] *** Check timing (0:00:00.0)
[02/16 19:53:36     80] Running setup recovery post routing.
[02/16 19:53:36     80] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1024.3M, totSessionCpu=0:01:21 **
[02/16 19:53:36     80]   Timing Snapshot: (TGT)
[02/16 19:53:36     80]      Weighted WNS: 0.000
[02/16 19:53:36     80]       All  PG WNS: 0.000
[02/16 19:53:36     80]       High PG WNS: 0.000
[02/16 19:53:36     80]       All  PG TNS: 0.000
[02/16 19:53:36     80]       High PG TNS: 0.000
[02/16 19:53:36     80]          Tran DRV: 0
[02/16 19:53:36     80]           Cap DRV: 0
[02/16 19:53:36     80]        Fanout DRV: 0
[02/16 19:53:36     80]            Glitch: 0
[02/16 19:53:36     80]    Category Slack: { [L, 0.358] [H, 0.358] }
[02/16 19:53:36     80] 
[02/16 19:53:36     80] Checking setup slack degradation ...
[02/16 19:53:36     80] 
[02/16 19:53:36     80] Recovery Manager:
[02/16 19:53:36     80]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[02/16 19:53:36     80]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[02/16 19:53:36     80]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/16 19:53:36     80]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/16 19:53:36     80] 
[02/16 19:53:36     80] Checking DRV degradation...
[02/16 19:53:36     80] 
[02/16 19:53:36     80] Recovery Manager:
[02/16 19:53:36     80]     Tran DRV degradation : 0 (0 -> 0)
[02/16 19:53:36     80]      Cap DRV degradation : 0 (0 -> 0)
[02/16 19:53:36     80]   Fanout DRV degradation : 0 (0 -> 0)
[02/16 19:53:36     80]       Glitch degradation : 0 (0 -> 0)
[02/16 19:53:36     80]   DRV Recovery (Margin: 100) - Skip
[02/16 19:53:36     80] 
[02/16 19:53:36     80] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[02/16 19:53:36     80] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1024.34M, totSessionCpu=0:01:21 .
[02/16 19:53:36     80] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1024.3M, totSessionCpu=0:01:21 **
[02/16 19:53:36     80] 
[02/16 19:53:36     80] Latch borrow mode reset to max_borrow
[02/16 19:53:36     80] <optDesign CMD> Restore Using all VT Cells
[02/16 19:53:36     80] Reported timing to dir ./timingReports
[02/16 19:53:36     80] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1024.3M, totSessionCpu=0:01:21 **
[02/16 19:53:36     80] Begin: glitch net info
[02/16 19:53:36     80] glitch slack range: number of glitch nets
[02/16 19:53:36     80] glitch slack < -0.32 : 0
[02/16 19:53:36     80] -0.32 < glitch slack < -0.28 : 0
[02/16 19:53:36     80] -0.28 < glitch slack < -0.24 : 0
[02/16 19:53:36     80] -0.24 < glitch slack < -0.2 : 0
[02/16 19:53:36     80] -0.2 < glitch slack < -0.16 : 0
[02/16 19:53:36     80] -0.16 < glitch slack < -0.12 : 0
[02/16 19:53:36     80] -0.12 < glitch slack < -0.08 : 0
[02/16 19:53:36     80] -0.08 < glitch slack < -0.04 : 0
[02/16 19:53:36     80] -0.04 < glitch slack : 0
[02/16 19:53:36     80] End: glitch net info
[02/16 19:53:36     80] ** Profile ** Start :  cpu=0:00:00.0, mem=1081.6M
[02/16 19:53:36     80] ** Profile ** Other data :  cpu=0:00:00.0, mem=1081.6M
[02/16 19:53:36     80] **INFO: Starting Blocking QThread with 1 CPU
[02/16 19:53:36     80]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/16 19:53:36     80] Starting SI iteration 1 using Infinite Timing Windows
[02/16 19:53:36     80] Begin IPO call back ...
[02/16 19:53:36     80] End IPO call back ...
[02/16 19:53:36     80] #################################################################################
[02/16 19:53:36     80] # Design Stage: PostRoute
[02/16 19:53:36     80] # Design Name: add
[02/16 19:53:36     80] # Design Mode: 65nm
[02/16 19:53:36     80] # Analysis Mode: MMMC OCV 
[02/16 19:53:36     80] # Parasitics Mode: SPEF/RCDB
[02/16 19:53:36     80] # Signoff Settings: SI On 
[02/16 19:53:36     80] #################################################################################
[02/16 19:53:36     80] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:36     80] Setting infinite Tws ...
[02/16 19:53:36     80] First Iteration Infinite Tw... 
[02/16 19:53:36     80] Calculate late delays in OCV mode...
[02/16 19:53:36     80] Calculate early delays in OCV mode...
[02/16 19:53:36     80] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[02/16 19:53:36     80] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/16 19:53:36     80] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/16 19:53:36     80] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:53:36     80] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:36     80] Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
[02/16 19:53:36     80] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[02/16 19:53:36     80] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/16 19:53:36     80] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 19:53:36     80] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/16 19:53:36     80] Starting SI iteration 2
[02/16 19:53:36     80] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:36     80] Calculate late delays in OCV mode...
[02/16 19:53:36     80] Calculate early delays in OCV mode...
[02/16 19:53:36     80] AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
[02/16 19:53:36     80] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:36     80] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[02/16 19:53:36     80] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)
[02/16 19:53:36     80] ** Profile ** Overall slacks :  cpu=0:0-1:00.-4, mem=0.0M
[02/16 19:53:36     80] ** Profile ** Total reports :  cpu=0:00:00.0, mem=0.0M
[02/16 19:53:37     80]  
_______________________________________________________________________
[02/16 19:53:37     80] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1081.6M
[02/16 19:53:37     80] ** Profile ** Total reports :  cpu=0:00:00.0, mem=1026.4M
[02/16 19:53:37     80] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1026.4M
[02/16 19:53:37     80] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.191  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1026.4M
[02/16 19:53:37     80] *** Final Summary (holdfix) CPU=0:00:00.1, REAL=0:00:01.0, MEM=1026.4M
[02/16 19:53:37     80] **optDesign ... cpu = 0:00:18, real = 0:00:20, mem = 1024.3M, totSessionCpu=0:01:21 **
[02/16 19:53:37     80]  ReSet Options after AAE Based Opt flow 
[02/16 19:53:37     80] *** Finished optDesign ***
[02/16 19:53:37     80] 
[02/16 19:53:37     80] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:20.0 real=0:00:21.6)
[02/16 19:53:37     80] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[02/16 19:53:37     80] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.4 real=0:00:00.7)
[02/16 19:53:37     80] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 19:53:37     80] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.0 real=0:00:01.3)
[02/16 19:53:37     80] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:03.1 real=0:00:03.1)
[02/16 19:53:37     80] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:06.5 real=0:00:06.5)
[02/16 19:53:37     80] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:01.2 real=0:00:01.7)
[02/16 19:53:37     80] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.7 real=0:00:02.7)
[02/16 19:53:37     80] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[02/16 19:53:37     80] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[02/16 19:53:37     80] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 19:53:37     80] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.1)
[02/16 19:53:37     80] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 19:53:37     80] Info: pop threads available for lower-level modules during optimization.
[02/16 19:53:37     81] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/16 19:53:37     81] <CMD> optDesign -postRoute -drv
[02/16 19:53:37     81] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/16 19:53:37     81] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/16 19:53:37     81] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/16 19:53:37     81] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/16 19:53:37     81] -setupDynamicPowerViewAsDefaultView false
[02/16 19:53:37     81]                                            # bool, default=false, private
[02/16 19:53:37     81] #spOpts: N=65 mergeVia=F 
[02/16 19:53:37     81] Core basic site is core
[02/16 19:53:37     81] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:53:37     81] #spOpts: N=65 mergeVia=F 
[02/16 19:53:37     81] GigaOpt running with 1 threads.
[02/16 19:53:37     81] Info: 1 threads available for lower-level modules during optimization.
[02/16 19:53:37     81] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[02/16 19:53:37     81] 	Cell FILL1_LL, site bcore.
[02/16 19:53:37     81] 	Cell FILL_NW_HH, site bcore.
[02/16 19:53:37     81] 	Cell FILL_NW_LL, site bcore.
[02/16 19:53:37     81] 	Cell GFILL, site gacore.
[02/16 19:53:37     81] 	Cell GFILL10, site gacore.
[02/16 19:53:37     81] 	Cell GFILL2, site gacore.
[02/16 19:53:37     81] 	Cell GFILL3, site gacore.
[02/16 19:53:37     81] 	Cell GFILL4, site gacore.
[02/16 19:53:37     81] 	Cell LVLLHCD1, site bcore.
[02/16 19:53:37     81] 	Cell LVLLHCD2, site bcore.
[02/16 19:53:37     81] 	Cell LVLLHCD4, site bcore.
[02/16 19:53:37     81] 	Cell LVLLHCD8, site bcore.
[02/16 19:53:37     81] 	Cell LVLLHD1, site bcore.
[02/16 19:53:37     81] 	Cell LVLLHD2, site bcore.
[02/16 19:53:37     81] 	Cell LVLLHD4, site bcore.
[02/16 19:53:37     81] 	Cell LVLLHD8, site bcore.
[02/16 19:53:37     81] .
[02/16 19:53:38     82] Effort level <high> specified for reg2reg path_group
[02/16 19:53:38     82] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1042.3M, totSessionCpu=0:01:22 **
[02/16 19:53:38     82] #Created 847 library cell signatures
[02/16 19:53:38     82] #Created 49 NETS and 0 SPECIALNETS signatures
[02/16 19:53:38     82] #Created 113 instance signatures
[02/16 19:53:38     82] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.93 (MB), peak = 864.30 (MB)
[02/16 19:53:38     82] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.93 (MB), peak = 864.30 (MB)
[02/16 19:53:38     82] #spOpts: N=65 
[02/16 19:53:38     82] Begin checking placement ... (start mem=1042.4M, init mem=1042.3M)
[02/16 19:53:38     82] *info: Placed = 112           
[02/16 19:53:38     82] *info: Unplaced = 0           
[02/16 19:53:38     82] Placement Density:99.62%(373/374)
[02/16 19:53:38     82] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1042.3M)
[02/16 19:53:38     82]  Initial DC engine is -> aae
[02/16 19:53:38     82]  
[02/16 19:53:38     82]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/16 19:53:38     82]  
[02/16 19:53:38     82]  
[02/16 19:53:38     82]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/16 19:53:38     82]  
[02/16 19:53:38     82] Reset EOS DB
[02/16 19:53:38     82] Ignoring AAE DB Resetting ...
[02/16 19:53:38     82]  Set Options for AAE Based Opt flow 
[02/16 19:53:38     82] *** optDesign -postRoute ***
[02/16 19:53:38     82] DRC Margin: user margin 0.0; extra margin 0
[02/16 19:53:38     82] Setup Target Slack: user slack 0
[02/16 19:53:38     82] Hold Target Slack: user slack 0
[02/16 19:53:38     82] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/16 19:53:39     82] Include MVT Delays for Hold Opt
[02/16 19:53:39     82] ** INFO : this run is activating 'postRoute' automaton
[02/16 19:53:39     82] 
[02/16 19:53:39     82] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[02/16 19:53:39     82] 
[02/16 19:53:39     82] Type 'man IMPOPT-3663' for more detail.
[02/16 19:53:39     82] 
[02/16 19:53:39     82] Power view               = WC_VIEW
[02/16 19:53:39     82] Number of VT partitions  = 2
[02/16 19:53:39     82] Standard cells in design = 811
[02/16 19:53:39     82] Instances in design      = 28
[02/16 19:53:39     82] 
[02/16 19:53:39     82] Instance distribution across the VT partitions:
[02/16 19:53:39     82] 
[02/16 19:53:39     82]  LVT : inst = 0 (0.0%), cells = 335 (41%)
[02/16 19:53:39     82]    Lib tcbn65gpluswc        : inst = 0 (0.0%)
[02/16 19:53:39     82] 
[02/16 19:53:39     82]  HVT : inst = 28 (100.0%), cells = 457 (56%)
[02/16 19:53:39     82]    Lib tcbn65gpluswc        : inst = 28 (100.0%)
[02/16 19:53:39     82] 
[02/16 19:53:39     82] Reporting took 0 sec
[02/16 19:53:39     82] Closing parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d'. 47 times net's RC data read were performed.
[02/16 19:53:39     82] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/16 19:53:39     82] Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/16 19:53:39     82] PostRoute (effortLevel low) RC Extraction called for design add.
[02/16 19:53:39     82] RC Extraction called in multi-corner(2) mode.
[02/16 19:53:39     82] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:53:39     82] Process corner(s) are loaded.
[02/16 19:53:39     82]  Corner: Cmax
[02/16 19:53:39     82]  Corner: Cmin
[02/16 19:53:39     82] extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d -maxResLength 200  -extended
[02/16 19:53:39     82] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/16 19:53:39     82]       RC Corner Indexes            0       1   
[02/16 19:53:39     82] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:53:39     82] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/16 19:53:39     82] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:39     82] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:39     82] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:39     82] Shrink Factor                : 1.00000
[02/16 19:53:39     82] Initializing multi-corner capacitance tables ... 
[02/16 19:53:39     82] Initializing multi-corner resistance tables ...
[02/16 19:53:39     82] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1032.3M)
[02/16 19:53:39     82] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for storing RC.
[02/16 19:53:39     82] Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 1060.3M)
[02/16 19:53:39     82] Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 1060.3M)
[02/16 19:53:39     82] Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1084.3M)
[02/16 19:53:39     82] Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1084.3M)
[02/16 19:53:39     82] Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1084.3M)
[02/16 19:53:39     82] Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1084.3M)
[02/16 19:53:39     82] Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1084.3M)
[02/16 19:53:39     82] Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1084.3M)
[02/16 19:53:39     82] Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1084.3M)
[02/16 19:53:39     82] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1084.3M)
[02/16 19:53:39     82] Number of Extracted Resistors     : 434
[02/16 19:53:39     82] Number of Extracted Ground Cap.   : 436
[02/16 19:53:39     82] Number of Extracted Coupling Cap. : 188
[02/16 19:53:39     82] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:39     82] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/16 19:53:39     82]  Corner: Cmax
[02/16 19:53:39     82]  Corner: Cmin
[02/16 19:53:39     82] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1064.3M)
[02/16 19:53:39     82] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb_Filter.rcdb.d' for storing RC.
[02/16 19:53:39     82] Closing parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d'. 47 times net's RC data read were performed.
[02/16 19:53:39     82] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1072.332M)
[02/16 19:53:39     82] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:39     82] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1072.332M)
[02/16 19:53:39     82] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1072.332M)
[02/16 19:53:39     82] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:39     82] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1050.1M)
[02/16 19:53:39     82] Initializing multi-corner capacitance tables ... 
[02/16 19:53:39     83] Initializing multi-corner resistance tables ...
[02/16 19:53:39     83] Starting SI iteration 1 using Infinite Timing Windows
[02/16 19:53:39     83] Begin IPO call back ...
[02/16 19:53:39     83] End IPO call back ...
[02/16 19:53:39     83] #################################################################################
[02/16 19:53:39     83] # Design Stage: PostRoute
[02/16 19:53:39     83] # Design Name: add
[02/16 19:53:39     83] # Design Mode: 65nm
[02/16 19:53:39     83] # Analysis Mode: MMMC OCV 
[02/16 19:53:39     83] # Parasitics Mode: SPEF/RCDB
[02/16 19:53:39     83] # Signoff Settings: SI On 
[02/16 19:53:39     83] #################################################################################
[02/16 19:53:39     83] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:39     83] Setting infinite Tws ...
[02/16 19:53:39     83] First Iteration Infinite Tw... 
[02/16 19:53:39     83] Calculate early delays in OCV mode...
[02/16 19:53:39     83] Calculate late delays in OCV mode...
[02/16 19:53:39     83] Topological Sorting (CPU = 0:00:00.0, MEM = 1048.1M, InitMEM = 1048.1M)
[02/16 19:53:39     83] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/16 19:53:39     83] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:53:39     83] End delay calculation. (MEM=1131.05 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:39     83] Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
[02/16 19:53:39     83] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1131.0M) ***
[02/16 19:53:40     83] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1131.0M)
[02/16 19:53:40     83] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 19:53:40     83] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1131.0M)
[02/16 19:53:40     83] Starting SI iteration 2
[02/16 19:53:40     83] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:40     83] Calculate early delays in OCV mode...
[02/16 19:53:40     83] Calculate late delays in OCV mode...
[02/16 19:53:40     83] AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
[02/16 19:53:40     83] End delay calculation. (MEM=1107.09 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:40     83] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1107.1M) ***
[02/16 19:53:40     83] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:23 mem=1107.1M)
[02/16 19:53:40     83] ** Profile ** Start :  cpu=0:00:00.0, mem=1107.1M
[02/16 19:53:40     83] ** Profile ** Other data :  cpu=0:00:00.0, mem=1107.1M
[02/16 19:53:40     83] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1107.1M
[02/16 19:53:40     83] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1107.1M
[02/16 19:53:40     83] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1107.1M
[02/16 19:53:40     83] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1021.8M, totSessionCpu=0:01:23 **
[02/16 19:53:40     83] Setting latch borrow mode to budget during optimization.
[02/16 19:53:40     83] Glitch fixing enabled
[02/16 19:53:40     83] <optDesign CMD> fixdrv  all VT Cells
[02/16 19:53:40     83] Leakage Power Opt: re-selecting buf/inv list 
[02/16 19:53:40     83] Summary for sequential cells idenfication: 
[02/16 19:53:40     83] Identified SBFF number: 199
[02/16 19:53:40     83] Identified MBFF number: 0
[02/16 19:53:40     83] Not identified SBFF number: 0
[02/16 19:53:40     83] Not identified MBFF number: 0
[02/16 19:53:40     83] Number of sequential cells which are not FFs: 104
[02/16 19:53:40     83] 
[02/16 19:53:40     83] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:53:40     83] optDesignOneStep: Leakage Power Flow
[02/16 19:53:40     83] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:53:40     83] **INFO: Start fixing DRV (Mem = 1088.57M) ...
[02/16 19:53:40     83] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[02/16 19:53:40     83] **INFO: Start fixing DRV iteration 1 ...
[02/16 19:53:40     83] Begin: GigaOpt DRV Optimization
[02/16 19:53:40     83] Glitch fixing enabled
[02/16 19:53:40     83] Info: 1 clock net  excluded from IPO operation.
[02/16 19:53:40     83] Summary for sequential cells idenfication: 
[02/16 19:53:40     83] Identified SBFF number: 199
[02/16 19:53:40     83] Identified MBFF number: 0
[02/16 19:53:40     83] Not identified SBFF number: 0
[02/16 19:53:40     83] Not identified MBFF number: 0
[02/16 19:53:40     83] Number of sequential cells which are not FFs: 104
[02/16 19:53:40     83] 
[02/16 19:53:40     83] DRV pessimism of 5.00% is used.
[02/16 19:53:40     83] PhyDesignGrid: maxLocalDensity 0.96
[02/16 19:53:40     83] #spOpts: N=65 mergeVia=F 
[02/16 19:53:43     86] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 19:53:43     86] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[02/16 19:53:43     86] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 19:53:43     86] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[02/16 19:53:43     86] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 19:53:43     86] DEBUG: @coeDRVCandCache::init.
[02/16 19:53:43     86] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 19:53:43     86] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.36 |          0|          0|          0|  99.62  |            |           |
[02/16 19:53:43     86] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/16 19:53:43     86] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.36 |          0|          0|          0|  99.62  |   0:00:00.0|    1333.4M|
[02/16 19:53:43     86] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/16 19:53:43     86] **** Begin NDR-Layer Usage Statistics ****
[02/16 19:53:43     86] Layer 3 has 1 constrained nets 
[02/16 19:53:43     86] **** End NDR-Layer Usage Statistics ****
[02/16 19:53:43     86] 
[02/16 19:53:43     86] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1333.4M) ***
[02/16 19:53:43     86] 
[02/16 19:53:43     86] Begin: glitch net info
[02/16 19:53:43     86] glitch slack range: number of glitch nets
[02/16 19:53:43     86] glitch slack < -0.32 : 0
[02/16 19:53:43     86] -0.32 < glitch slack < -0.28 : 0
[02/16 19:53:43     86] -0.28 < glitch slack < -0.24 : 0
[02/16 19:53:43     86] -0.24 < glitch slack < -0.2 : 0
[02/16 19:53:43     86] -0.2 < glitch slack < -0.16 : 0
[02/16 19:53:43     86] -0.16 < glitch slack < -0.12 : 0
[02/16 19:53:43     86] -0.12 < glitch slack < -0.08 : 0
[02/16 19:53:43     86] -0.08 < glitch slack < -0.04 : 0
[02/16 19:53:43     86] -0.04 < glitch slack : 0
[02/16 19:53:43     86] End: glitch net info
[02/16 19:53:43     86] DEBUG: @coeDRVCandCache::cleanup.
[02/16 19:53:43     86] drv optimizer changes nothing and skips refinePlace
[02/16 19:53:43     86] End: GigaOpt DRV Optimization
[02/16 19:53:43     86] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1173.7M, totSessionCpu=0:01:27 **
[02/16 19:53:43     86] *info:
[02/16 19:53:43     86] **INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1173.74M).
[02/16 19:53:43     86] Leakage Power Opt: resetting the buf/inv selection
[02/16 19:53:43     86] ** Profile ** Start :  cpu=0:00:00.0, mem=1173.7M
[02/16 19:53:43     86] ** Profile ** Other data :  cpu=0:00:00.0, mem=1173.7M
[02/16 19:53:43     86] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1183.8M
[02/16 19:53:43     86] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1183.8M
[02/16 19:53:43     86] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.05min real=0.05min mem=1173.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1183.8M
[02/16 19:53:43     86] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1173.7M, totSessionCpu=0:01:27 **
[02/16 19:53:43     86]   Timing Snapshot: (REF)
[02/16 19:53:43     86]      Weighted WNS: 0.000
[02/16 19:53:43     86]       All  PG WNS: 0.000
[02/16 19:53:43     86]       High PG WNS: 0.000
[02/16 19:53:43     86]       All  PG TNS: 0.000
[02/16 19:53:43     86]       High PG TNS: 0.000
[02/16 19:53:43     86]          Tran DRV: 0
[02/16 19:53:43     86]           Cap DRV: 0
[02/16 19:53:43     86]        Fanout DRV: 0
[02/16 19:53:43     86]            Glitch: 0
[02/16 19:53:43     86]   Timing Snapshot: (REF)
[02/16 19:53:43     86]      Weighted WNS: 0.000
[02/16 19:53:43     86]       All  PG WNS: 0.000
[02/16 19:53:43     86]       High PG WNS: 0.000
[02/16 19:53:43     86]       All  PG TNS: 0.000
[02/16 19:53:43     86]       High PG TNS: 0.000
[02/16 19:53:43     86]          Tran DRV: 0
[02/16 19:53:43     86]           Cap DRV: 0
[02/16 19:53:43     86]        Fanout DRV: 0
[02/16 19:53:43     86]            Glitch: 0
[02/16 19:53:43     86]    Category Slack: { [L, 0.358] [H, 0.358] }
[02/16 19:53:43     86] 
[02/16 19:53:43     86] ** Profile ** Start :  cpu=0:00:00.0, mem=1164.2M
[02/16 19:53:43     86] ** Profile ** Other data :  cpu=0:00:00.0, mem=1164.2M
[02/16 19:53:43     86] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1145.1M
[02/16 19:53:43     86] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1145.1M
[02/16 19:53:43     86] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1145.1M
[02/16 19:53:43     86] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1107.0M, totSessionCpu=0:01:27 **
[02/16 19:53:43     86] -routeWithEco false                      # bool, default=false
[02/16 19:53:43     86] -routeWithEco true                       # bool, default=false, user setting
[02/16 19:53:43     86] -routeSelectedNetOnly false              # bool, default=false, user setting
[02/16 19:53:43     86] -routeWithTimingDriven true              # bool, default=false, user setting
[02/16 19:53:43     86] -routeWithTimingDriven false             # bool, default=false, user setting
[02/16 19:53:43     86] -routeWithSiDriven true                  # bool, default=false, user setting
[02/16 19:53:43     86] -routeWithSiDriven false                 # bool, default=false, user setting
[02/16 19:53:43     86] 
[02/16 19:53:43     86] globalDetailRoute
[02/16 19:53:43     86] 
[02/16 19:53:43     86] #setNanoRouteMode -drouteAutoStop true
[02/16 19:53:43     86] #setNanoRouteMode -drouteFixAntenna true
[02/16 19:53:43     86] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[02/16 19:53:43     86] #setNanoRouteMode -routeSelectedNetOnly false
[02/16 19:53:43     86] #setNanoRouteMode -routeWithEco true
[02/16 19:53:43     86] #setNanoRouteMode -routeWithSiDriven false
[02/16 19:53:43     86] #setNanoRouteMode -routeWithTimingDriven false
[02/16 19:53:43     86] #Start globalDetailRoute on Sun Feb 16 19:53:43 2025
[02/16 19:53:43     86] #
[02/16 19:53:43     86] Closing parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d'. 47 times net's RC data read were performed.
[02/16 19:53:43     86] ### Net info: total nets: 49
[02/16 19:53:43     86] ### Net info: dirty nets: 0
[02/16 19:53:43     86] ### Net info: marked as disconnected nets: 0
[02/16 19:53:43     86] ### Net info: fully routed nets: 47
[02/16 19:53:43     86] ### Net info: trivial (single pin) nets: 0
[02/16 19:53:43     86] ### Net info: unrouted nets: 2
[02/16 19:53:43     86] ### Net info: re-extraction nets: 0
[02/16 19:53:43     86] ### Net info: ignored nets: 0
[02/16 19:53:43     86] ### Net info: skip routing nets: 0
[02/16 19:53:43     86] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[02/16 19:53:43     86] #Loading the last recorded routing design signature
[02/16 19:53:43     86] #No placement changes detected since last routing
[02/16 19:53:43     86] #Start routing data preparation.
[02/16 19:53:43     86] #Minimum voltage of a net in the design = 0.000.
[02/16 19:53:43     86] #Maximum voltage of a net in the design = 1.100.
[02/16 19:53:43     86] #Voltage range [0.000 - 0.000] has 1 net.
[02/16 19:53:43     86] #Voltage range [0.900 - 1.100] has 1 net.
[02/16 19:53:43     86] #Voltage range [0.000 - 1.100] has 47 nets.
[02/16 19:53:43     86] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[02/16 19:53:43     86] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:43     86] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:43     86] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:43     86] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:43     86] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:43     86] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/16 19:53:43     86] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/16 19:53:43     86] #Regenerating Ggrids automatically.
[02/16 19:53:43     86] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[02/16 19:53:43     86] #Using automatically generated G-grids.
[02/16 19:53:43     86] #Done routing data preparation.
[02/16 19:53:43     86] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 853.50 (MB), peak = 864.30 (MB)
[02/16 19:53:43     86] #Merging special wires...
[02/16 19:53:43     86] #Found 0 nets for post-route si or timing fixing.
[02/16 19:53:43     86] #WARNING (NRGR-22) Design is already detail routed.
[02/16 19:53:43     86] #Cpu time = 00:00:00
[02/16 19:53:43     86] #Elapsed time = 00:00:00
[02/16 19:53:43     86] #Increased memory = 0.09 (MB)
[02/16 19:53:43     86] #Total memory = 853.50 (MB)
[02/16 19:53:43     86] #Peak memory = 864.30 (MB)
[02/16 19:53:43     87] #
[02/16 19:53:43     87] #Start Detail Routing..
[02/16 19:53:43     87] #start initial detail routing ...
[02/16 19:53:43     87] #    number of violations = 0
[02/16 19:53:43     87] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.24 (MB), peak = 864.30 (MB)
[02/16 19:53:43     87] #start 1st optimization iteration ...
[02/16 19:53:43     87] #    number of violations = 0
[02/16 19:53:43     87] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.26 (MB), peak = 864.30 (MB)
[02/16 19:53:43     87] #Complete Detail Routing.
[02/16 19:53:43     87] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:43     87] #Total wire length = 462 um.
[02/16 19:53:43     87] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:43     87] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:43     87] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:43     87] #Total wire length on LAYER M3 = 210 um.
[02/16 19:53:43     87] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:43     87] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:43     87] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:43     87] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:43     87] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:43     87] #Total number of vias = 190
[02/16 19:53:43     87] #Total number of multi-cut vias = 136 ( 71.6%)
[02/16 19:53:43     87] #Total number of single cut vias = 54 ( 28.4%)
[02/16 19:53:43     87] #Up-Via Summary (total 190):
[02/16 19:53:43     87] #                   single-cut          multi-cut      Total
[02/16 19:53:43     87] #-----------------------------------------------------------
[02/16 19:53:43     87] #  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
[02/16 19:53:43     87] #  Metal 2           0 (  0.0%)        72 (100.0%)         72
[02/16 19:53:43     87] #  Metal 3           0 (  0.0%)        16 (100.0%)         16
[02/16 19:53:43     87] #-----------------------------------------------------------
[02/16 19:53:43     87] #                   54 ( 28.4%)       136 ( 71.6%)        190 
[02/16 19:53:43     87] #
[02/16 19:53:43     87] #Total number of DRC violations = 0
[02/16 19:53:43     87] #Cpu time = 00:00:01
[02/16 19:53:43     87] #Elapsed time = 00:00:01
[02/16 19:53:43     87] #Increased memory = 0.02 (MB)
[02/16 19:53:43     87] #Total memory = 853.52 (MB)
[02/16 19:53:43     87] #Peak memory = 864.30 (MB)
[02/16 19:53:43     87] #
[02/16 19:53:43     87] #start routing for process antenna violation fix ...
[02/16 19:53:44     87] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 855.26 (MB), peak = 864.30 (MB)
[02/16 19:53:44     87] #
[02/16 19:53:44     87] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:44     87] #Total wire length = 462 um.
[02/16 19:53:44     87] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:44     87] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:44     87] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:44     87] #Total wire length on LAYER M3 = 210 um.
[02/16 19:53:44     87] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:44     87] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:44     87] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:44     87] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:44     87] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:44     87] #Total number of vias = 190
[02/16 19:53:44     87] #Total number of multi-cut vias = 136 ( 71.6%)
[02/16 19:53:44     87] #Total number of single cut vias = 54 ( 28.4%)
[02/16 19:53:44     87] #Up-Via Summary (total 190):
[02/16 19:53:44     87] #                   single-cut          multi-cut      Total
[02/16 19:53:44     87] #-----------------------------------------------------------
[02/16 19:53:44     87] #  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
[02/16 19:53:44     87] #  Metal 2           0 (  0.0%)        72 (100.0%)         72
[02/16 19:53:44     87] #  Metal 3           0 (  0.0%)        16 (100.0%)         16
[02/16 19:53:44     87] #-----------------------------------------------------------
[02/16 19:53:44     87] #                   54 ( 28.4%)       136 ( 71.6%)        190 
[02/16 19:53:44     87] #
[02/16 19:53:44     87] #Total number of DRC violations = 0
[02/16 19:53:44     87] #Total number of net violated process antenna rule = 0
[02/16 19:53:44     87] #
[02/16 19:53:45     88] #
[02/16 19:53:45     88] #Start Post Route via swapping..
[02/16 19:53:45     88] #0.00% of area are rerouted by ECO routing.
[02/16 19:53:45     88] #    number of violations = 0
[02/16 19:53:45     88] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.26 (MB), peak = 864.30 (MB)
[02/16 19:53:45     88] #    number of violations = 0
[02/16 19:53:45     88] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.26 (MB), peak = 864.30 (MB)
[02/16 19:53:45     88] #CELL_VIEW add,init has no DRC violation.
[02/16 19:53:45     88] #Total number of DRC violations = 0
[02/16 19:53:45     88] #Total number of net violated process antenna rule = 0
[02/16 19:53:45     88] #No via is swapped.
[02/16 19:53:45     88] #Post Route via swapping is done.
[02/16 19:53:45     88] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:45     88] #Total wire length = 462 um.
[02/16 19:53:45     88] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:45     88] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:45     88] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:45     88] #Total wire length on LAYER M3 = 210 um.
[02/16 19:53:45     88] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:45     88] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:45     88] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:45     88] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:45     88] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:45     88] #Total number of vias = 190
[02/16 19:53:45     88] #Total number of multi-cut vias = 136 ( 71.6%)
[02/16 19:53:45     88] #Total number of single cut vias = 54 ( 28.4%)
[02/16 19:53:45     88] #Up-Via Summary (total 190):
[02/16 19:53:45     88] #                   single-cut          multi-cut      Total
[02/16 19:53:45     88] #-----------------------------------------------------------
[02/16 19:53:45     88] #  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
[02/16 19:53:45     88] #  Metal 2           0 (  0.0%)        72 (100.0%)         72
[02/16 19:53:45     88] #  Metal 3           0 (  0.0%)        16 (100.0%)         16
[02/16 19:53:45     88] #-----------------------------------------------------------
[02/16 19:53:45     88] #                   54 ( 28.4%)       136 ( 71.6%)        190 
[02/16 19:53:45     88] #
[02/16 19:53:45     88] #detailRoute Statistics:
[02/16 19:53:45     88] #Cpu time = 00:00:02
[02/16 19:53:45     88] #Elapsed time = 00:00:02
[02/16 19:53:45     88] #Increased memory = 0.02 (MB)
[02/16 19:53:45     88] #Total memory = 853.53 (MB)
[02/16 19:53:45     88] #Peak memory = 864.30 (MB)
[02/16 19:53:45     88] #Updating routing design signature
[02/16 19:53:45     88] #Created 847 library cell signatures
[02/16 19:53:45     88] #Created 49 NETS and 0 SPECIALNETS signatures
[02/16 19:53:45     88] #Created 113 instance signatures
[02/16 19:53:45     88] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 853.53 (MB), peak = 864.30 (MB)
[02/16 19:53:45     88] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 853.53 (MB), peak = 864.30 (MB)
[02/16 19:53:45     88] #
[02/16 19:53:45     88] #globalDetailRoute statistics:
[02/16 19:53:45     88] #Cpu time = 00:00:02
[02/16 19:53:45     88] #Elapsed time = 00:00:02
[02/16 19:53:45     88] #Increased memory = -4.41 (MB)
[02/16 19:53:45     88] #Total memory = 849.55 (MB)
[02/16 19:53:45     88] #Peak memory = 864.30 (MB)
[02/16 19:53:45     88] #Number of warnings = 1
[02/16 19:53:45     88] #Total number of warnings = 33
[02/16 19:53:45     88] #Number of fails = 0
[02/16 19:53:45     88] #Total number of fails = 0
[02/16 19:53:45     88] #Complete globalDetailRoute on Sun Feb 16 19:53:45 2025
[02/16 19:53:45     88] #
[02/16 19:53:45     88] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1105.0M, totSessionCpu=0:01:28 **
[02/16 19:53:45     88] -routeWithEco false                      # bool, default=false
[02/16 19:53:45     88] -routeSelectedNetOnly false              # bool, default=false, user setting
[02/16 19:53:45     88] -routeWithTimingDriven true              # bool, default=false, user setting
[02/16 19:53:45     88] -routeWithSiDriven true                  # bool, default=false, user setting
[02/16 19:53:45     88] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/16 19:53:45     88] Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/16 19:53:45     88] PostRoute (effortLevel low) RC Extraction called for design add.
[02/16 19:53:45     88] RC Extraction called in multi-corner(2) mode.
[02/16 19:53:45     88] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:53:45     88] Process corner(s) are loaded.
[02/16 19:53:45     88]  Corner: Cmax
[02/16 19:53:45     88]  Corner: Cmin
[02/16 19:53:45     88] extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d -maxResLength 200  -extended
[02/16 19:53:45     88] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/16 19:53:45     88]       RC Corner Indexes            0       1   
[02/16 19:53:45     88] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:53:45     88] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/16 19:53:45     88] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:45     88] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:45     88] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:45     88] Shrink Factor                : 1.00000
[02/16 19:53:45     88] Initializing multi-corner capacitance tables ... 
[02/16 19:53:45     88] Initializing multi-corner resistance tables ...
[02/16 19:53:45     88] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1105.0M)
[02/16 19:53:45     88] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for storing RC.
[02/16 19:53:45     88] Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 1133.0M)
[02/16 19:53:45     88] Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 1133.0M)
[02/16 19:53:45     88] Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1157.0M)
[02/16 19:53:45     88] Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1157.0M)
[02/16 19:53:45     88] Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1157.0M)
[02/16 19:53:45     88] Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1157.0M)
[02/16 19:53:45     88] Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1157.0M)
[02/16 19:53:45     88] Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1157.0M)
[02/16 19:53:45     88] Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1157.0M)
[02/16 19:53:45     88] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1157.0M)
[02/16 19:53:45     88] Number of Extracted Resistors     : 434
[02/16 19:53:45     88] Number of Extracted Ground Cap.   : 436
[02/16 19:53:45     88] Number of Extracted Coupling Cap. : 188
[02/16 19:53:45     88] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:45     88] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/16 19:53:45     88]  Corner: Cmax
[02/16 19:53:45     88]  Corner: Cmin
[02/16 19:53:45     88] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1137.0M)
[02/16 19:53:45     88] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb_Filter.rcdb.d' for storing RC.
[02/16 19:53:45     88] Closing parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d'. 47 times net's RC data read were performed.
[02/16 19:53:45     88] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1144.980M)
[02/16 19:53:45     88] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:45     88] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1144.980M)
[02/16 19:53:45     88] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1144.980M)
[02/16 19:53:45     88] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1090.2M, totSessionCpu=0:01:29 **
[02/16 19:53:45     88] Starting SI iteration 1 using Infinite Timing Windows
[02/16 19:53:45     88] Begin IPO call back ...
[02/16 19:53:45     88] End IPO call back ...
[02/16 19:53:45     88] #################################################################################
[02/16 19:53:45     88] # Design Stage: PostRoute
[02/16 19:53:45     88] # Design Name: add
[02/16 19:53:45     88] # Design Mode: 65nm
[02/16 19:53:45     88] # Analysis Mode: MMMC OCV 
[02/16 19:53:45     88] # Parasitics Mode: SPEF/RCDB
[02/16 19:53:45     88] # Signoff Settings: SI On 
[02/16 19:53:45     88] #################################################################################
[02/16 19:53:45     88] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:45     88] Setting infinite Tws ...
[02/16 19:53:45     88] First Iteration Infinite Tw... 
[02/16 19:53:45     88] Calculate early delays in OCV mode...
[02/16 19:53:45     88] Calculate late delays in OCV mode...
[02/16 19:53:45     88] Topological Sorting (CPU = 0:00:00.0, MEM = 1095.8M, InitMEM = 1095.8M)
[02/16 19:53:45     88] Initializing multi-corner capacitance tables ... 
[02/16 19:53:45     88] Initializing multi-corner resistance tables ...
[02/16 19:53:45     88] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:45     88] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1111.9M)
[02/16 19:53:45     88] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:45     88] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/16 19:53:45     88] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:53:45     88] End delay calculation. (MEM=1178.69 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:45     88] Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
[02/16 19:53:45     88] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1178.7M) ***
[02/16 19:53:45     88] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1178.7M)
[02/16 19:53:45     88] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 19:53:45     88] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1178.7M)
[02/16 19:53:45     88] Starting SI iteration 2
[02/16 19:53:45     88] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:45     88] Calculate early delays in OCV mode...
[02/16 19:53:45     88] Calculate late delays in OCV mode...
[02/16 19:53:45     89] AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
[02/16 19:53:45     89] End delay calculation. (MEM=1154.73 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:45     89] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1154.7M) ***
[02/16 19:53:45     89] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:29 mem=1154.7M)
[02/16 19:53:45     89] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1090.0M, totSessionCpu=0:01:29 **
[02/16 19:53:46     89] Latch borrow mode reset to max_borrow
[02/16 19:53:46     89] <optDesign CMD> Restore Using all VT Cells
[02/16 19:53:46     89] Reported timing to dir ./timingReports
[02/16 19:53:46     89] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1090.0M, totSessionCpu=0:01:29 **
[02/16 19:53:46     89] Begin: glitch net info
[02/16 19:53:46     89] glitch slack range: number of glitch nets
[02/16 19:53:46     89] glitch slack < -0.32 : 0
[02/16 19:53:46     89] -0.32 < glitch slack < -0.28 : 0
[02/16 19:53:46     89] -0.28 < glitch slack < -0.24 : 0
[02/16 19:53:46     89] -0.24 < glitch slack < -0.2 : 0
[02/16 19:53:46     89] -0.2 < glitch slack < -0.16 : 0
[02/16 19:53:46     89] -0.16 < glitch slack < -0.12 : 0
[02/16 19:53:46     89] -0.12 < glitch slack < -0.08 : 0
[02/16 19:53:46     89] -0.08 < glitch slack < -0.04 : 0
[02/16 19:53:46     89] -0.04 < glitch slack : 0
[02/16 19:53:46     89] End: glitch net info
[02/16 19:53:46     89] ** Profile ** Start :  cpu=0:00:00.0, mem=1147.2M
[02/16 19:53:46     89] ** Profile ** Other data :  cpu=0:00:00.0, mem=1147.2M
[02/16 19:53:46     89] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1147.2M
[02/16 19:53:46     89] ** Profile ** Total reports :  cpu=0:00:00.0, mem=1092.0M
[02/16 19:53:46     89] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1092.0M
[02/16 19:53:46     89] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1092.0M
[02/16 19:53:46     89] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1090.0M, totSessionCpu=0:01:29 **
[02/16 19:53:46     89]  ReSet Options after AAE Based Opt flow 
[02/16 19:53:46     89] *** Finished optDesign ***
[02/16 19:53:46     89] 
[02/16 19:53:46     89] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:08.4 real=0:00:08.9)
[02/16 19:53:46     89] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[02/16 19:53:46     89] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.4 real=0:00:00.8)
[02/16 19:53:46     89] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 19:53:46     89] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[02/16 19:53:46     89] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:03.1 real=0:00:03.1)
[02/16 19:53:46     89] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 19:53:46     89] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[02/16 19:53:46     89] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[02/16 19:53:46     89] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 19:53:46     89] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 19:53:46     89] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 19:53:46     89] Info: pop threads available for lower-level modules during optimization.
[02/16 19:53:46     89] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/16 19:53:46     89] <CMD> optDesign -postRoute -inc
[02/16 19:53:46     89] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/16 19:53:46     89] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/16 19:53:46     89] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/16 19:53:46     89] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/16 19:53:46     89] -setupDynamicPowerViewAsDefaultView false
[02/16 19:53:46     89]                                            # bool, default=false, private
[02/16 19:53:46     89] #spOpts: N=65 mergeVia=F 
[02/16 19:53:46     89] Core basic site is core
[02/16 19:53:46     89] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:53:46     89] #spOpts: N=65 mergeVia=F 
[02/16 19:53:46     89] GigaOpt running with 1 threads.
[02/16 19:53:46     89] Info: 1 threads available for lower-level modules during optimization.
[02/16 19:53:46     89] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[02/16 19:53:46     89] 	Cell FILL1_LL, site bcore.
[02/16 19:53:46     89] 	Cell FILL_NW_HH, site bcore.
[02/16 19:53:46     89] 	Cell FILL_NW_LL, site bcore.
[02/16 19:53:46     89] 	Cell GFILL, site gacore.
[02/16 19:53:46     89] 	Cell GFILL10, site gacore.
[02/16 19:53:46     89] 	Cell GFILL2, site gacore.
[02/16 19:53:46     89] 	Cell GFILL3, site gacore.
[02/16 19:53:46     89] 	Cell GFILL4, site gacore.
[02/16 19:53:46     89] 	Cell LVLLHCD1, site bcore.
[02/16 19:53:46     89] 	Cell LVLLHCD2, site bcore.
[02/16 19:53:46     89] 	Cell LVLLHCD4, site bcore.
[02/16 19:53:46     89] 	Cell LVLLHCD8, site bcore.
[02/16 19:53:46     89] 	Cell LVLLHD1, site bcore.
[02/16 19:53:46     89] 	Cell LVLLHD2, site bcore.
[02/16 19:53:46     89] 	Cell LVLLHD4, site bcore.
[02/16 19:53:46     89] 	Cell LVLLHD8, site bcore.
[02/16 19:53:46     89] .
[02/16 19:53:47     90] Effort level <high> specified for reg2reg path_group
[02/16 19:53:47     90] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1054.7M, totSessionCpu=0:01:31 **
[02/16 19:53:47     90] **INFO: DRVs not fixed with -incr option
[02/16 19:53:47     90] #Created 847 library cell signatures
[02/16 19:53:47     90] #Created 49 NETS and 0 SPECIALNETS signatures
[02/16 19:53:47     90] #Created 113 instance signatures
[02/16 19:53:47     90] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 795.57 (MB), peak = 864.30 (MB)
[02/16 19:53:47     90] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 795.57 (MB), peak = 864.30 (MB)
[02/16 19:53:47     90] #spOpts: N=65 
[02/16 19:53:47     90] Begin checking placement ... (start mem=1054.7M, init mem=1054.7M)
[02/16 19:53:47     90] *info: Placed = 112           
[02/16 19:53:47     90] *info: Unplaced = 0           
[02/16 19:53:47     90] Placement Density:99.62%(373/374)
[02/16 19:53:47     90] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1054.7M)
[02/16 19:53:47     90]  Initial DC engine is -> aae
[02/16 19:53:47     90]  
[02/16 19:53:47     90]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/16 19:53:47     90]  
[02/16 19:53:47     90]  
[02/16 19:53:47     90]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/16 19:53:47     90]  
[02/16 19:53:47     90] Reset EOS DB
[02/16 19:53:47     90] Ignoring AAE DB Resetting ...
[02/16 19:53:47     90]  Set Options for AAE Based Opt flow 
[02/16 19:53:47     90] *** optDesign -postRoute ***
[02/16 19:53:47     90] DRC Margin: user margin 0.0; extra margin 0
[02/16 19:53:47     90] Setup Target Slack: user slack 0
[02/16 19:53:47     90] Hold Target Slack: user slack 0
[02/16 19:53:47     90] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/16 19:53:47     90] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[02/16 19:53:47     90] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/16 19:53:47     90] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/16 19:53:47     90] -setupDynamicPowerViewAsDefaultView false
[02/16 19:53:47     90]                                            # bool, default=false, private
[02/16 19:53:47     90] Include MVT Delays for Hold Opt
[02/16 19:53:47     90] ** INFO : this run is activating 'postRoute' automaton
[02/16 19:53:47     90] 
[02/16 19:53:47     90] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[02/16 19:53:47     90] 
[02/16 19:53:47     90] Type 'man IMPOPT-3663' for more detail.
[02/16 19:53:48     91] 
[02/16 19:53:48     91] Power view               = WC_VIEW
[02/16 19:53:48     91] Number of VT partitions  = 2
[02/16 19:53:48     91] Standard cells in design = 811
[02/16 19:53:48     91] Instances in design      = 28
[02/16 19:53:48     91] 
[02/16 19:53:48     91] Instance distribution across the VT partitions:
[02/16 19:53:48     91] 
[02/16 19:53:48     91]  LVT : inst = 0 (0.0%), cells = 335 (41%)
[02/16 19:53:48     91]    Lib tcbn65gpluswc        : inst = 0 (0.0%)
[02/16 19:53:48     91] 
[02/16 19:53:48     91]  HVT : inst = 28 (100.0%), cells = 457 (56%)
[02/16 19:53:48     91]    Lib tcbn65gpluswc        : inst = 28 (100.0%)
[02/16 19:53:48     91] 
[02/16 19:53:48     91] Reporting took 0 sec
[02/16 19:53:48     91] Closing parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d'. 47 times net's RC data read were performed.
[02/16 19:53:48     91] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/16 19:53:48     91] Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/16 19:53:48     91] PostRoute (effortLevel low) RC Extraction called for design add.
[02/16 19:53:48     91] RC Extraction called in multi-corner(2) mode.
[02/16 19:53:48     91] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:53:48     91] Process corner(s) are loaded.
[02/16 19:53:48     91]  Corner: Cmax
[02/16 19:53:48     91]  Corner: Cmin
[02/16 19:53:48     91] extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d -maxResLength 200  -extended
[02/16 19:53:48     91] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/16 19:53:48     91]       RC Corner Indexes            0       1   
[02/16 19:53:48     91] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:53:48     91] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/16 19:53:48     91] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:48     91] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:48     91] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:48     91] Shrink Factor                : 1.00000
[02/16 19:53:48     91] Initializing multi-corner capacitance tables ... 
[02/16 19:53:48     91] Initializing multi-corner resistance tables ...
[02/16 19:53:48     91] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1044.7M)
[02/16 19:53:48     91] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for storing RC.
[02/16 19:53:48     91] Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 1072.7M)
[02/16 19:53:48     91] Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 1072.7M)
[02/16 19:53:48     91] Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1096.7M)
[02/16 19:53:48     91] Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1096.7M)
[02/16 19:53:48     91] Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1096.7M)
[02/16 19:53:48     91] Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1096.7M)
[02/16 19:53:48     91] Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1096.7M)
[02/16 19:53:48     91] Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1096.7M)
[02/16 19:53:48     91] Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1096.7M)
[02/16 19:53:48     91] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1096.7M)
[02/16 19:53:48     91] Number of Extracted Resistors     : 434
[02/16 19:53:48     91] Number of Extracted Ground Cap.   : 436
[02/16 19:53:48     91] Number of Extracted Coupling Cap. : 188
[02/16 19:53:48     91] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:48     91] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/16 19:53:48     91]  Corner: Cmax
[02/16 19:53:48     91]  Corner: Cmin
[02/16 19:53:48     91] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1076.7M)
[02/16 19:53:48     91] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb_Filter.rcdb.d' for storing RC.
[02/16 19:53:48     91] Closing parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d'. 47 times net's RC data read were performed.
[02/16 19:53:48     91] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1080.684M)
[02/16 19:53:48     91] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:48     91] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1080.684M)
[02/16 19:53:48     91] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1080.684M)
[02/16 19:53:48     91] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:48     91] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1058.5M)
[02/16 19:53:48     91] Initializing multi-corner capacitance tables ... 
[02/16 19:53:48     91] Initializing multi-corner resistance tables ...
[02/16 19:53:48     91] Starting SI iteration 1 using Infinite Timing Windows
[02/16 19:53:48     91] Begin IPO call back ...
[02/16 19:53:48     91] End IPO call back ...
[02/16 19:53:48     91] #################################################################################
[02/16 19:53:48     91] # Design Stage: PostRoute
[02/16 19:53:48     91] # Design Name: add
[02/16 19:53:48     91] # Design Mode: 65nm
[02/16 19:53:48     91] # Analysis Mode: MMMC OCV 
[02/16 19:53:48     91] # Parasitics Mode: SPEF/RCDB
[02/16 19:53:48     91] # Signoff Settings: SI On 
[02/16 19:53:48     91] #################################################################################
[02/16 19:53:48     91] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:48     91] Setting infinite Tws ...
[02/16 19:53:48     91] First Iteration Infinite Tw... 
[02/16 19:53:48     91] Calculate early delays in OCV mode...
[02/16 19:53:48     91] Calculate late delays in OCV mode...
[02/16 19:53:48     91] Topological Sorting (CPU = 0:00:00.0, MEM = 1056.5M, InitMEM = 1056.5M)
[02/16 19:53:48     91] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/16 19:53:48     91] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:53:48     91] End delay calculation. (MEM=1139.4 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:48     91] Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
[02/16 19:53:48     91] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1139.4M) ***
[02/16 19:53:48     91] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1139.4M)
[02/16 19:53:48     91] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 19:53:48     91] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1139.4M)
[02/16 19:53:48     91] 
[02/16 19:53:48     91] Executing IPO callback for view pruning ..
[02/16 19:53:48     91] Starting SI iteration 2
[02/16 19:53:48     91] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:48     91] Calculate early delays in OCV mode...
[02/16 19:53:48     91] Calculate late delays in OCV mode...
[02/16 19:53:48     91] AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
[02/16 19:53:48     91] End delay calculation. (MEM=1115.44 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:48     91] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1115.4M) ***
[02/16 19:53:48     91] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:32 mem=1115.4M)
[02/16 19:53:48     91] ** Profile ** Start :  cpu=0:00:00.0, mem=1115.4M
[02/16 19:53:48     91] ** Profile ** Other data :  cpu=0:00:00.0, mem=1115.4M
[02/16 19:53:48     91] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1115.4M
[02/16 19:53:48     91] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1115.4M
[02/16 19:53:48     91] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1115.4M
[02/16 19:53:48     91] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1026.1M, totSessionCpu=0:01:32 **
[02/16 19:53:48     91] Setting latch borrow mode to budget during optimization.
[02/16 19:53:48     91] *** Timing Is met
[02/16 19:53:48     91] *** Check timing (0:00:00.0)
[02/16 19:53:48     91] *** Setup timing is met (target slack 0ns)
[02/16 19:53:49     91] Summary for sequential cells idenfication: 
[02/16 19:53:49     91] Identified SBFF number: 199
[02/16 19:53:49     91] Identified MBFF number: 0
[02/16 19:53:49     91] Not identified SBFF number: 0
[02/16 19:53:49     91] Not identified MBFF number: 0
[02/16 19:53:49     91] Number of sequential cells which are not FFs: 104
[02/16 19:53:49     91] 
[02/16 19:53:50     93]   Timing Snapshot: (REF)
[02/16 19:53:50     93]      Weighted WNS: 0.000
[02/16 19:53:50     93]       All  PG WNS: 0.000
[02/16 19:53:50     93]       High PG WNS: 0.000
[02/16 19:53:50     93]       All  PG TNS: 0.000
[02/16 19:53:50     93]       High PG TNS: 0.000
[02/16 19:53:50     93]          Tran DRV: 0
[02/16 19:53:50     93]           Cap DRV: 0
[02/16 19:53:50     93]        Fanout DRV: 0
[02/16 19:53:50     93]            Glitch: 0
[02/16 19:53:50     93]    Category Slack: { [L, 0.358] [H, 0.358] }
[02/16 19:53:50     93] 
[02/16 19:53:50     93] Default Rule : ""
[02/16 19:53:50     93] Non Default Rules :
[02/16 19:53:50     93] Worst Slack : 0.358 ns
[02/16 19:53:50     93] Total 0 nets layer assigned (0.1).
[02/16 19:53:50     93] GigaOpt: setting up router preferences
[02/16 19:53:50     93]         design wns: 0.3579
[02/16 19:53:50     93]         slack threshold: 1.7779
[02/16 19:53:50     93] GigaOpt: 0 nets assigned router directives
[02/16 19:53:50     93] 
[02/16 19:53:50     93] Start Assign Priority Nets ...
[02/16 19:53:50     93] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[02/16 19:53:50     93] Existing Priority Nets 0 (0.0%)
[02/16 19:53:50     93] Assigned Priority Nets 0 (0.0%)
[02/16 19:53:50     93] Default Rule : ""
[02/16 19:53:50     93] Non Default Rules :
[02/16 19:53:50     93] Worst Slack : 0.358 ns
[02/16 19:53:50     93] Total 0 nets layer assigned (0.1).
[02/16 19:53:50     93] GigaOpt: setting up router preferences
[02/16 19:53:50     93]         design wns: 0.3579
[02/16 19:53:50     93]         slack threshold: 1.7779
[02/16 19:53:50     93] GigaOpt: 0 nets assigned router directives
[02/16 19:53:50     93] 
[02/16 19:53:50     93] Start Assign Priority Nets ...
[02/16 19:53:50     93] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[02/16 19:53:50     93] Existing Priority Nets 0 (0.0%)
[02/16 19:53:50     93] Assigned Priority Nets 0 (0.0%)
[02/16 19:53:50     93] ** Profile ** Start :  cpu=0:00:00.0, mem=1191.1M
[02/16 19:53:50     93] ** Profile ** Other data :  cpu=0:00:00.0, mem=1191.1M
[02/16 19:53:50     93] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1191.1M
[02/16 19:53:50     93] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1191.1M
[02/16 19:53:50     93] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1191.1M
[02/16 19:53:50     93] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1046.6M, totSessionCpu=0:01:33 **
[02/16 19:53:50     93] -routeWithEco false                      # bool, default=false
[02/16 19:53:50     93] -routeWithEco true                       # bool, default=false, user setting
[02/16 19:53:50     93] -routeSelectedNetOnly false              # bool, default=false, user setting
[02/16 19:53:50     93] -routeWithTimingDriven true              # bool, default=false, user setting
[02/16 19:53:50     93] -routeWithTimingDriven false             # bool, default=false, user setting
[02/16 19:53:50     93] -routeWithSiDriven true                  # bool, default=false, user setting
[02/16 19:53:50     93] -routeWithSiDriven false                 # bool, default=false, user setting
[02/16 19:53:50     93] 
[02/16 19:53:50     93] globalDetailRoute
[02/16 19:53:50     93] 
[02/16 19:53:50     93] #setNanoRouteMode -drouteAutoStop true
[02/16 19:53:50     93] #setNanoRouteMode -drouteFixAntenna true
[02/16 19:53:50     93] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[02/16 19:53:50     93] #setNanoRouteMode -routeSelectedNetOnly false
[02/16 19:53:50     93] #setNanoRouteMode -routeWithEco true
[02/16 19:53:50     93] #setNanoRouteMode -routeWithSiDriven false
[02/16 19:53:50     93] #setNanoRouteMode -routeWithTimingDriven false
[02/16 19:53:50     93] #Start globalDetailRoute on Sun Feb 16 19:53:50 2025
[02/16 19:53:50     93] #
[02/16 19:53:50     93] Closing parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d'. 47 times net's RC data read were performed.
[02/16 19:53:50     93] ### Net info: total nets: 49
[02/16 19:53:50     93] ### Net info: dirty nets: 0
[02/16 19:53:50     93] ### Net info: marked as disconnected nets: 0
[02/16 19:53:50     93] ### Net info: fully routed nets: 47
[02/16 19:53:50     93] ### Net info: trivial (single pin) nets: 0
[02/16 19:53:50     93] ### Net info: unrouted nets: 2
[02/16 19:53:50     93] ### Net info: re-extraction nets: 0
[02/16 19:53:50     93] ### Net info: ignored nets: 0
[02/16 19:53:50     93] ### Net info: skip routing nets: 0
[02/16 19:53:50     93] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[02/16 19:53:50     93] #Loading the last recorded routing design signature
[02/16 19:53:50     93] #No placement changes detected since last routing
[02/16 19:53:50     93] #Start routing data preparation.
[02/16 19:53:50     93] #Minimum voltage of a net in the design = 0.000.
[02/16 19:53:50     93] #Maximum voltage of a net in the design = 1.100.
[02/16 19:53:50     93] #Voltage range [0.000 - 0.000] has 1 net.
[02/16 19:53:50     93] #Voltage range [0.900 - 1.100] has 1 net.
[02/16 19:53:50     93] #Voltage range [0.000 - 1.100] has 47 nets.
[02/16 19:53:50     93] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[02/16 19:53:50     93] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:50     93] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:50     93] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:50     93] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:50     93] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/16 19:53:50     93] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/16 19:53:50     93] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/16 19:53:50     93] #Regenerating Ggrids automatically.
[02/16 19:53:50     93] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[02/16 19:53:50     93] #Using automatically generated G-grids.
[02/16 19:53:50     93] #Done routing data preparation.
[02/16 19:53:50     93] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.96 (MB), peak = 865.78 (MB)
[02/16 19:53:50     93] #Merging special wires...
[02/16 19:53:50     93] #Found 0 nets for post-route si or timing fixing.
[02/16 19:53:50     93] #WARNING (NRGR-22) Design is already detail routed.
[02/16 19:53:50     93] #Cpu time = 00:00:00
[02/16 19:53:50     93] #Elapsed time = 00:00:00
[02/16 19:53:50     93] #Increased memory = 0.09 (MB)
[02/16 19:53:50     93] #Total memory = 791.96 (MB)
[02/16 19:53:50     93] #Peak memory = 865.78 (MB)
[02/16 19:53:51     93] #
[02/16 19:53:51     93] #Start Detail Routing..
[02/16 19:53:51     93] #start initial detail routing ...
[02/16 19:53:51     93] #    number of violations = 0
[02/16 19:53:51     93] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.70 (MB), peak = 865.78 (MB)
[02/16 19:53:51     93] #start 1st optimization iteration ...
[02/16 19:53:51     93] #    number of violations = 0
[02/16 19:53:51     93] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.72 (MB), peak = 865.78 (MB)
[02/16 19:53:51     93] #Complete Detail Routing.
[02/16 19:53:51     93] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:51     93] #Total wire length = 462 um.
[02/16 19:53:51     93] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:51     93] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:51     93] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:51     93] #Total wire length on LAYER M3 = 210 um.
[02/16 19:53:51     93] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:51     93] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:51     93] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:51     93] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:51     93] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:51     93] #Total number of vias = 190
[02/16 19:53:51     93] #Total number of multi-cut vias = 136 ( 71.6%)
[02/16 19:53:51     93] #Total number of single cut vias = 54 ( 28.4%)
[02/16 19:53:51     93] #Up-Via Summary (total 190):
[02/16 19:53:51     93] #                   single-cut          multi-cut      Total
[02/16 19:53:51     93] #-----------------------------------------------------------
[02/16 19:53:51     93] #  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
[02/16 19:53:51     93] #  Metal 2           0 (  0.0%)        72 (100.0%)         72
[02/16 19:53:51     93] #  Metal 3           0 (  0.0%)        16 (100.0%)         16
[02/16 19:53:51     93] #-----------------------------------------------------------
[02/16 19:53:51     93] #                   54 ( 28.4%)       136 ( 71.6%)        190 
[02/16 19:53:51     93] #
[02/16 19:53:51     93] #Total number of DRC violations = 0
[02/16 19:53:51     93] #Cpu time = 00:00:01
[02/16 19:53:51     93] #Elapsed time = 00:00:01
[02/16 19:53:51     93] #Increased memory = 0.02 (MB)
[02/16 19:53:51     93] #Total memory = 791.98 (MB)
[02/16 19:53:51     93] #Peak memory = 865.78 (MB)
[02/16 19:53:51     93] #
[02/16 19:53:51     93] #start routing for process antenna violation fix ...
[02/16 19:53:51     94] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 793.72 (MB), peak = 865.78 (MB)
[02/16 19:53:51     94] #
[02/16 19:53:51     94] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:51     94] #Total wire length = 462 um.
[02/16 19:53:51     94] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:51     94] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:51     94] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:51     94] #Total wire length on LAYER M3 = 210 um.
[02/16 19:53:51     94] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:51     94] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:51     94] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:51     94] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:51     94] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:51     94] #Total number of vias = 190
[02/16 19:53:51     94] #Total number of multi-cut vias = 136 ( 71.6%)
[02/16 19:53:51     94] #Total number of single cut vias = 54 ( 28.4%)
[02/16 19:53:51     94] #Up-Via Summary (total 190):
[02/16 19:53:51     94] #                   single-cut          multi-cut      Total
[02/16 19:53:51     94] #-----------------------------------------------------------
[02/16 19:53:51     94] #  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
[02/16 19:53:51     94] #  Metal 2           0 (  0.0%)        72 (100.0%)         72
[02/16 19:53:51     94] #  Metal 3           0 (  0.0%)        16 (100.0%)         16
[02/16 19:53:51     94] #-----------------------------------------------------------
[02/16 19:53:51     94] #                   54 ( 28.4%)       136 ( 71.6%)        190 
[02/16 19:53:51     94] #
[02/16 19:53:51     94] #Total number of DRC violations = 0
[02/16 19:53:51     94] #Total number of net violated process antenna rule = 0
[02/16 19:53:51     94] #
[02/16 19:53:52     95] #
[02/16 19:53:52     95] #Start Post Route via swapping..
[02/16 19:53:52     95] #0.00% of area are rerouted by ECO routing.
[02/16 19:53:52     95] #    number of violations = 0
[02/16 19:53:52     95] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.77 (MB), peak = 865.78 (MB)
[02/16 19:53:52     95] #    number of violations = 0
[02/16 19:53:52     95] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.77 (MB), peak = 865.78 (MB)
[02/16 19:53:52     95] #CELL_VIEW add,init has no DRC violation.
[02/16 19:53:52     95] #Total number of DRC violations = 0
[02/16 19:53:52     95] #Total number of net violated process antenna rule = 0
[02/16 19:53:52     95] #No via is swapped.
[02/16 19:53:52     95] #Post Route via swapping is done.
[02/16 19:53:52     95] #Total number of nets with non-default rule or having extra spacing = 1
[02/16 19:53:52     95] #Total wire length = 462 um.
[02/16 19:53:52     95] #Total half perimeter of net bounding box = 452 um.
[02/16 19:53:52     95] #Total wire length on LAYER M1 = 6 um.
[02/16 19:53:52     95] #Total wire length on LAYER M2 = 183 um.
[02/16 19:53:52     95] #Total wire length on LAYER M3 = 210 um.
[02/16 19:53:52     95] #Total wire length on LAYER M4 = 63 um.
[02/16 19:53:52     95] #Total wire length on LAYER M5 = 0 um.
[02/16 19:53:52     95] #Total wire length on LAYER M6 = 0 um.
[02/16 19:53:52     95] #Total wire length on LAYER M7 = 0 um.
[02/16 19:53:52     95] #Total wire length on LAYER M8 = 0 um.
[02/16 19:53:52     95] #Total number of vias = 190
[02/16 19:53:52     95] #Total number of multi-cut vias = 136 ( 71.6%)
[02/16 19:53:52     95] #Total number of single cut vias = 54 ( 28.4%)
[02/16 19:53:52     95] #Up-Via Summary (total 190):
[02/16 19:53:52     95] #                   single-cut          multi-cut      Total
[02/16 19:53:52     95] #-----------------------------------------------------------
[02/16 19:53:52     95] #  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
[02/16 19:53:52     95] #  Metal 2           0 (  0.0%)        72 (100.0%)         72
[02/16 19:53:52     95] #  Metal 3           0 (  0.0%)        16 (100.0%)         16
[02/16 19:53:52     95] #-----------------------------------------------------------
[02/16 19:53:52     95] #                   54 ( 28.4%)       136 ( 71.6%)        190 
[02/16 19:53:52     95] #
[02/16 19:53:52     95] #detailRoute Statistics:
[02/16 19:53:52     95] #Cpu time = 00:00:02
[02/16 19:53:52     95] #Elapsed time = 00:00:02
[02/16 19:53:52     95] #Increased memory = 0.07 (MB)
[02/16 19:53:52     95] #Total memory = 792.04 (MB)
[02/16 19:53:52     95] #Peak memory = 865.78 (MB)
[02/16 19:53:52     95] #Updating routing design signature
[02/16 19:53:52     95] #Created 847 library cell signatures
[02/16 19:53:52     95] #Created 49 NETS and 0 SPECIALNETS signatures
[02/16 19:53:52     95] #Created 113 instance signatures
[02/16 19:53:52     95] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 792.04 (MB), peak = 865.78 (MB)
[02/16 19:53:52     95] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 792.04 (MB), peak = 865.78 (MB)
[02/16 19:53:52     95] #
[02/16 19:53:52     95] #globalDetailRoute statistics:
[02/16 19:53:52     95] #Cpu time = 00:00:02
[02/16 19:53:52     95] #Elapsed time = 00:00:02
[02/16 19:53:52     95] #Increased memory = -1.12 (MB)
[02/16 19:53:52     95] #Total memory = 788.06 (MB)
[02/16 19:53:52     95] #Peak memory = 865.78 (MB)
[02/16 19:53:52     95] #Number of warnings = 1
[02/16 19:53:52     95] #Total number of warnings = 34
[02/16 19:53:52     95] #Number of fails = 0
[02/16 19:53:52     95] #Total number of fails = 0
[02/16 19:53:52     95] #Complete globalDetailRoute on Sun Feb 16 19:53:52 2025
[02/16 19:53:52     95] #
[02/16 19:53:52     95] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1044.6M, totSessionCpu=0:01:35 **
[02/16 19:53:52     95] -routeWithEco false                      # bool, default=false
[02/16 19:53:52     95] -routeSelectedNetOnly false              # bool, default=false, user setting
[02/16 19:53:52     95] -routeWithTimingDriven true              # bool, default=false, user setting
[02/16 19:53:52     95] -routeWithSiDriven true                  # bool, default=false, user setting
[02/16 19:53:52     95] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/16 19:53:52     95] Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/16 19:53:52     95] PostRoute (effortLevel low) RC Extraction called for design add.
[02/16 19:53:52     95] RC Extraction called in multi-corner(2) mode.
[02/16 19:53:52     95] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:53:52     95] Process corner(s) are loaded.
[02/16 19:53:52     95]  Corner: Cmax
[02/16 19:53:52     95]  Corner: Cmin
[02/16 19:53:52     95] extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d -maxResLength 200  -extended
[02/16 19:53:52     95] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/16 19:53:52     95]       RC Corner Indexes            0       1   
[02/16 19:53:52     95] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:53:52     95] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/16 19:53:52     95] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:52     95] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:52     95] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:53:52     95] Shrink Factor                : 1.00000
[02/16 19:53:52     95] Initializing multi-corner capacitance tables ... 
[02/16 19:53:52     95] Initializing multi-corner resistance tables ...
[02/16 19:53:52     95] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1044.6M)
[02/16 19:53:52     95] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for storing RC.
[02/16 19:53:52     95] Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 1072.6M)
[02/16 19:53:52     95] Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 1072.6M)
[02/16 19:53:52     95] Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1096.6M)
[02/16 19:53:52     95] Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1096.6M)
[02/16 19:53:52     95] Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1096.6M)
[02/16 19:53:52     95] Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1096.6M)
[02/16 19:53:52     95] Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1096.6M)
[02/16 19:53:52     95] Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1096.6M)
[02/16 19:53:52     95] Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1096.6M)
[02/16 19:53:52     95] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1096.6M)
[02/16 19:53:52     95] Number of Extracted Resistors     : 434
[02/16 19:53:52     95] Number of Extracted Ground Cap.   : 436
[02/16 19:53:52     95] Number of Extracted Coupling Cap. : 188
[02/16 19:53:52     95] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:52     95] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/16 19:53:52     95]  Corner: Cmax
[02/16 19:53:52     95]  Corner: Cmin
[02/16 19:53:52     95] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1076.6M)
[02/16 19:53:52     95] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb_Filter.rcdb.d' for storing RC.
[02/16 19:53:52     95] Closing parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d'. 47 times net's RC data read were performed.
[02/16 19:53:52     95] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1084.605M)
[02/16 19:53:52     95] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:52     95] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1084.605M)
[02/16 19:53:52     95] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1084.605M)
[02/16 19:53:52     95] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1030.5M, totSessionCpu=0:01:35 **
[02/16 19:53:52     95] Starting SI iteration 1 using Infinite Timing Windows
[02/16 19:53:52     95] Begin IPO call back ...
[02/16 19:53:52     95] End IPO call back ...
[02/16 19:53:52     95] #################################################################################
[02/16 19:53:52     95] # Design Stage: PostRoute
[02/16 19:53:52     95] # Design Name: add
[02/16 19:53:52     95] # Design Mode: 65nm
[02/16 19:53:52     95] # Analysis Mode: MMMC OCV 
[02/16 19:53:52     95] # Parasitics Mode: SPEF/RCDB
[02/16 19:53:52     95] # Signoff Settings: SI On 
[02/16 19:53:52     95] #################################################################################
[02/16 19:53:53     95] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:53     95] Setting infinite Tws ...
[02/16 19:53:53     95] First Iteration Infinite Tw... 
[02/16 19:53:53     95] Calculate early delays in OCV mode...
[02/16 19:53:53     95] Calculate late delays in OCV mode...
[02/16 19:53:53     95] Topological Sorting (CPU = 0:00:00.0, MEM = 1036.0M, InitMEM = 1036.0M)
[02/16 19:53:53     95] Initializing multi-corner capacitance tables ... 
[02/16 19:53:53     95] Initializing multi-corner resistance tables ...
[02/16 19:53:53     95] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:53     95] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1052.1M)
[02/16 19:53:53     95] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:53     95] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/16 19:53:53     95] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:53:53     95] End delay calculation. (MEM=1118.91 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:53     95] Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
[02/16 19:53:53     95] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1118.9M) ***
[02/16 19:53:53     95] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1118.9M)
[02/16 19:53:53     95] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 19:53:53     95] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1118.9M)
[02/16 19:53:53     95] Starting SI iteration 2
[02/16 19:53:53     95] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:53:53     95] Calculate early delays in OCV mode...
[02/16 19:53:53     95] Calculate late delays in OCV mode...
[02/16 19:53:53     95] AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
[02/16 19:53:53     95] End delay calculation. (MEM=1094.95 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:53     95] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1094.9M) ***
[02/16 19:53:53     95] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:36 mem=1094.9M)
[02/16 19:53:53     95] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1030.2M, totSessionCpu=0:01:36 **
[02/16 19:53:53     95] *** Timing Is met
[02/16 19:53:53     95] *** Check timing (0:00:00.0)
[02/16 19:53:53     95] Running setup recovery post routing.
[02/16 19:53:53     95] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1030.2M, totSessionCpu=0:01:36 **
[02/16 19:53:53     95]   Timing Snapshot: (TGT)
[02/16 19:53:53     95]      Weighted WNS: 0.000
[02/16 19:53:53     95]       All  PG WNS: 0.000
[02/16 19:53:53     95]       High PG WNS: 0.000
[02/16 19:53:53     95]       All  PG TNS: 0.000
[02/16 19:53:53     95]       High PG TNS: 0.000
[02/16 19:53:53     95]          Tran DRV: 0
[02/16 19:53:53     95]           Cap DRV: 0
[02/16 19:53:53     95]        Fanout DRV: 0
[02/16 19:53:53     95]            Glitch: 0
[02/16 19:53:53     95]    Category Slack: { [L, 0.358] [H, 0.358] }
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Checking setup slack degradation ...
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Recovery Manager:
[02/16 19:53:53     95]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[02/16 19:53:53     95]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[02/16 19:53:53     95]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/16 19:53:53     95]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Checking DRV degradation...
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Recovery Manager:
[02/16 19:53:53     95]     Tran DRV degradation : 0 (0 -> 0)
[02/16 19:53:53     95]      Cap DRV degradation : 0 (0 -> 0)
[02/16 19:53:53     95]   Fanout DRV degradation : 0 (0 -> 0)
[02/16 19:53:53     95]       Glitch degradation : 0 (0 -> 0)
[02/16 19:53:53     95]   DRV Recovery (Margin: 100) - Skip
[02/16 19:53:53     95] 
[02/16 19:53:53     95] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[02/16 19:53:53     95] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1030.18M, totSessionCpu=0:01:36 .
[02/16 19:53:53     95] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1030.2M, totSessionCpu=0:01:36 **
[02/16 19:53:53     95] 
[02/16 19:53:53     95] **INFO: Starting Blocking QThread with 1 CPU
[02/16 19:53:53     95]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Begin Power Analysis
[02/16 19:53:53     95] 
[02/16 19:53:53     95]     0.00V	    VSS
[02/16 19:53:53     95]     0.90V	    VDD
[02/16 19:53:53     95] Begin Processing Timing Library for Power Calculation
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Begin Processing Timing Library for Power Calculation
[02/16 19:53:53     95] 
[02/16 19:53:53     95] 
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Begin Processing Power Net/Grid for Power Calculation
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=638.00MB/638.00MB)
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Begin Processing Timing Window Data for Power Calculation
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=638.33MB/638.33MB)
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Begin Processing User Attributes
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=638.38MB/638.38MB)
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Begin Processing Signal Activity
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=638.79MB/638.79MB)
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Begin Power Computation
[02/16 19:53:53     95] 
[02/16 19:53:53     95]       ----------------------------------------------------------
[02/16 19:53:53     95]       # of cell(s) missing both power/leakage table: 0
[02/16 19:53:53     95]       # of cell(s) missing power table: 0
[02/16 19:53:53     95]       # of cell(s) missing leakage table: 0
[02/16 19:53:53     95]       # of MSMV cell(s) missing power_level: 0
[02/16 19:53:53     95]       ----------------------------------------------------------
[02/16 19:53:53     95] 
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=639.51MB/639.51MB)
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Begin Processing User Attributes
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=639.51MB/639.51MB)
[02/16 19:53:53     95] 
[02/16 19:53:53     95] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=639.54MB/639.54MB)
[02/16 19:53:53     95] 
[02/16 19:53:53     95]  
_______________________________________________________________________
[02/16 19:53:53     95] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1030.2M, totSessionCpu=0:01:36 **
[02/16 19:53:53     95] Latch borrow mode reset to max_borrow
[02/16 19:53:53     95] <optDesign CMD> Restore Using all VT Cells
[02/16 19:53:53     95] Reported timing to dir ./timingReports
[02/16 19:53:53     95] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1030.2M, totSessionCpu=0:01:36 **
[02/16 19:53:53     95] Begin: glitch net info
[02/16 19:53:53     95] glitch slack range: number of glitch nets
[02/16 19:53:53     95] glitch slack < -0.32 : 0
[02/16 19:53:53     95] -0.32 < glitch slack < -0.28 : 0
[02/16 19:53:53     95] -0.28 < glitch slack < -0.24 : 0
[02/16 19:53:53     95] -0.24 < glitch slack < -0.2 : 0
[02/16 19:53:53     95] -0.2 < glitch slack < -0.16 : 0
[02/16 19:53:53     95] -0.16 < glitch slack < -0.12 : 0
[02/16 19:53:53     95] -0.12 < glitch slack < -0.08 : 0
[02/16 19:53:53     95] -0.08 < glitch slack < -0.04 : 0
[02/16 19:53:53     95] -0.04 < glitch slack : 0
[02/16 19:53:53     95] End: glitch net info
[02/16 19:53:53     95] ** Profile ** Start :  cpu=0:00:00.0, mem=1087.4M
[02/16 19:53:53     95] ** Profile ** Other data :  cpu=0:00:00.0, mem=1087.4M
[02/16 19:53:53     95] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1087.4M
[02/16 19:53:53     95] ** Profile ** Total reports :  cpu=0:00:00.0, mem=1032.2M
[02/16 19:53:53     95] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1032.2M
[02/16 19:53:53     95] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1032.2M
[02/16 19:53:53     95] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1030.2M, totSessionCpu=0:01:36 **
[02/16 19:53:53     95]  ReSet Options after AAE Based Opt flow 
[02/16 19:53:53     95] *** Finished optDesign ***
[02/16 19:53:53     95] 
[02/16 19:53:53     95] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:07.0 real=0:00:07.6)
[02/16 19:53:53     95] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[02/16 19:53:53     95] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.5 real=0:00:00.9)
[02/16 19:53:53     95] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[02/16 19:53:53     95] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[02/16 19:53:53     95] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:01.8 real=0:00:01.8)
[02/16 19:53:53     95] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[02/16 19:53:53     95] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 19:53:53     95] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.2)
[02/16 19:53:53     95] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/16 19:53:53     95] Info: pop threads available for lower-level modules during optimization.
[02/16 19:53:53     96] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/16 19:53:53     96] <CMD> saveDesign route.enc
[02/16 19:53:53     96] The in-memory database contained RC information but was not saved. To save 
[02/16 19:53:53     96] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/16 19:53:53     96] so it should only be saved when it is really desired.
[02/16 19:53:53     96] Writing Netlist "route.enc.dat/add.v.gz" ...
[02/16 19:53:53     96] Saving AAE Data ...
[02/16 19:53:53     96] Saving preference file route.enc.dat/gui.pref.tcl ...
[02/16 19:53:53     96] Saving mode setting ...
[02/16 19:53:53     96] Saving global file ...
[02/16 19:53:53     96] Saving floorplan file ...
[02/16 19:53:53     96] Saving Drc markers ...
[02/16 19:53:53     96] ... No Drc file written since there is no markers found.
[02/16 19:53:53     96] Saving placement file ...
[02/16 19:53:53     96] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1030.2M) ***
[02/16 19:53:53     96] Saving route file ...
[02/16 19:53:53     96] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1030.2M) ***
[02/16 19:53:53     96] Saving DEF file ...
[02/16 19:53:54     96] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[02/16 19:53:54     96] 
[02/16 19:53:54     96] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[02/16 19:53:54     96] 
[02/16 19:53:54     96] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[02/16 19:53:55     97] Generated self-contained design route.enc.dat
[02/16 19:53:55     97] 
[02/16 19:53:55     97] *** Summary of all messages that are not suppressed in this session:
[02/16 19:53:55     97] Severity  ID               Count  Summary                                  
[02/16 19:53:55     97] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[02/16 19:53:55     97] ERROR     IMPOAX-142           2  %s                                       
[02/16 19:53:55     97] *** Message Summary: 0 warning(s), 3 error(s)
[02/16 19:53:55     97] 
[02/16 19:53:55     97] <CMD> verifyGeometry
[02/16 19:53:55     97]  *** Starting Verify Geometry (MEM: 1024.2) ***
[02/16 19:53:55     97] 
[02/16 19:53:55     97]   VERIFY GEOMETRY ...... Starting Verification
[02/16 19:53:55     97]   VERIFY GEOMETRY ...... Initializing
[02/16 19:53:55     97]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/16 19:53:55     97]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/16 19:53:55     97]                   ...... bin size: 2880
[02/16 19:53:55     97]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/16 19:53:55     97]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/16 19:53:55     97]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/16 19:53:55     97]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[02/16 19:53:55     97]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/16 19:53:55     97]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[02/16 19:53:55     97] VG: elapsed time: 0.00
[02/16 19:53:55     97] Begin Summary ...
[02/16 19:53:55     97]   Cells       : 0
[02/16 19:53:55     97]   SameNet     : 0
[02/16 19:53:55     97]   Wiring      : 0
[02/16 19:53:55     97]   Antenna     : 0
[02/16 19:53:55     97]   Short       : 0
[02/16 19:53:55     97]   Overlap     : 0
[02/16 19:53:55     97] End Summary
[02/16 19:53:55     97] 
[02/16 19:53:55     97]   Verification Complete : 0 Viols.  0 Wrngs.
[02/16 19:53:55     97] 
[02/16 19:53:55     97] **********End: VERIFY GEOMETRY**********
[02/16 19:53:55     97]  *** verify geometry (CPU: 0:00:00.2  MEM: 82.0M)
[02/16 19:53:55     97] 
[02/16 19:53:55     97] <CMD> verifyConnectivity
[02/16 19:53:55     97] VERIFY_CONNECTIVITY use new engine.
[02/16 19:53:55     97] 
[02/16 19:53:55     97] ******** Start: VERIFY CONNECTIVITY ********
[02/16 19:53:55     97] Start Time: Sun Feb 16 19:53:55 2025
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Design Name: add
[02/16 19:53:55     97] Database Units: 2000
[02/16 19:53:55     97] Design Boundary: (0.0000, 0.0000) (40.8000, 38.0000)
[02/16 19:53:55     97] Error Limit = 1000; Warning Limit = 50
[02/16 19:53:55     97] Check all nets
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Begin Summary 
[02/16 19:53:55     97]   Found no problems or warnings.
[02/16 19:53:55     97] End Summary
[02/16 19:53:55     97] 
[02/16 19:53:55     97] End Time: Sun Feb 16 19:53:55 2025
[02/16 19:53:55     97] Time Elapsed: 0:00:00.0
[02/16 19:53:55     97] 
[02/16 19:53:55     97] ******** End: VERIFY CONNECTIVITY ********
[02/16 19:53:55     97]   Verification Complete : 0 Viols.  0 Wrngs.
[02/16 19:53:55     97]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[02/16 19:53:55     97] 
[02/16 19:53:55     97] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[02/16 19:53:55     97] <CMD> report_power -outfile add.post_route.power.rpt
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Begin Power Analysis
[02/16 19:53:55     97] 
[02/16 19:53:55     97]     0.00V	    VSS
[02/16 19:53:55     97]     0.90V	    VDD
[02/16 19:53:55     97] Begin Processing Timing Library for Power Calculation
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Begin Processing Timing Library for Power Calculation
[02/16 19:53:55     97] 
[02/16 19:53:55     97] 
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Begin Processing Power Net/Grid for Power Calculation
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=874.25MB/874.25MB)
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Begin Processing Timing Window Data for Power Calculation
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=874.25MB/874.25MB)
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Begin Processing User Attributes
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=874.25MB/874.25MB)
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Begin Processing Signal Activity
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=874.25MB/874.25MB)
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Begin Power Computation
[02/16 19:53:55     97] 
[02/16 19:53:55     97]       ----------------------------------------------------------
[02/16 19:53:55     97]       # of cell(s) missing both power/leakage table: 0
[02/16 19:53:55     97]       # of cell(s) missing power table: 0
[02/16 19:53:55     97]       # of cell(s) missing leakage table: 0
[02/16 19:53:55     97]       # of MSMV cell(s) missing power_level: 0
[02/16 19:53:55     97]       ----------------------------------------------------------
[02/16 19:53:55     97] 
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=874.27MB/874.27MB)
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Begin Processing User Attributes
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=874.27MB/874.27MB)
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=874.27MB/874.27MB)
[02/16 19:53:55     97] 
[02/16 19:53:55     97] <CMD> summaryReport -nohtml -outfile add.post_route.summary.rpt
[02/16 19:53:55     97] Creating directory summaryReport.
[02/16 19:53:55     97] Start to collect the design information.
[02/16 19:53:55     97] Build netlist information for Cell add.
[02/16 19:53:55     97] Finished collecting the design information.
[02/16 19:53:55     97] Generating standard cells used in the design report.
[02/16 19:53:55     97] Analyze library ... 
[02/16 19:53:55     97] Analyze netlist ... 
[02/16 19:53:55     97] Analyze timing ... 
[02/16 19:53:55     97] Analyze floorplan/placement ... 
[02/16 19:53:55     97] Analysis Routing ...
[02/16 19:53:55     97] Report saved in file add.post_route.summary.rpt.
[02/16 19:53:55     97] <CMD> streamOut add.gds2
[02/16 19:53:55     97] Parse map file...
[02/16 19:53:55     97] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
[02/16 19:53:55     97] Type 'man IMPOGDS-399' for more detail.
[02/16 19:53:55     97] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
[02/16 19:53:55     97] Type 'man IMPOGDS-399' for more detail.
[02/16 19:53:55     97] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
[02/16 19:53:55     97] Type 'man IMPOGDS-399' for more detail.
[02/16 19:53:55     97] Writing GDSII file ...
[02/16 19:53:55     97] 	****** db unit per micron = 2000 ******
[02/16 19:53:55     97] 	****** output gds2 file unit per micron = 2000 ******
[02/16 19:53:55     97] 	****** unit scaling factor = 1 ******
[02/16 19:53:55     97] Output for instance
[02/16 19:53:55     97] Output for bump
[02/16 19:53:55     97] Output for physical terminals
[02/16 19:53:55     97] Output for logical terminals
[02/16 19:53:55     97] Output for regular nets
[02/16 19:53:55     97] Output for special nets and metal fills
[02/16 19:53:55     97] Output for via structure generation
[02/16 19:53:55     97] Statistics for GDS generated (version 3)
[02/16 19:53:55     97] ----------------------------------------
[02/16 19:53:55     97] Stream Out Layer Mapping Information:
[02/16 19:53:55     97] GDS Layer Number          GDS Layer Name
[02/16 19:53:55     97] ----------------------------------------
[02/16 19:53:55     97]     170                             COMP
[02/16 19:53:55     97]     171                          DIEAREA
[02/16 19:53:55     97]     1                                 CO
[02/16 19:53:55     97]     2                                 CO
[02/16 19:53:55     97]     5                                 CO
[02/16 19:53:55     97]     3                                 CO
[02/16 19:53:55     97]     4                                 CO
[02/16 19:53:55     97]     6                                 CO
[02/16 19:53:55     97]     7                                 CO
[02/16 19:53:55     97]     8                                 M1
[02/16 19:53:55     97]     9                                 M1
[02/16 19:53:55     97]     10                                M1
[02/16 19:53:55     97]     11                                M1
[02/16 19:53:55     97]     14                                M1
[02/16 19:53:55     97]     12                                M1
[02/16 19:53:55     97]     13                                M1
[02/16 19:53:55     97]     15                                M1
[02/16 19:53:55     97]     16                                M1
[02/16 19:53:55     97]     17                                M1
[02/16 19:53:55     97]     22                              VIA1
[02/16 19:53:55     97]     23                              VIA1
[02/16 19:53:55     97]     26                              VIA1
[02/16 19:53:55     97]     24                              VIA1
[02/16 19:53:55     97]     25                              VIA1
[02/16 19:53:55     97]     27                              VIA1
[02/16 19:53:55     97]     28                              VIA1
[02/16 19:53:55     97]     29                                M2
[02/16 19:53:55     97]     30                                M2
[02/16 19:53:55     97]     31                                M2
[02/16 19:53:55     97]     32                                M2
[02/16 19:53:55     97]     35                                M2
[02/16 19:53:55     97]     33                                M2
[02/16 19:53:55     97]     34                                M2
[02/16 19:53:55     97]     36                                M2
[02/16 19:53:55     97]     37                                M2
[02/16 19:53:55     97]     38                                M2
[02/16 19:53:55     97]     43                              VIA2
[02/16 19:53:55     97]     44                              VIA2
[02/16 19:53:55     97]     47                              VIA2
[02/16 19:53:55     97]     45                              VIA2
[02/16 19:53:55     97]     46                              VIA2
[02/16 19:53:55     97]     48                              VIA2
[02/16 19:53:55     97]     49                              VIA2
[02/16 19:53:55     97]     50                                M3
[02/16 19:53:55     97]     51                                M3
[02/16 19:53:55     97]     52                                M3
[02/16 19:53:55     97]     53                                M3
[02/16 19:53:55     97]     56                                M3
[02/16 19:53:55     97]     54                                M3
[02/16 19:53:55     97]     55                                M3
[02/16 19:53:55     97]     57                                M3
[02/16 19:53:55     97]     58                                M3
[02/16 19:53:55     97]     59                                M3
[02/16 19:53:55     97]     64                              VIA3
[02/16 19:53:55     97]     65                              VIA3
[02/16 19:53:55     97]     68                              VIA3
[02/16 19:53:55     97]     66                              VIA3
[02/16 19:53:55     97]     67                              VIA3
[02/16 19:53:55     97]     69                              VIA3
[02/16 19:53:55     97]     70                              VIA3
[02/16 19:53:55     97]     71                                M4
[02/16 19:53:55     97]     72                                M4
[02/16 19:53:55     97]     73                                M4
[02/16 19:53:55     97]     74                                M4
[02/16 19:53:55     97]     77                                M4
[02/16 19:53:55     97]     75                                M4
[02/16 19:53:55     97]     76                                M4
[02/16 19:53:55     97]     78                                M4
[02/16 19:53:55     97]     79                                M4
[02/16 19:53:55     97]     80                                M4
[02/16 19:53:55     97]     85                              VIA4
[02/16 19:53:55     97]     86                              VIA4
[02/16 19:53:55     97]     89                              VIA4
[02/16 19:53:55     97]     87                              VIA4
[02/16 19:53:55     97]     88                              VIA4
[02/16 19:53:55     97]     90                              VIA4
[02/16 19:53:55     97]     91                              VIA4
[02/16 19:53:55     97]     92                                M5
[02/16 19:53:55     97]     93                                M5
[02/16 19:53:55     97]     94                                M5
[02/16 19:53:55     97]     95                                M5
[02/16 19:53:55     97]     98                                M5
[02/16 19:53:55     97]     96                                M5
[02/16 19:53:55     97]     97                                M5
[02/16 19:53:55     97]     99                                M5
[02/16 19:53:55     97]     100                               M5
[02/16 19:53:55     97]     101                               M5
[02/16 19:53:55     97]     106                             VIA5
[02/16 19:53:55     97]     107                             VIA5
[02/16 19:53:55     97]     110                             VIA5
[02/16 19:53:55     97]     108                             VIA5
[02/16 19:53:55     97]     109                             VIA5
[02/16 19:53:55     97]     111                             VIA5
[02/16 19:53:55     97]     112                             VIA5
[02/16 19:53:55     97]     113                               M6
[02/16 19:53:55     97]     114                               M6
[02/16 19:53:55     97]     115                               M6
[02/16 19:53:55     97]     116                               M6
[02/16 19:53:55     97]     119                               M6
[02/16 19:53:55     97]     117                               M6
[02/16 19:53:55     97]     118                               M6
[02/16 19:53:55     97]     120                               M6
[02/16 19:53:55     97]     121                               M6
[02/16 19:53:55     97]     122                               M6
[02/16 19:53:55     97]     127                             VIA6
[02/16 19:53:55     97]     128                             VIA6
[02/16 19:53:55     97]     131                             VIA6
[02/16 19:53:55     97]     129                             VIA6
[02/16 19:53:55     97]     130                             VIA6
[02/16 19:53:55     97]     132                             VIA6
[02/16 19:53:55     97]     133                             VIA6
[02/16 19:53:55     97]     134                               M7
[02/16 19:53:55     97]     135                               M7
[02/16 19:53:55     97]     136                               M7
[02/16 19:53:55     97]     137                               M7
[02/16 19:53:55     97]     140                               M7
[02/16 19:53:55     97]     138                               M7
[02/16 19:53:55     97]     139                               M7
[02/16 19:53:55     97]     141                               M7
[02/16 19:53:55     97]     142                               M7
[02/16 19:53:55     97]     143                               M7
[02/16 19:53:55     97]     148                             VIA7
[02/16 19:53:55     97]     149                             VIA7
[02/16 19:53:55     97]     152                             VIA7
[02/16 19:53:55     97]     150                             VIA7
[02/16 19:53:55     97]     151                             VIA7
[02/16 19:53:55     97]     153                             VIA7
[02/16 19:53:55     97]     154                             VIA7
[02/16 19:53:55     97]     155                               M8
[02/16 19:53:55     97]     156                               M8
[02/16 19:53:55     97]     157                               M8
[02/16 19:53:55     97]     158                               M8
[02/16 19:53:55     97]     161                               M8
[02/16 19:53:55     97]     159                               M8
[02/16 19:53:55     97]     160                               M8
[02/16 19:53:55     97]     162                               M8
[02/16 19:53:55     97]     163                               M8
[02/16 19:53:55     97]     164                               M8
[02/16 19:53:55     97]     18                                M1
[02/16 19:53:55     97]     19                                M1
[02/16 19:53:55     97]     20                                M1
[02/16 19:53:55     97]     21                                M1
[02/16 19:53:55     97]     39                                M2
[02/16 19:53:55     97]     40                                M2
[02/16 19:53:55     97]     41                                M2
[02/16 19:53:55     97]     42                                M2
[02/16 19:53:55     97]     60                                M3
[02/16 19:53:55     97]     61                                M3
[02/16 19:53:55     97]     62                                M3
[02/16 19:53:55     97]     63                                M3
[02/16 19:53:55     97]     81                                M4
[02/16 19:53:55     97]     82                                M4
[02/16 19:53:55     97]     83                                M4
[02/16 19:53:55     97]     84                                M4
[02/16 19:53:55     97]     102                               M5
[02/16 19:53:55     97]     103                               M5
[02/16 19:53:55     97]     104                               M5
[02/16 19:53:55     97]     105                               M5
[02/16 19:53:55     97]     123                               M6
[02/16 19:53:55     97]     124                               M6
[02/16 19:53:55     97]     125                               M6
[02/16 19:53:55     97]     126                               M6
[02/16 19:53:55     97]     144                               M7
[02/16 19:53:55     97]     145                               M7
[02/16 19:53:55     97]     146                               M7
[02/16 19:53:55     97]     147                               M7
[02/16 19:53:55     97]     165                               M8
[02/16 19:53:55     97]     166                               M8
[02/16 19:53:55     97]     167                               M8
[02/16 19:53:55     97]     168                               M8
[02/16 19:53:55     97] 
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Stream Out Information Processed for GDS version 3:
[02/16 19:53:55     97] Units: 2000 DBU
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Object                             Count
[02/16 19:53:55     97] ----------------------------------------
[02/16 19:53:55     97] Instances                            112
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Ports/Pins                            16
[02/16 19:53:55     97]     metal layer M2                     8
[02/16 19:53:55     97]     metal layer M3                     7
[02/16 19:53:55     97]     metal layer M4                     1
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Nets                                 240
[02/16 19:53:55     97]     metal layer M1                     2
[02/16 19:53:55     97]     metal layer M2                   159
[02/16 19:53:55     97]     metal layer M3                    67
[02/16 19:53:55     97]     metal layer M4                    12
[02/16 19:53:55     97] 
[02/16 19:53:55     97]     Via Instances                    190
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Special Nets                          42
[02/16 19:53:55     97]     metal layer M1                    36
[02/16 19:53:55     97]     metal layer M2                     3
[02/16 19:53:55     97]     metal layer M4                     3
[02/16 19:53:55     97] 
[02/16 19:53:55     97]     Via Instances                    120
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Metal Fills                            0
[02/16 19:53:55     97] 
[02/16 19:53:55     97]     Via Instances                      0
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Metal FillOPCs                         0
[02/16 19:53:55     97] 
[02/16 19:53:55     97]     Via Instances                      0
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Text                                  64
[02/16 19:53:55     97]     metal layer M1                     1
[02/16 19:53:55     97]     metal layer M2                    48
[02/16 19:53:55     97]     metal layer M3                    12
[02/16 19:53:55     97]     metal layer M4                     3
[02/16 19:53:55     97] 
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Blockages                              0
[02/16 19:53:55     97] 
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Custom Text                            0
[02/16 19:53:55     97] 
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Custom Box                             0
[02/16 19:53:55     97] 
[02/16 19:53:55     97] Trim Metal                             0
[02/16 19:53:55     97] 
[02/16 19:53:55     97] ######Streamout is finished!
[02/16 19:53:55     97] <CMD> write_lef_abstract add.lef
[02/16 19:53:55     97] <CMD> defOut -netlist -routing add.def
[02/16 19:53:55     97] Writing DEF file 'add.def', current time is Sun Feb 16 19:53:55 2025 ...
[02/16 19:53:55     97] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[02/16 19:53:55     97] DEF file 'add.def' is written, current time is Sun Feb 16 19:53:55 2025 ...
[02/16 19:53:55     97] <CMD> saveNetlist add.pnr.v
[02/16 19:53:55     97] Writing Netlist "add.pnr.v" ...
[02/16 19:53:55     97] <CMD> setAnalysisMode -setup
[02/16 19:53:55     97] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[02/16 19:53:55     97] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[02/16 19:53:56     97] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/16 19:53:56     97] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[02/16 19:53:56     97] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/16 19:53:56     97] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/16 19:53:56     97] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/16 19:53:56     97] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/16 19:53:56     98] Importing multi-corner RC tables ... 
[02/16 19:53:56     98] Summary of Active RC-Corners : 
[02/16 19:53:56     98]  
[02/16 19:53:56     98]  Analysis View: WC_VIEW
[02/16 19:53:56     98]     RC-Corner Name        : Cmax
[02/16 19:53:56     98]     RC-Corner Index       : 0
[02/16 19:53:56     98]     RC-Corner Temperature : 125 Celsius
[02/16 19:53:56     98]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[02/16 19:53:56     98]     RC-Corner PreRoute Res Factor         : 1
[02/16 19:53:56     98]     RC-Corner PreRoute Cap Factor         : 1
[02/16 19:53:56     98]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/16 19:53:56     98]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/16 19:53:56     98]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/16 19:53:56     98]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/16 19:53:56     98]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/16 19:53:56     98]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/16 19:53:56     98]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/16 19:53:56     98] Closing parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d'. 47 times net's RC data read were performed.
[02/16 19:53:56     98] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[02/16 19:53:56     98] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1079.215M)
[02/16 19:53:56     98] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:56     98] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1111.230M)
[02/16 19:53:56     98] *Info: initialize multi-corner CTS.
[02/16 19:53:56     98] Reading timing constraints file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.mmmcEY4fPP/modes/CON/CON.sdc' ...
[02/16 19:53:56     98] Current (total cpu=0:01:38, real=0:01:52, peak res=503.7M, current mem=952.5M)
[02/16 19:53:56     98] INFO (CTE): Constraints read successfully.
[02/16 19:53:56     98] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=420.3M, current mem=962.2M)
[02/16 19:53:56     98] Current (total cpu=0:01:38, real=0:01:52, peak res=503.7M, current mem=962.2M)
[02/16 19:53:56     98] Summary for sequential cells idenfication: 
[02/16 19:53:56     98] Identified SBFF number: 199
[02/16 19:53:56     98] Identified MBFF number: 0
[02/16 19:53:56     98] Not identified SBFF number: 0
[02/16 19:53:56     98] Not identified MBFF number: 0
[02/16 19:53:56     98] Number of sequential cells which are not FFs: 104
[02/16 19:53:56     98] 
[02/16 19:53:56     98] Total number of combinational cells: 492
[02/16 19:53:56     98] Total number of sequential cells: 303
[02/16 19:53:56     98] Total number of tristate cells: 11
[02/16 19:53:56     98] Total number of level shifter cells: 0
[02/16 19:53:56     98] Total number of power gating cells: 0
[02/16 19:53:56     98] Total number of isolation cells: 0
[02/16 19:53:56     98] Total number of power switch cells: 0
[02/16 19:53:56     98] Total number of pulse generator cells: 0
[02/16 19:53:56     98] Total number of always on buffers: 0
[02/16 19:53:56     98] Total number of retention cells: 0
[02/16 19:53:56     98] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[02/16 19:53:56     98] Total number of usable buffers: 18
[02/16 19:53:56     98] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[02/16 19:53:56     98] Total number of unusable buffers: 9
[02/16 19:53:56     98] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[02/16 19:53:56     98] Total number of usable inverters: 18
[02/16 19:53:56     98] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[02/16 19:53:56     98] Total number of unusable inverters: 9
[02/16 19:53:56     98] List of identified usable delay cells:
[02/16 19:53:56     98] Total number of identified usable delay cells: 0
[02/16 19:53:56     98] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[02/16 19:53:56     98] Total number of identified unusable delay cells: 9
[02/16 19:53:56     98] All delay cells are dont_use. Buffers will be used to fix hold violations.
[02/16 19:53:56     98] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[02/16 19:53:56     98] Starting SI iteration 1 using Infinite Timing Windows
[02/16 19:53:56     98] Begin IPO call back ...
[02/16 19:53:56     98] End IPO call back ...
[02/16 19:53:56     98] #################################################################################
[02/16 19:53:56     98] # Design Stage: PostRoute
[02/16 19:53:56     98] # Design Name: add
[02/16 19:53:56     98] # Design Mode: 65nm
[02/16 19:53:56     98] # Analysis Mode: MMMC OCV 
[02/16 19:53:56     98] # Parasitics Mode: SPEF/RCDB
[02/16 19:53:56     98] # Signoff Settings: SI On 
[02/16 19:53:56     98] #################################################################################
[02/16 19:53:56     98] Setting infinite Tws ...
[02/16 19:53:56     98] First Iteration Infinite Tw... 
[02/16 19:53:56     98] Topological Sorting (CPU = 0:00:00.0, MEM = 1003.4M, InitMEM = 1003.4M)
[02/16 19:53:57     99] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:57     99] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1013.4M)
[02/16 19:53:57     99] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/16 19:53:57     99] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:53:57     99] End delay calculation. (MEM=1080.2 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:57     99] Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_0PpFcc/.AAE_14367/waveform.data...
[02/16 19:53:57     99] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1080.2M) ***
[02/16 19:53:57     99] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1080.2M)
[02/16 19:53:57     99] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 19:53:57     99] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1080.2M)
[02/16 19:53:57     99] Starting SI iteration 2
[02/16 19:53:57     99] AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
[02/16 19:53:57     99] End delay calculation. (MEM=1048.2 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:57     99] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1048.2M) ***
[02/16 19:53:57     99] All-RC-Corners-Per-Net-In-Memory is turned ON...
[02/16 19:53:58     99] <CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
[02/16 19:53:58    100] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[02/16 19:53:58    100] Starting SI iteration 1 using Infinite Timing Windows
[02/16 19:53:58    100] #################################################################################
[02/16 19:53:58    100] # Design Stage: PostRoute
[02/16 19:53:58    100] # Design Name: add
[02/16 19:53:58    100] # Design Mode: 65nm
[02/16 19:53:58    100] # Analysis Mode: MMMC OCV 
[02/16 19:53:58    100] # Parasitics Mode: SPEF/RCDB
[02/16 19:53:58    100] # Signoff Settings: SI On 
[02/16 19:53:58    100] #################################################################################
[02/16 19:53:58    100] Setting infinite Tws ...
[02/16 19:53:58    100] First Iteration Infinite Tw... 
[02/16 19:53:58    100] Topological Sorting (CPU = 0:00:00.0, MEM = 1057.7M, InitMEM = 1057.7M)
[02/16 19:53:58    100] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/16 19:53:58    100] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:53:58    100] End delay calculation. (MEM=1097.75 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:58    100] Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_0PpFcc/.AAE_14367/waveform.data...
[02/16 19:53:58    100] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1097.8M) ***
[02/16 19:53:58    100] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1097.8M)
[02/16 19:53:58    100] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 19:53:58    100] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1097.8M)
[02/16 19:53:58    100] Starting SI iteration 2
[02/16 19:53:58    100] AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
[02/16 19:53:58    100] End delay calculation. (MEM=1065.75 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:53:58    100] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1065.7M) ***
[02/16 19:53:58    100] <CMD> setAnalysisMode -hold
[02/16 19:53:58    100] **WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
[02/16 19:53:58    100] <CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
[02/16 19:53:58    100] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[02/16 19:53:58    100] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/16 19:53:58    100] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[02/16 19:53:58    100] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/16 19:53:58    100] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/16 19:53:58    100] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/16 19:53:58    100] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/16 19:53:58    100] Importing multi-corner RC tables ... 
[02/16 19:53:58    100] Summary of Active RC-Corners : 
[02/16 19:53:58    100]  
[02/16 19:53:58    100]  Analysis View: BC_VIEW
[02/16 19:53:58    100]     RC-Corner Name        : Cmin
[02/16 19:53:58    100]     RC-Corner Index       : 0
[02/16 19:53:58    100]     RC-Corner Temperature : -40 Celsius
[02/16 19:53:58    100]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[02/16 19:53:58    100]     RC-Corner PreRoute Res Factor         : 1
[02/16 19:53:58    100]     RC-Corner PreRoute Cap Factor         : 1
[02/16 19:53:58    100]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/16 19:53:58    100]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/16 19:53:58    100]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/16 19:53:58    100]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/16 19:53:58    100]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/16 19:53:58    100]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/16 19:53:58    100]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/16 19:53:58    100] Closing parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d'. 3573 times net's RC data read were performed.
[02/16 19:53:58    100] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[02/16 19:53:59    100] *Info: initialize multi-corner CTS.
[02/16 19:53:59    100] Reading timing constraints file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.mmmcL4sw6a/modes/CON/CON.sdc' ...
[02/16 19:53:59    100] Current (total cpu=0:01:41, real=0:01:55, peak res=503.7M, current mem=931.0M)
[02/16 19:53:59    100] INFO (CTE): Constraints read successfully.
[02/16 19:53:59    100] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=415.3M, current mem=940.7M)
[02/16 19:53:59    100] Current (total cpu=0:01:41, real=0:01:55, peak res=503.7M, current mem=940.7M)
[02/16 19:53:59    100] Summary for sequential cells idenfication: 
[02/16 19:53:59    100] Identified SBFF number: 199
[02/16 19:53:59    100] Identified MBFF number: 0
[02/16 19:53:59    100] Not identified SBFF number: 0
[02/16 19:53:59    100] Not identified MBFF number: 0
[02/16 19:53:59    100] Number of sequential cells which are not FFs: 104
[02/16 19:53:59    100] 
[02/16 19:53:59    100] Total number of combinational cells: 492
[02/16 19:53:59    100] Total number of sequential cells: 303
[02/16 19:53:59    100] Total number of tristate cells: 11
[02/16 19:53:59    100] Total number of level shifter cells: 0
[02/16 19:53:59    100] Total number of power gating cells: 0
[02/16 19:53:59    100] Total number of isolation cells: 0
[02/16 19:53:59    100] Total number of power switch cells: 0
[02/16 19:53:59    100] Total number of pulse generator cells: 0
[02/16 19:53:59    100] Total number of always on buffers: 0
[02/16 19:53:59    100] Total number of retention cells: 0
[02/16 19:53:59    100] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[02/16 19:53:59    100] Total number of usable buffers: 18
[02/16 19:53:59    100] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[02/16 19:53:59    100] Total number of unusable buffers: 9
[02/16 19:53:59    100] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[02/16 19:53:59    100] Total number of usable inverters: 18
[02/16 19:53:59    100] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[02/16 19:53:59    100] Total number of unusable inverters: 9
[02/16 19:53:59    100] List of identified usable delay cells:
[02/16 19:53:59    100] Total number of identified usable delay cells: 0
[02/16 19:53:59    100] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[02/16 19:53:59    100] Total number of identified unusable delay cells: 9
[02/16 19:53:59    100] All delay cells are dont_use. Buffers will be used to fix hold violations.
[02/16 19:53:59    100] <CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
[02/16 19:53:59    100] Starting SI iteration 1 using Infinite Timing Windows
[02/16 19:53:59    100] #################################################################################
[02/16 19:53:59    100] # Design Stage: PostRoute
[02/16 19:53:59    100] # Design Name: add
[02/16 19:53:59    100] # Design Mode: 65nm
[02/16 19:53:59    100] # Analysis Mode: MMMC OCV 
[02/16 19:53:59    100] # Parasitics Mode: No SPEF/RCDB
[02/16 19:53:59    100] # Signoff Settings: SI On 
[02/16 19:53:59    100] #################################################################################
[02/16 19:53:59    100] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/16 19:53:59    100] Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
[02/16 19:53:59    100] PostRoute (effortLevel low) RC Extraction called for design add.
[02/16 19:53:59    100] RC Extraction called in multi-corner(1) mode.
[02/16 19:53:59    100] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:53:59    100] Process corner(s) are loaded.
[02/16 19:53:59    100]  Corner: Cmin
[02/16 19:53:59    100] extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d -maxResLength 200  -extended
[02/16 19:53:59    100] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/16 19:53:59    100]       RC Corner Indexes            0   
[02/16 19:53:59    100] Capacitance Scaling Factor   : 1.00000 
[02/16 19:53:59    100] Coupling Cap. Scaling Factor : 1.00000 
[02/16 19:53:59    100] Resistance Scaling Factor    : 1.00000 
[02/16 19:53:59    100] Clock Cap. Scaling Factor    : 1.00000 
[02/16 19:53:59    100] Clock Res. Scaling Factor    : 1.00000 
[02/16 19:53:59    100] Shrink Factor                : 1.00000
[02/16 19:53:59    100] Initializing multi-corner capacitance tables ... 
[02/16 19:53:59    100] Initializing multi-corner resistance tables ...
[02/16 19:53:59    100] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 967.3M)
[02/16 19:53:59    100] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for storing RC.
[02/16 19:53:59    100] Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 1003.4M)
[02/16 19:53:59    100] Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 1003.4M)
[02/16 19:53:59    100] Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1027.4M)
[02/16 19:53:59    100] Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1027.4M)
[02/16 19:53:59    100] Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1027.4M)
[02/16 19:53:59    100] Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1027.4M)
[02/16 19:53:59    100] Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1027.4M)
[02/16 19:53:59    100] Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1027.4M)
[02/16 19:53:59    100] Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1027.4M)
[02/16 19:53:59    100] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1027.4M)
[02/16 19:53:59    100] Number of Extracted Resistors     : 434
[02/16 19:53:59    100] Number of Extracted Ground Cap.   : 436
[02/16 19:53:59    100] Number of Extracted Coupling Cap. : 188
[02/16 19:53:59    100] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:59    100] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/16 19:53:59    100]  Corner: Cmin
[02/16 19:53:59    100] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1015.4M)
[02/16 19:53:59    100] Creating parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb_Filter.rcdb.d' for storing RC.
[02/16 19:53:59    100] Closing parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d'. 47 times net's RC data read were performed.
[02/16 19:53:59    101] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1023.355M)
[02/16 19:53:59    101] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:53:59    101] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1023.355M)
[02/16 19:53:59    101] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1023.355M)
[02/16 19:53:59    101] Setting infinite Tws ...
[02/16 19:53:59    101] First Iteration Infinite Tw... 
[02/16 19:53:59    101] Topological Sorting (CPU = 0:00:00.0, MEM = 1023.4M, InitMEM = 1023.4M)
[02/16 19:53:59    101] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/16 19:53:59    101] Initializing multi-corner capacitance tables ... 
[02/16 19:53:59    101] Initializing multi-corner resistance tables ...
[02/16 19:54:00    101] Opening parasitic data file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d' for reading.
[02/16 19:54:00    101] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1031.4M)
[02/16 19:54:00    101] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/16 19:54:00    101] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:54:00    101] End delay calculation. (MEM=1098.19 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:54:00    101] Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_Kh9aQQ/.AAE_14367/waveform.data...
[02/16 19:54:00    101] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1098.2M) ***
[02/16 19:54:00    101] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1098.2M)
[02/16 19:54:00    101] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 19:54:00    101] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1098.2M)
[02/16 19:54:00    101] Starting SI iteration 2
[02/16 19:54:00    101] AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
[02/16 19:54:00    101] End delay calculation. (MEM=1066.18 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:54:00    101] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1066.2M) ***
[02/16 19:54:00    102] All-RC-Corners-Per-Net-In-Memory is turned ON...
[02/16 19:54:01    102] <CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
[02/16 19:54:01    102] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[02/16 19:54:01    102] Starting SI iteration 1 using Infinite Timing Windows
[02/16 19:54:01    102] #################################################################################
[02/16 19:54:01    102] # Design Stage: PostRoute
[02/16 19:54:01    102] # Design Name: add
[02/16 19:54:01    102] # Design Mode: 65nm
[02/16 19:54:01    102] # Analysis Mode: MMMC OCV 
[02/16 19:54:01    102] # Parasitics Mode: SPEF/RCDB
[02/16 19:54:01    102] # Signoff Settings: SI On 
[02/16 19:54:01    102] #################################################################################
[02/16 19:54:01    102] Setting infinite Tws ...
[02/16 19:54:01    102] First Iteration Infinite Tw... 
[02/16 19:54:01    102] Topological Sorting (CPU = 0:00:00.0, MEM = 1075.7M, InitMEM = 1075.7M)
[02/16 19:54:01    102] AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
[02/16 19:54:01    102] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:54:01    102] End delay calculation. (MEM=1115.73 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:54:01    102] Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_Kh9aQQ/.AAE_14367/waveform.data...
[02/16 19:54:01    102] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1115.7M) ***
[02/16 19:54:01    102] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1115.7M)
[02/16 19:54:01    102] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/16 19:54:01    102] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1115.7M)
[02/16 19:54:01    102] Starting SI iteration 2
[02/16 19:54:01    102] AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
[02/16 19:54:01    102] End delay calculation. (MEM=1083.73 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:54:01    102] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1083.7M) ***
[02/16 19:54:31    109] <CMD> pan 29.585 0.577
[02/16 20:06:22    255] 
[02/16 20:06:22    255] *** Memory Usage v#1 (Current mem = 1144.926M, initial mem = 152.258M) ***
[02/16 20:06:22    255] 
[02/16 20:06:22    255] *** Summary of all messages that are not suppressed in this session:
[02/16 20:06:22    255] Severity  ID               Count  Summary                                  
[02/16 20:06:22    255] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/16 20:06:22    255] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[02/16 20:06:22    255] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[02/16 20:06:22    255] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[02/16 20:06:22    255] WARNING   IMPOGDS-399          3   Only %d layer(s) (%s) of a %s object is...
[02/16 20:06:22    255] WARNING   IMPEXT-2710          4  Basic Cap table for layer M%d is ignored...
[02/16 20:06:22    255] WARNING   IMPEXT-2760          4  Layer M%d specified in the cap table is ...
[02/16 20:06:22    255] WARNING   IMPEXT-2771          4  Via %s specified in the cap table is ign...
[02/16 20:06:22    255] WARNING   IMPEXT-2801          4  Resistance values are not provided in th...
[02/16 20:06:22    255] WARNING   IMPEXT-3442         17  The version of the capacitance table fil...
[02/16 20:06:22    255] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[02/16 20:06:22    255] WARNING   IMPEXT-3503          1  The corner setup has changed in the MMMC...
[02/16 20:06:22    255] WARNING   IMPEXT-3518          8  The lower process node is set (using com...
[02/16 20:06:22    255] ERROR     IMPSYT-6245          4  Error %s, while saving MS constraint fil...
[02/16 20:06:22    255] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[02/16 20:06:22    255] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/16 20:06:22    255] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[02/16 20:06:22    255] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[02/16 20:06:22    255] ERROR     IMPSP-9022           1  Command '%s' completed with some error(s...
[02/16 20:06:22    255] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[02/16 20:06:22    255] ERROR     IMPSP-2002           5  Density too high (%.1f%%), stopping deta...
[02/16 20:06:22    255] WARNING   IMPOPT-3080          1  All delay cells are dont_use. Buffers wi...
[02/16 20:06:22    255] WARNING   IMPOPT-3663          5  Power view is not set. First setup analy...
[02/16 20:06:22    255] ERROR     IMPOPT-310           1  Design density (%.2f%%) exceeds/equals l...
[02/16 20:06:22    255] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[02/16 20:06:22    255] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[02/16 20:06:22    255] WARNING   IMPOPT-3564          6  The following cells are set dont_use tem...
[02/16 20:06:22    255] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[02/16 20:06:22    255] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[02/16 20:06:22    255] ERROR     IMPOAX-142          11  %s                                       
[02/16 20:06:22    255] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[02/16 20:06:22    255] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[02/16 20:06:22    255] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[02/16 20:06:22    255] WARNING   IMPTCM-70            2  Option "%s" for command %s is obsolete a...
[02/16 20:06:22    255] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[02/16 20:06:22    255] *** Message Summary: 1706 warning(s), 24 error(s)
[02/16 20:06:22    255] 
[02/16 20:06:22    255] --- Ending "Innovus" (totcpu=0:04:16, real=0:14:18, mem=1144.9M) ---
