module partsel_00444(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire signed [28:3] x4;
  wire [7:29] x5;
  wire signed [4:24] x6;
  wire signed [5:27] x7;
  wire [31:0] x8;
  wire [7:26] x9;
  wire signed [24:7] x10;
  wire [27:0] x11;
  wire signed [27:6] x12;
  wire signed [7:30] x13;
  wire [0:27] x14;
  wire [29:2] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [30:0] p0 = 187894149;
  localparam [0:28] p1 = 15539551;
  localparam signed [6:27] p2 = 363299288;
  localparam [26:2] p3 = 189047053;
  assign x4 = p0;
  assign x5 = p2[10];
  assign x6 = p3[13];
  assign x7 = x5;
  assign x8 = (p3 - {2{x3[16 + s3 +: 2]}});
  assign x9 = {2{p1[14 +: 1]}};
  assign x10 = (!ctrl[2] || !ctrl[2] || ctrl[0] ? x3[13 + s3] : {(!ctrl[3] || !ctrl[3] || !ctrl[3] ? p3[16 -: 1] : ({2{p3}} - p0[18 + s1])), {2{(x7[17 + s1 -: 1] & (!ctrl[2] || !ctrl[3] || !ctrl[0] ? p3[14 +: 4] : p2))}}});
  assign x11 = ((p3[4 + s3 +: 4] & x9[17 +: 3]) ^ x5[19]);
  assign x12 = ({2{x11[15]}} + p3[13 + s2]);
  assign x13 = x7[15 + s1];
  assign x14 = p2[20 + s2 +: 8];
  assign x15 = {2{(x4[2 + s2 +: 4] - x9[13 +: 4])}};
  assign y0 = p1[16 + s3];
  assign y1 = {({(p3[16 +: 4] + p1[8 +: 2]), (ctrl[2] && !ctrl[2] || ctrl[3] ? ((p2[3 + s3 +: 2] - (p2[4 + s1] + x13[15 + s3])) - (p1[20 + s1 -: 3] + p1[13])) : (p1 & x8[3 + s1 -: 2]))} - {{2{(ctrl[1] || ctrl[0] && ctrl[2] ? x14 : ((p1[11 + s1 -: 2] - p3[28 + s3 -: 8]) & x13[31 + s1 +: 4]))}}, p3[12 -: 1]}), p3};
  assign y2 = {2{(!ctrl[2] && !ctrl[0] && !ctrl[3] ? p1[3 + s0 +: 6] : x6)}};
  assign y3 = ({p0, (((!ctrl[3] && ctrl[0] || !ctrl[2] ? (((x8[22 -: 3] + x5) + p0[14]) | (x0[24 + s3 -: 7] & x7)) : p3[13 +: 2]) & (x15 ^ p1)) - x12[12 + s0 +: 8])} - {p2, ((ctrl[1] || !ctrl[0] || ctrl[1] ? p0[20 + s1 +: 6] : p3[20 -: 1]) - p1)});
endmodule
