

================================================================
== Vitis HLS Report for 'dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc'
================================================================
* Date:           Mon Nov  4 21:47:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.131 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_load_B_tile_bk_l_bj  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.13>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bj = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 5 'alloca' 'bj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bk = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 6 'alloca' 'bk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v218, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvars_iv26_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %indvars_iv26"   --->   Operation 9 'read' 'indvars_iv26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %indvars_iv26_read, i3 0"   --->   Operation 10 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln666 = zext i8 %tmp" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 11 'zext' 'zext_ln666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln666 = store i4 0, i4 %bk" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 13 'store' 'store_ln666' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln667 = store i4 0, i4 %bj" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 14 'store' 'store_ln667' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc39.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.70ns)   --->   "%icmp_ln666 = icmp_eq  i7 %indvar_flatten_load, i7 64" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 17 'icmp' 'icmp_ln666' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln666_1 = add i7 %indvar_flatten_load, i7 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 18 'add' 'add_ln666_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln666 = br i1 %icmp_ln666, void %for.inc42.i, void %dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 19 'br' 'br_ln666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bj_load = load i4 %bj" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 20 'load' 'bj_load' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bk_load = load i4 %bk" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 21 'load' 'bk_load' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln666 = add i4 %bk_load, i4 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 22 'add' 'add_ln666' <Predicate = (!icmp_ln666)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%icmp_ln667 = icmp_eq  i4 %bj_load, i4 8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 23 'icmp' 'icmp_ln667' <Predicate = (!icmp_ln666)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.35ns)   --->   "%select_ln666 = select i1 %icmp_ln667, i4 0, i4 %bj_load" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 24 'select' 'select_ln666' <Predicate = (!icmp_ln666)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.35ns)   --->   "%select_ln666_1 = select i1 %icmp_ln667, i4 %add_ln666, i4 %bk_load" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 25 'select' 'select_ln666_1' <Predicate = (!icmp_ln666)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln666 = trunc i4 %select_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 26 'trunc' 'trunc_ln666' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %trunc_ln666, i8 0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 27 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln666_1, i6 0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 28 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln669 = zext i10 %tmp_2" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 29 'zext' 'zext_ln669' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln669 = sub i11 %tmp_1, i11 %zext_ln669" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 30 'sub' 'sub_ln669' <Predicate = (!icmp_ln666)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln667 = zext i4 %select_ln666" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 31 'zext' 'zext_ln667' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln669 = add i9 %zext_ln666, i9 %zext_ln667" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 32 'add' 'add_ln669' <Predicate = (!icmp_ln666)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln669_1 = zext i9 %add_ln669" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 33 'zext' 'zext_ln669_1' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln669_1 = add i11 %sub_ln669, i11 %zext_ln669_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 34 'add' 'add_ln669_1' <Predicate = (!icmp_ln666)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln669_2 = zext i11 %add_ln669_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 35 'zext' 'zext_ln669_2' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v218_addr = getelementptr i32 %v218, i64 0, i64 %zext_ln669_2" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 36 'getelementptr' 'v218_addr' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.20ns)   --->   "%v218_load = load i11 %v218_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 37 'load' 'v218_load' <Predicate = (!icmp_ln666)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln667 = trunc i4 %select_ln666" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 38 'trunc' 'trunc_ln667' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "%switch_ln670 = switch i3 %trunc_ln667, void %arrayidx384.case.7.i, i3 0, void %arrayidx384.case.0.i, i3 1, void %arrayidx384.case.1.i, i3 2, void %arrayidx384.case.2.i, i3 3, void %arrayidx384.case.3.i, i3 4, void %arrayidx384.case.4.i, i3 5, void %arrayidx384.case.5.i, i3 6, void %arrayidx384.case.6.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 39 'switch' 'switch_ln670' <Predicate = (!icmp_ln666)> <Delay = 0.67>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln667 = add i4 %select_ln666, i4 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 40 'add' 'add_ln667' <Predicate = (!icmp_ln666)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln666 = store i7 %add_ln666_1, i7 %indvar_flatten" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 41 'store' 'store_ln666' <Predicate = (!icmp_ln666)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln666 = store i4 %select_ln666_1, i4 %bk" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 42 'store' 'store_ln666' <Predicate = (!icmp_ln666)> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln667 = store i4 %add_ln667, i4 %bj" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 43 'store' 'store_ln667' <Predicate = (!icmp_ln666)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln667 = br void %for.inc39.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 44 'br' 'br_ln667' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln666)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.90>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_load_B_tile_bk_l_bj_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln666_1 = zext i4 %select_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 47 'zext' 'zext_ln666_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%local_B_4_addr = getelementptr i32 %local_B_4, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 48 'getelementptr' 'local_B_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%local_B_1_addr = getelementptr i32 %local_B_1_17, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 49 'getelementptr' 'local_B_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%local_B_2_addr = getelementptr i32 %local_B_2_18, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 50 'getelementptr' 'local_B_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%local_B_3_addr = getelementptr i32 %local_B_3_19, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 51 'getelementptr' 'local_B_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%local_B_3_addr_46 = getelementptr i32 %local_B_3, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 52 'getelementptr' 'local_B_3_addr_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%local_B_2_addr_47 = getelementptr i32 %local_B_2, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 53 'getelementptr' 'local_B_2_addr_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%local_B_1_addr_48 = getelementptr i32 %local_B_1, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 54 'getelementptr' 'local_B_1_addr_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%local_B_addr = getelementptr i32 %local_B, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 55 'getelementptr' 'local_B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln668 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:668]   --->   Operation 56 'specpipeline' 'specpipeline_ln668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (1.20ns)   --->   "%v218_load = load i11 %v218_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 57 'load' 'v218_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%v232 = bitcast i32 %v218_load" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 58 'bitcast' 'v232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_1_addr_48" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 59 'store' 'store_ln670' <Predicate = (trunc_ln667 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 60 'br' 'br_ln670' <Predicate = (trunc_ln667 == 6)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_2_addr_47" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 61 'store' 'store_ln670' <Predicate = (trunc_ln667 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 62 'br' 'br_ln670' <Predicate = (trunc_ln667 == 5)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_3_addr_46" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 63 'store' 'store_ln670' <Predicate = (trunc_ln667 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 64 'br' 'br_ln670' <Predicate = (trunc_ln667 == 4)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_3_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 65 'store' 'store_ln670' <Predicate = (trunc_ln667 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 66 'br' 'br_ln670' <Predicate = (trunc_ln667 == 3)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_2_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 67 'store' 'store_ln670' <Predicate = (trunc_ln667 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 68 'br' 'br_ln670' <Predicate = (trunc_ln667 == 2)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_1_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 69 'store' 'store_ln670' <Predicate = (trunc_ln667 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 70 'br' 'br_ln670' <Predicate = (trunc_ln667 == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_4_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 71 'store' 'store_ln670' <Predicate = (trunc_ln667 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 72 'br' 'br_ln670' <Predicate = (trunc_ln667 == 0)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 73 'store' 'store_ln670' <Predicate = (trunc_ln667 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 74 'br' 'br_ln670' <Predicate = (trunc_ln667 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.131ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln667', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667) of constant 0 on local variable 'bj', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667 [20]  (0.387 ns)
	'load' operation 4 bit ('bj_load', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667) on local variable 'bj', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln667', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667) [33]  (0.708 ns)
	'select' operation 4 bit ('select_ln666', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666) [34]  (0.351 ns)
	'add' operation 9 bit ('add_ln669', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669) [52]  (0.705 ns)
	'add' operation 11 bit ('add_ln669_1', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669) [54]  (0.777 ns)
	'getelementptr' operation 11 bit ('v218_addr', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669) [56]  (0.000 ns)
	'load' operation 32 bit ('v218_load', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669) on array 'v218' [57]  (1.203 ns)

 <State 2>: 1.902ns
The critical path consists of the following:
	'load' operation 32 bit ('v218_load', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669) on array 'v218' [57]  (1.203 ns)
	'store' operation 0 bit ('store_ln670', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670) of variable 'v232', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669 on array 'local_B_1' [62]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
