{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727145455894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727145455895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 05:37:35 2024 " "Processing started: Tue Sep 24 05:37:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727145455895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145455895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IR_Reciever_Quartus_Proj -c IR_Reciever_Quartus_Proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off IR_Reciever_Quartus_Proj -c IR_Reciever_Quartus_Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145455895 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145456210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727145456290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727145456290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/moham/downloads/algorithm/nec-ir-receiver-implemented-on-de1_soc-main/tb/tb_top_ir_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/moham/downloads/algorithm/nec-ir-receiver-implemented-on-de1_soc-main/tb/tb_top_ir_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_TOP_IR_RX " "Found entity 1: tb_TOP_IR_RX" {  } { { "../TB/tb_TOP_IR_RX.sv" "" { Text "C:/Users/moham/Downloads/Algorithm/NEC-IR-Receiver-Implemented-on-DE1_SoC-main/TB/tb_TOP_IR_RX.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145463807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145463807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/moham/downloads/algorithm/nec-ir-receiver-implemented-on-de1_soc-main/rtl/top_ir_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/moham/downloads/algorithm/nec-ir-receiver-implemented-on-de1_soc-main/rtl/top_ir_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_IR_RX " "Found entity 1: TOP_IR_RX" {  } { { "../RTL/TOP_IR_RX.sv" "" { Text "C:/Users/moham/Downloads/Algorithm/NEC-IR-Receiver-Implemented-on-DE1_SoC-main/RTL/TOP_IR_RX.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145463808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145463808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/moham/downloads/algorithm/nec-ir-receiver-implemented-on-de1_soc-main/rtl/ir_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/moham/downloads/algorithm/nec-ir-receiver-implemented-on-de1_soc-main/rtl/ir_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir_rx " "Found entity 1: ir_rx" {  } { { "../RTL/ir_rx.sv" "" { Text "C:/Users/moham/Downloads/Algorithm/NEC-IR-Receiver-Implemented-on-DE1_SoC-main/RTL/ir_rx.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145463810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145463810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/moham/downloads/algorithm/nec-ir-receiver-implemented-on-de1_soc-main/rtl/seven_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/moham/downloads/algorithm/nec-ir-receiver-implemented-on-de1_soc-main/rtl/seven_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../RTL/seven_seg.sv" "" { Text "C:/Users/moham/Downloads/Algorithm/NEC-IR-Receiver-Implemented-on-DE1_SoC-main/RTL/seven_seg.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145463812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145463812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/moham/downloads/algorithm/nec-ir-receiver-implemented-on-de1_soc-main/rtl/clock_dividor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/moham/downloads/algorithm/nec-ir-receiver-implemented-on-de1_soc-main/rtl/clock_dividor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_dividor " "Found entity 1: clock_dividor" {  } { { "../RTL/clock_dividor.sv" "" { Text "C:/Users/moham/Downloads/Algorithm/NEC-IR-Receiver-Implemented-on-DE1_SoC-main/RTL/clock_dividor.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727145463813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145463813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_out TOP_IR_RX.sv(44) " "Verilog HDL Implicit Net warning at TOP_IR_RX.sv(44): created implicit net for \"clk_out\"" {  } { { "../RTL/TOP_IR_RX.sv" "" { Text "C:/Users/moham/Downloads/Algorithm/NEC-IR-Receiver-Implemented-on-DE1_SoC-main/RTL/TOP_IR_RX.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145463814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_IR_RX " "Elaborating entity \"TOP_IR_RX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727145463840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_dividor clock_dividor:inst_clock_dividor " "Elaborating entity \"clock_dividor\" for hierarchy \"clock_dividor:inst_clock_dividor\"" {  } { { "../RTL/TOP_IR_RX.sv" "inst_clock_dividor" { Text "C:/Users/moham/Downloads/Algorithm/NEC-IR-Receiver-Implemented-on-DE1_SoC-main/RTL/TOP_IR_RX.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145463842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock_dividor.sv(32) " "Verilog HDL assignment warning at clock_dividor.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/clock_dividor.sv" "" { Text "C:/Users/moham/Downloads/Algorithm/NEC-IR-Receiver-Implemented-on-DE1_SoC-main/RTL/clock_dividor.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727145463843 "|TOP_IR_RX|clock_dividor:inst_clock_dividor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_rx ir_rx:inst_ir_rx " "Elaborating entity \"ir_rx\" for hierarchy \"ir_rx:inst_ir_rx\"" {  } { { "../RTL/TOP_IR_RX.sv" "inst_ir_rx" { Text "C:/Users/moham/Downloads/Algorithm/NEC-IR-Receiver-Implemented-on-DE1_SoC-main/RTL/TOP_IR_RX.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145463843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ir_rx.sv(117) " "Verilog HDL assignment warning at ir_rx.sv(117): truncated value with size 32 to match size of target (15)" {  } { { "../RTL/ir_rx.sv" "" { Text "C:/Users/moham/Downloads/Algorithm/NEC-IR-Receiver-Implemented-on-DE1_SoC-main/RTL/ir_rx.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727145463845 "|TOP_IR_RX|ir_rx:inst_ir_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ir_rx.sv(121) " "Verilog HDL assignment warning at ir_rx.sv(121): truncated value with size 32 to match size of target (6)" {  } { { "../RTL/ir_rx.sv" "" { Text "C:/Users/moham/Downloads/Algorithm/NEC-IR-Receiver-Implemented-on-DE1_SoC-main/RTL/ir_rx.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727145463845 "|TOP_IR_RX|ir_rx:inst_ir_rx"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ir_rx.sv(234) " "Verilog HDL Case Statement warning at ir_rx.sv(234): incomplete case statement has no default case item" {  } { { "../RTL/ir_rx.sv" "" { Text "C:/Users/moham/Downloads/Algorithm/NEC-IR-Receiver-Implemented-on-DE1_SoC-main/RTL/ir_rx.sv" 234 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1727145463845 "|TOP_IR_RX|ir_rx:inst_ir_rx"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ir_rx.sv(234) " "Verilog HDL Case Statement information at ir_rx.sv(234): all case item expressions in this case statement are onehot" {  } { { "../RTL/ir_rx.sv" "" { Text "C:/Users/moham/Downloads/Algorithm/NEC-IR-Receiver-Implemented-on-DE1_SoC-main/RTL/ir_rx.sv" 234 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1727145463845 "|TOP_IR_RX|ir_rx:inst_ir_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:inst_hex0 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:inst_hex0\"" {  } { { "../RTL/TOP_IR_RX.sv" "inst_hex0" { Text "C:/Users/moham/Downloads/Algorithm/NEC-IR-Receiver-Implemented-on-DE1_SoC-main/RTL/TOP_IR_RX.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145463845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727145464452 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727145464666 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727145464833 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727145464833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727145464886 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727145464886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Implemented 201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727145464886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727145464886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727145464917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 05:37:44 2024 " "Processing ended: Tue Sep 24 05:37:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727145464917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727145464917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727145464917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727145464917 ""}
