|DUT
input_vector[0] => SerialAdder:add_instance.clock
input_vector[1] => SerialAdder:add_instance.B
input_vector[2] => SerialAdder:add_instance.A
input_vector[3] => SerialAdder:add_instance.reset
output_vector[0] << SerialAdder:add_instance.S


|DUT|SerialAdder:add_instance
reset => S.OUTPUTSELECT
reset => next_state.OUTPUTSELECT
A => carry.IN0
A => carry.IN0
A => S.IN0
B => carry.IN1
B => carry.IN1
B => S.IN1
clock => present_state.CLK
S <= S.DB_MAX_OUTPUT_PORT_TYPE


