$date
	Sun Oct 23 07:04:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#574133
b1100 !
1"
#574134
b1100 &
b1100 %
1$
#574135
0"
#574138
b110 &
b110 %
#574142
b11 &
b11 %
#574146
b1010 &
b1010 %
#574150
b101 &
b101 %
#574154
b10000 &
b10000 %
#574158
b1000 &
b1000 %
#574162
b100 &
b100 %
#574166
b10 &
b10 %
#574170
b1 &
b1 %
1#
#574174
b0 &
0#
b0 %
0$
#1562517
b1011 !
1"
#1562518
b1011 &
b1011 %
1$
#1562519
0"
#1562522
b100010 &
b100010 %
#1562526
b10001 &
b10001 %
#1562530
b110100 &
b110100 %
#1562534
b11010 &
b11010 %
#1562538
b1101 &
b1101 %
#1562542
b101000 &
b101000 %
#1562546
b10100 &
b10100 %
#1562550
b1010 &
b1010 %
#1562554
b101 &
b101 %
#1562558
b10000 &
b10000 %
#1562562
b1000 &
b1000 %
#1562566
b100 &
b100 %
#1562570
b10 &
b10 %
#1562574
b1 &
1#
b1 %
#1562578
b0 &
b0 %
0#
0$
#2587730
b1101 &
b1101 %
1$
b1101 !
1"
#2587731
0"
#2587734
b101000 &
b101000 %
#2587738
b10100 &
b10100 %
#2587742
b1010 &
b1010 %
#2587746
b101 &
b101 %
#2587750
b10000 &
b10000 %
#2587754
b1000 &
b1000 %
#2587758
b100 &
b100 %
#2587762
b10 &
b10 %
#2587766
b1 &
1#
b1 %
#2587770
b0 &
b0 %
0#
0$
#4500012
