// Seed: 2446896377
module module_1 (
    input wor id_0,
    input wire id_1,
    input tri0 id_2,
    output wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    output supply1 module_0
);
  assign id_6 = id_4;
  module_2(
      id_0, id_5, id_6, id_3, id_3, id_3, id_6, id_1, id_2, id_3, id_0, id_6
  );
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    input tri id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wand id_7
);
  wire id_9;
  wire id_10;
  module_0(
      id_6, id_0, id_7, id_1, id_3, id_0, id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output uwire id_4
    , id_13,
    output supply0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wand id_8,
    output wire id_9,
    input wire id_10,
    output supply1 id_11
);
  assign id_13 = id_7;
endmodule
