$date
	Sun Apr 14 16:15:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_tb $end
$var wire 1 ! w_CARRY $end
$var wire 1 " w_SUM $end
$var reg 1 # r_BIT1 $end
$var reg 1 $ r_BIT2 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
1$
#20
0$
1#
#30
0"
1!
1$
#40
