{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 08:33:09 2019 " "Info: Processing started: Wed Oct 02 08:33:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c ProjetoHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c ProjetoHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "out\[0\]\$latch " "Warning: Node \"out\[0\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[1\]\$latch " "Warning: Node \"out\[1\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[2\]\$latch " "Warning: Node \"out\[2\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[3\]\$latch " "Warning: Node \"out\[3\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[4\]\$latch " "Warning: Node \"out\[4\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[5\]\$latch " "Warning: Node \"out\[5\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[6\]\$latch " "Warning: Node \"out\[6\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[7\]\$latch " "Warning: Node \"out\[7\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[8\]\$latch " "Warning: Node \"out\[8\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[9\]\$latch " "Warning: Node \"out\[9\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[10\]\$latch " "Warning: Node \"out\[10\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[11\]\$latch " "Warning: Node \"out\[11\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[12\]\$latch " "Warning: Node \"out\[12\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[13\]\$latch " "Warning: Node \"out\[13\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[14\]\$latch " "Warning: Node \"out\[14\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[15\]\$latch " "Warning: Node \"out\[15\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[16\]\$latch " "Warning: Node \"out\[16\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[17\]\$latch " "Warning: Node \"out\[17\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[18\]\$latch " "Warning: Node \"out\[18\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[19\]\$latch " "Warning: Node \"out\[19\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[20\]\$latch " "Warning: Node \"out\[20\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[21\]\$latch " "Warning: Node \"out\[21\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[22\]\$latch " "Warning: Node \"out\[22\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[23\]\$latch " "Warning: Node \"out\[23\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[24\]\$latch " "Warning: Node \"out\[24\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[25\]\$latch " "Warning: Node \"out\[25\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[26\]\$latch " "Warning: Node \"out\[26\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[27\]\$latch " "Warning: Node \"out\[27\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[28\]\$latch " "Warning: Node \"out\[28\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[29\]\$latch " "Warning: Node \"out\[29\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[30\]\$latch " "Warning: Node \"out\[30\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[31\]\$latch " "Warning: Node \"out\[31\]\$latch\" is a latch" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "srcAddMem\[2\] " "Info: Assuming node \"srcAddMem\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "srcAddMem\[1\] " "Info: Assuming node \"srcAddMem\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "srcAddMem\[0\] " "Info: Assuming node \"srcAddMem\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux32~0 " "Info: Detected gated clock \"Mux32~0\" as buffer" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "out\[5\]\$latch in_causeDiv0\[5\] srcAddMem\[2\] 4.419 ns register " "Info: tsu for register \"out\[5\]\$latch\" (data pin = \"in_causeDiv0\[5\]\", clock pin = \"srcAddMem\[2\]\") is 4.419 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.431 ns + Longest pin register " "Info: + Longest pin to register delay is 7.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns in_causeDiv0\[5\] 1 PIN PIN_AB18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 1; PIN Node = 'in_causeDiv0\[5\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_causeDiv0[5] } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.135 ns) + CELL(0.346 ns) 6.358 ns Mux5~0 2 COMB LCCOMB_X6_Y26_N24 1 " "Info: 2: + IC(5.135 ns) + CELL(0.346 ns) = 6.358 ns; Loc. = LCCOMB_X6_Y26_N24; Fanout = 1; COMB Node = 'Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.481 ns" { in_causeDiv0[5] Mux5~0 } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.357 ns) 6.963 ns Mux5~1 3 COMB LCCOMB_X6_Y26_N14 1 " "Info: 3: + IC(0.248 ns) + CELL(0.357 ns) = 6.963 ns; Loc. = LCCOMB_X6_Y26_N14; Fanout = 1; COMB Node = 'Mux5~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.605 ns" { Mux5~0 Mux5~1 } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.228 ns) 7.431 ns out\[5\]\$latch 4 REG LCCOMB_X6_Y26_N26 1 " "Info: 4: + IC(0.240 ns) + CELL(0.228 ns) = 7.431 ns; Loc. = LCCOMB_X6_Y26_N26; Fanout = 1; REG Node = 'out\[5\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.468 ns" { Mux5~1 out[5]$latch } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.808 ns ( 24.33 % ) " "Info: Total cell delay = 1.808 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.623 ns ( 75.67 % ) " "Info: Total interconnect delay = 5.623 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.431 ns" { in_causeDiv0[5] Mux5~0 Mux5~1 out[5]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.431 ns" { in_causeDiv0[5] {} in_causeDiv0[5]~combout {} Mux5~0 {} Mux5~1 {} out[5]$latch {} } { 0.000ns 0.000ns 5.135ns 0.248ns 0.240ns } { 0.000ns 0.877ns 0.346ns 0.357ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.693 ns + " "Info: + Micro setup delay of destination is 0.693 ns" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "srcAddMem\[2\] destination 3.705 ns - Shortest register " "Info: - Shortest clock path from clock \"srcAddMem\[2\]\" to destination register is 3.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns srcAddMem\[2\] 1 CLK PIN_G22 33 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G22; Fanout = 33; CLK Node = 'srcAddMem\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { srcAddMem[2] } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.053 ns) 1.468 ns Mux32~0 2 COMB LCCOMB_X1_Y21_N26 1 " "Info: 2: + IC(0.585 ns) + CELL(0.053 ns) = 1.468 ns; Loc. = LCCOMB_X1_Y21_N26; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.638 ns" { srcAddMem[2] Mux32~0 } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.000 ns) 2.723 ns Mux32~0clkctrl 3 COMB CLKCTRL_G0 32 " "Info: 3: + IC(1.255 ns) + CELL(0.000 ns) = 2.723 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.255 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.053 ns) 3.705 ns out\[5\]\$latch 4 REG LCCOMB_X6_Y26_N26 1 " "Info: 4: + IC(0.929 ns) + CELL(0.053 ns) = 3.705 ns; Loc. = LCCOMB_X6_Y26_N26; Fanout = 1; REG Node = 'out\[5\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.982 ns" { Mux32~0clkctrl out[5]$latch } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.936 ns ( 25.26 % ) " "Info: Total cell delay = 0.936 ns ( 25.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.769 ns ( 74.74 % ) " "Info: Total interconnect delay = 2.769 ns ( 74.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.705 ns" { srcAddMem[2] Mux32~0 Mux32~0clkctrl out[5]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.705 ns" { srcAddMem[2] {} srcAddMem[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} out[5]$latch {} } { 0.000ns 0.000ns 0.585ns 1.255ns 0.929ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.431 ns" { in_causeDiv0[5] Mux5~0 Mux5~1 out[5]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.431 ns" { in_causeDiv0[5] {} in_causeDiv0[5]~combout {} Mux5~0 {} Mux5~1 {} out[5]$latch {} } { 0.000ns 0.000ns 5.135ns 0.248ns 0.240ns } { 0.000ns 0.877ns 0.346ns 0.357ns 0.228ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.705 ns" { srcAddMem[2] Mux32~0 Mux32~0clkctrl out[5]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.705 ns" { srcAddMem[2] {} srcAddMem[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} out[5]$latch {} } { 0.000ns 0.000ns 0.585ns 1.255ns 0.929ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "srcAddMem\[0\] out\[7\] out\[7\]\$latch 8.678 ns register " "Info: tco from clock \"srcAddMem\[0\]\" to destination pin \"out\[7\]\" through register \"out\[7\]\$latch\" is 8.678 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "srcAddMem\[0\] source 3.861 ns + Longest register " "Info: + Longest clock path from clock \"srcAddMem\[0\]\" to source register is 3.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns srcAddMem\[0\] 1 CLK PIN_J17 33 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_J17; Fanout = 33; CLK Node = 'srcAddMem\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { srcAddMem[0] } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.228 ns) 1.627 ns Mux32~0 2 COMB LCCOMB_X1_Y21_N26 1 " "Info: 2: + IC(0.609 ns) + CELL(0.228 ns) = 1.627 ns; Loc. = LCCOMB_X1_Y21_N26; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { srcAddMem[0] Mux32~0 } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.000 ns) 2.882 ns Mux32~0clkctrl 3 COMB CLKCTRL_G0 32 " "Info: 3: + IC(1.255 ns) + CELL(0.000 ns) = 2.882 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.255 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.053 ns) 3.861 ns out\[7\]\$latch 4 REG LCCOMB_X6_Y26_N10 1 " "Info: 4: + IC(0.926 ns) + CELL(0.053 ns) = 3.861 ns; Loc. = LCCOMB_X6_Y26_N10; Fanout = 1; REG Node = 'out\[7\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.979 ns" { Mux32~0clkctrl out[7]$latch } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.071 ns ( 27.74 % ) " "Info: Total cell delay = 1.071 ns ( 27.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.790 ns ( 72.26 % ) " "Info: Total interconnect delay = 2.790 ns ( 72.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.861 ns" { srcAddMem[0] Mux32~0 Mux32~0clkctrl out[7]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.861 ns" { srcAddMem[0] {} srcAddMem[0]~combout {} Mux32~0 {} Mux32~0clkctrl {} out[7]$latch {} } { 0.000ns 0.000ns 0.609ns 1.255ns 0.926ns } { 0.000ns 0.790ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.817 ns + Longest register pin " "Info: + Longest register to pin delay is 4.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out\[7\]\$latch 1 REG LCCOMB_X6_Y26_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y26_N10; Fanout = 1; REG Node = 'out\[7\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[7]$latch } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.845 ns) + CELL(1.972 ns) 4.817 ns out\[7\] 2 PIN PIN_Y16 0 " "Info: 2: + IC(2.845 ns) + CELL(1.972 ns) = 4.817 ns; Loc. = PIN_Y16; Fanout = 0; PIN Node = 'out\[7\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.817 ns" { out[7]$latch out[7] } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 40.94 % ) " "Info: Total cell delay = 1.972 ns ( 40.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.845 ns ( 59.06 % ) " "Info: Total interconnect delay = 2.845 ns ( 59.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.817 ns" { out[7]$latch out[7] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.817 ns" { out[7]$latch {} out[7] {} } { 0.000ns 2.845ns } { 0.000ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.861 ns" { srcAddMem[0] Mux32~0 Mux32~0clkctrl out[7]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.861 ns" { srcAddMem[0] {} srcAddMem[0]~combout {} Mux32~0 {} Mux32~0clkctrl {} out[7]$latch {} } { 0.000ns 0.000ns 0.609ns 1.255ns 0.926ns } { 0.000ns 0.790ns 0.228ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.817 ns" { out[7]$latch out[7] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.817 ns" { out[7]$latch {} out[7] {} } { 0.000ns 2.845ns } { 0.000ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "out\[30\]\$latch in_causeNoOp\[30\] srcAddMem\[0\] -1.173 ns register " "Info: th for register \"out\[30\]\$latch\" (data pin = \"in_causeNoOp\[30\]\", clock pin = \"srcAddMem\[0\]\") is -1.173 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "srcAddMem\[0\] destination 3.868 ns + Longest register " "Info: + Longest clock path from clock \"srcAddMem\[0\]\" to destination register is 3.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns srcAddMem\[0\] 1 CLK PIN_J17 33 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_J17; Fanout = 33; CLK Node = 'srcAddMem\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { srcAddMem[0] } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.228 ns) 1.627 ns Mux32~0 2 COMB LCCOMB_X1_Y21_N26 1 " "Info: 2: + IC(0.609 ns) + CELL(0.228 ns) = 1.627 ns; Loc. = LCCOMB_X1_Y21_N26; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { srcAddMem[0] Mux32~0 } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.000 ns) 2.882 ns Mux32~0clkctrl 3 COMB CLKCTRL_G0 32 " "Info: 3: + IC(1.255 ns) + CELL(0.000 ns) = 2.882 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.255 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.053 ns) 3.868 ns out\[30\]\$latch 4 REG LCCOMB_X25_Y26_N16 1 " "Info: 4: + IC(0.933 ns) + CELL(0.053 ns) = 3.868 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 1; REG Node = 'out\[30\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.986 ns" { Mux32~0clkctrl out[30]$latch } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.071 ns ( 27.69 % ) " "Info: Total cell delay = 1.071 ns ( 27.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.797 ns ( 72.31 % ) " "Info: Total interconnect delay = 2.797 ns ( 72.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.868 ns" { srcAddMem[0] Mux32~0 Mux32~0clkctrl out[30]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.868 ns" { srcAddMem[0] {} srcAddMem[0]~combout {} Mux32~0 {} Mux32~0clkctrl {} out[30]$latch {} } { 0.000ns 0.000ns 0.609ns 1.255ns 0.933ns } { 0.000ns 0.790ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.041 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns in_causeNoOp\[30\] 1 PIN PIN_A8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A8; Fanout = 1; PIN Node = 'in_causeNoOp\[30\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_causeNoOp[30] } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.703 ns) + CELL(0.053 ns) 4.613 ns Mux30~1 2 COMB LCCOMB_X25_Y26_N22 1 " "Info: 2: + IC(3.703 ns) + CELL(0.053 ns) = 4.613 ns; Loc. = LCCOMB_X25_Y26_N22; Fanout = 1; COMB Node = 'Mux30~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.756 ns" { in_causeNoOp[30] Mux30~1 } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.225 ns) 5.041 ns out\[30\]\$latch 3 REG LCCOMB_X25_Y26_N16 1 " "Info: 3: + IC(0.203 ns) + CELL(0.225 ns) = 5.041 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 1; REG Node = 'out\[30\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.428 ns" { Mux30~1 out[30]$latch } "NODE_NAME" } } { "SrcAddressMem.v" "" { Text "E:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.135 ns ( 22.52 % ) " "Info: Total cell delay = 1.135 ns ( 22.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.906 ns ( 77.48 % ) " "Info: Total interconnect delay = 3.906 ns ( 77.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.041 ns" { in_causeNoOp[30] Mux30~1 out[30]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.041 ns" { in_causeNoOp[30] {} in_causeNoOp[30]~combout {} Mux30~1 {} out[30]$latch {} } { 0.000ns 0.000ns 3.703ns 0.203ns } { 0.000ns 0.857ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.868 ns" { srcAddMem[0] Mux32~0 Mux32~0clkctrl out[30]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.868 ns" { srcAddMem[0] {} srcAddMem[0]~combout {} Mux32~0 {} Mux32~0clkctrl {} out[30]$latch {} } { 0.000ns 0.000ns 0.609ns 1.255ns 0.933ns } { 0.000ns 0.790ns 0.228ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.041 ns" { in_causeNoOp[30] Mux30~1 out[30]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.041 ns" { in_causeNoOp[30] {} in_causeNoOp[30]~combout {} Mux30~1 {} out[30]$latch {} } { 0.000ns 0.000ns 3.703ns 0.203ns } { 0.000ns 0.857ns 0.053ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4370 " "Info: Peak virtual memory: 4370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 08:33:10 2019 " "Info: Processing ended: Wed Oct 02 08:33:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
