# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FInal_Project.srcs/sources_1/new/Clock_Divider.v" \
"../../../../FInal_Project.srcs/sources_1/new/Duty_Cycler.v" \
"../../../../FInal_Project.srcs/sources_1/new/Sine_Gen.v" \
"../../../../FInal_Project.srcs/sim_1/new/Sine_Gen_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
