/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [21:0] _00_;
  reg [3:0] _01_;
  reg [7:0] _02_;
  reg [10:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [23:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire [9:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire [15:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~(in_data[85] & celloutsig_0_5z[2]);
  assign celloutsig_1_0z = !(in_data[147] ? in_data[120] : in_data[160]);
  assign celloutsig_0_0z = in_data[40] | in_data[20];
  assign celloutsig_0_12z = celloutsig_0_9z[1] | celloutsig_0_5z[12];
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 4'h0;
    else _01_ <= in_data[105:102];
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 8'h00;
    else _02_ <= { in_data[149:146], _01_ };
  always_ff @(negedge clkin_data[32], posedge out_data[131])
    if (out_data[131]) _03_ <= 11'h000;
    else _03_ <= { _00_[11:2], celloutsig_0_1z };
  always_ff @(negedge clkin_data[0], negedge out_data[131])
    if (!out_data[131]) _00_ <= 22'h000000;
    else _00_ <= { in_data[63:50], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[187:175], celloutsig_1_0z } / { 1'h1, in_data[144:138], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_0_6z = { _00_[8:5], celloutsig_0_1z } / { 1'h1, _03_[8:5] };
  assign celloutsig_0_39z = celloutsig_0_5z[10:1] === { celloutsig_0_9z[5:2], celloutsig_0_9z };
  assign celloutsig_0_13z = { in_data[94:83], celloutsig_0_6z } === in_data[77:61];
  assign celloutsig_1_1z = in_data[164:143] >= in_data[142:121];
  assign celloutsig_0_7z = in_data[53:51] >= celloutsig_0_6z[2:0];
  assign celloutsig_1_6z = celloutsig_1_2z[13:5] > { celloutsig_1_2z[5:1], celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_5z } > { celloutsig_0_6z[4:1], _03_, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_14z = { _02_[4], celloutsig_1_12z, celloutsig_1_11z, _02_, celloutsig_1_1z } <= { _02_[7:1], celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_1_3z = in_data[150:147] * in_data[187:184];
  assign celloutsig_1_10z = _01_ * celloutsig_1_4z[4:1];
  assign celloutsig_0_16z = { celloutsig_0_6z[2:0], celloutsig_0_8z, celloutsig_0_0z } != { celloutsig_0_3z[6:3], celloutsig_0_12z };
  assign celloutsig_1_19z = | { celloutsig_1_9z[7:0], celloutsig_1_12z };
  assign celloutsig_0_34z = ~^ celloutsig_0_31z[4:0];
  assign celloutsig_1_12z = ~^ { in_data[134:128], celloutsig_1_11z };
  assign celloutsig_0_8z = ~^ { in_data[56:51], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_5z[12:11], celloutsig_0_13z };
  assign celloutsig_1_8z = celloutsig_1_4z[6:4] >> _02_[3:1];
  assign celloutsig_0_5z = { in_data[26:12], celloutsig_0_1z } >> in_data[91:76];
  assign celloutsig_0_9z = { _00_[21:18], celloutsig_0_8z, celloutsig_0_1z } >> { celloutsig_0_3z[7:3], celloutsig_0_7z };
  assign celloutsig_0_20z = celloutsig_0_15z[9:6] >> _03_[9:6];
  assign celloutsig_0_31z = _00_[21:16] >> celloutsig_0_3z[5:0];
  assign celloutsig_0_40z = { celloutsig_0_23z[2:0], celloutsig_0_1z, celloutsig_0_13z } >> { celloutsig_0_34z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_0_3z = { in_data[32:25], celloutsig_0_1z, celloutsig_0_0z } >>> in_data[95:86];
  assign celloutsig_1_4z = { in_data[187:182], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } >>> in_data[142:133];
  assign celloutsig_1_9z = { in_data[134:126], celloutsig_1_8z } >>> { celloutsig_1_4z[5:3], _02_, celloutsig_1_6z };
  assign celloutsig_0_23z = { celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_11z } >>> { _00_[10:9], celloutsig_0_20z };
  assign celloutsig_0_15z = { celloutsig_0_3z[9:2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z } ~^ { _00_[12:1], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_1_11z = ~((celloutsig_1_10z[0] & celloutsig_1_2z[7]) | celloutsig_1_2z[7]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_17z = ~((celloutsig_0_15z[6] & celloutsig_0_0z) | celloutsig_0_3z[0]);
  assign out_data[146:131] = ~ { celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_8z };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[4:0] } = { out_data[133:131], celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
