--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx2\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3093 paths analyzed, 984 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.822ns.
--------------------------------------------------------------------------------
Slack:                  9.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.305ns (Levels of Logic = 2)
  Clock Path Skew:      0.518ns (1.196 - 0.678)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.CQ      Tcko                  0.525   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X4Y15.C1       net (fanout=23)       4.467   t/b/counter[3]
    SLICE_X4Y15.C        Tilo                  0.255   t/tmp0_62
                                                       t/b/Mmux__n0196109
    SLICE_X8Y51.A6       net (fanout=1)        2.812   t/b/Mmux__n0196108
    SLICE_X8Y51.A        Tilo                  0.254   t/b/Mmux__n0196102
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        1.814   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                     11.305ns (2.212ns logic, 9.093ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  9.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.247ns (Levels of Logic = 2)
  Clock Path Skew:      0.518ns (1.196 - 0.678)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.BMUX    Tshcko                0.576   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X4Y15.C2       net (fanout=31)       4.358   t/b/counter[1]
    SLICE_X4Y15.C        Tilo                  0.255   t/tmp0_62
                                                       t/b/Mmux__n0196109
    SLICE_X8Y51.A6       net (fanout=1)        2.812   t/b/Mmux__n0196108
    SLICE_X8Y51.A        Tilo                  0.254   t/b/Mmux__n0196102
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        1.814   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                     11.247ns (2.263ns logic, 8.984ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  9.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.900ns (Levels of Logic = 2)
  Clock Path Skew:      0.502ns (1.180 - 0.678)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.CQ      Tcko                  0.525   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X17Y15.C3      net (fanout=23)       4.044   t/b/counter[3]
    SLICE_X17Y15.C       Tilo                  0.259   t/tmp0_21
                                                       t/b/Mmux__n019669
    SLICE_X16Y58.A2      net (fanout=1)        3.369   t/b/Mmux__n019668
    SLICE_X16Y58.A       Tilo                  0.254   t/b/Mmux__n019662
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        1.271   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                     10.900ns (2.216ns logic, 8.684ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  9.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.825ns (Levels of Logic = 2)
  Clock Path Skew:      0.517ns (1.195 - 0.678)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.CQ      Tcko                  0.525   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X12Y17.C1      net (fanout=23)       3.729   t/b/counter[3]
    SLICE_X12Y17.C       Tilo                  0.255   t/tmp0_18
                                                       t/b/Mmux__n019689
    SLICE_X12Y41.A1      net (fanout=1)        2.253   t/b/Mmux__n019688
    SLICE_X12Y41.A       Tilo                  0.254   t/b/Mmux__n019682
                                                       t/b/Mmux__n0196810
    OLOGIC_X2Y61.D1      net (fanout=1)        2.631   t/b/_n0196[3]
    OLOGIC_X2Y61.CLK0    Todck                 1.178   oData_3
                                                       t/b/oData_3
    -------------------------------------------------  ---------------------------
    Total                                     10.825ns (2.212ns logic, 8.613ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  9.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.647ns (Levels of Logic = 2)
  Clock Path Skew:      0.502ns (1.180 - 0.678)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.BMUX    Tshcko                0.576   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X17Y15.C1      net (fanout=31)       3.740   t/b/counter[1]
    SLICE_X17Y15.C       Tilo                  0.259   t/tmp0_21
                                                       t/b/Mmux__n019669
    SLICE_X16Y58.A2      net (fanout=1)        3.369   t/b/Mmux__n019668
    SLICE_X16Y58.A       Tilo                  0.254   t/b/Mmux__n019662
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        1.271   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                     10.647ns (2.267ns logic, 8.380ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  10.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.266ns (Levels of Logic = 2)
  Clock Path Skew:      0.517ns (1.195 - 0.678)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.BMUX    Tshcko                0.576   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X12Y17.C6      net (fanout=31)       3.119   t/b/counter[1]
    SLICE_X12Y17.C       Tilo                  0.255   t/tmp0_18
                                                       t/b/Mmux__n019689
    SLICE_X12Y41.A1      net (fanout=1)        2.253   t/b/Mmux__n019688
    SLICE_X12Y41.A       Tilo                  0.254   t/b/Mmux__n019682
                                                       t/b/Mmux__n0196810
    OLOGIC_X2Y61.D1      net (fanout=1)        2.631   t/b/_n0196[3]
    OLOGIC_X2Y61.CLK0    Todck                 1.178   oData_3
                                                       t/b/oData_3
    -------------------------------------------------  ---------------------------
    Total                                     10.266ns (2.263ns logic, 8.003ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  10.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.692ns (Levels of Logic = 2)
  Clock Path Skew:      0.517ns (1.195 - 0.678)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.BMUX    Tshcko                0.576   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X3Y24.C1       net (fanout=31)       3.875   t/b/counter[1]
    SLICE_X3Y24.C        Tilo                  0.259   t/tmp0_38
                                                       t/b/Mmux__n0196169
    SLICE_X1Y41.A1       net (fanout=1)        1.767   t/b/Mmux__n0196168
    SLICE_X1Y41.A        Tilo                  0.259   t/b/Mmux__n0196162
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        1.778   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      9.692ns (2.272ns logic, 7.420ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  10.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a30/tmp1 (FF)
  Destination:          t/b/oData_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.623ns (Levels of Logic = 3)
  Clock Path Skew:      0.515ns (1.283 - 0.768)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a30/tmp1 to t/b/oData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y7.AQ       Tcko                  0.476   t/tmp1_17
                                                       t/a30/tmp1
    SLICE_X14Y7.C4       net (fanout=2)        1.037   t/tmp1_17
    SLICE_X14Y7.C        Tilo                  0.235   t/tmp1_17
                                                       t/b/Mmux__n019687
    SLICE_X12Y17.C3      net (fanout=1)        1.304   t/b/Mmux__n019686
    SLICE_X12Y17.C       Tilo                  0.255   t/tmp0_18
                                                       t/b/Mmux__n019689
    SLICE_X12Y41.A1      net (fanout=1)        2.253   t/b/Mmux__n019688
    SLICE_X12Y41.A       Tilo                  0.254   t/b/Mmux__n019682
                                                       t/b/Mmux__n0196810
    OLOGIC_X2Y61.D1      net (fanout=1)        2.631   t/b/_n0196[3]
    OLOGIC_X2Y61.CLK0    Todck                 1.178   oData_3
                                                       t/b/oData_3
    -------------------------------------------------  ---------------------------
    Total                                      9.623ns (2.398ns logic, 7.225ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  11.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.304ns (Levels of Logic = 2)
  Clock Path Skew:      0.517ns (1.195 - 0.678)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.CQ      Tcko                  0.525   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X3Y24.C5       net (fanout=23)       3.538   t/b/counter[3]
    SLICE_X3Y24.C        Tilo                  0.259   t/tmp0_38
                                                       t/b/Mmux__n0196169
    SLICE_X1Y41.A1       net (fanout=1)        1.767   t/b/Mmux__n0196168
    SLICE_X1Y41.A        Tilo                  0.259   t/b/Mmux__n0196162
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        1.778   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      9.304ns (2.221ns logic, 7.083ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  11.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a54/tmp0 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.241ns (Levels of Logic = 3)
  Clock Path Skew:      0.479ns (1.284 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a54/tmp0 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.AQ        Tcko                  0.525   t/tmp0_45
                                                       t/a54/tmp0
    SLICE_X4Y9.C3        net (fanout=2)        0.572   t/tmp0_45
    SLICE_X4Y9.C         Tilo                  0.255   t/tmp1_45
                                                       t/b/Mmux__n0196147
    SLICE_X10Y26.C1      net (fanout=1)        2.380   t/b/Mmux__n0196146
    SLICE_X10Y26.C       Tilo                  0.235   t/tmp0_46
                                                       t/b/Mmux__n0196149
    SLICE_X6Y58.A6       net (fanout=1)        2.600   t/b/Mmux__n0196148
    SLICE_X6Y58.A        Tilo                  0.235   t/b/Mmux__n0196142
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        1.261   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      9.241ns (2.428ns logic, 6.813ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  11.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a30/tmp0 (FF)
  Destination:          t/b/oData_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.199ns (Levels of Logic = 3)
  Clock Path Skew:      0.515ns (1.283 - 0.768)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a30/tmp0 to t/b/oData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y8.AQ       Tcko                  0.430   t/tmp0_17
                                                       t/a30/tmp0
    SLICE_X14Y7.C3       net (fanout=2)        0.659   t/tmp0_17
    SLICE_X14Y7.C        Tilo                  0.235   t/tmp1_17
                                                       t/b/Mmux__n019687
    SLICE_X12Y17.C3      net (fanout=1)        1.304   t/b/Mmux__n019686
    SLICE_X12Y17.C       Tilo                  0.255   t/tmp0_18
                                                       t/b/Mmux__n019689
    SLICE_X12Y41.A1      net (fanout=1)        2.253   t/b/Mmux__n019688
    SLICE_X12Y41.A       Tilo                  0.254   t/b/Mmux__n019682
                                                       t/b/Mmux__n0196810
    OLOGIC_X2Y61.D1      net (fanout=1)        2.631   t/b/_n0196[3]
    OLOGIC_X2Y61.CLK0    Todck                 1.178   oData_3
                                                       t/b/oData_3
    -------------------------------------------------  ---------------------------
    Total                                      9.199ns (2.352ns logic, 6.847ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  11.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.147ns (Levels of Logic = 2)
  Clock Path Skew:      0.480ns (0.784 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.BMUX    Tshcko                0.576   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X23Y25.A3      net (fanout=31)       3.061   t/b/counter[1]
    SLICE_X23Y25.A       Tilo                  0.259   t/b/Mmux__n019625
                                                       t/b/Mmux__n019629
    SLICE_X22Y50.A4      net (fanout=1)        1.964   t/b/Mmux__n019628
    SLICE_X22Y50.A       Tilo                  0.235   t/b/Mmux__n019622
                                                       t/b/Mmux__n0196210
    OLOGIC_X7Y63.D1      net (fanout=1)        1.874   t/b/_n0196[0]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   oData_0
                                                       t/b/oData_0
    -------------------------------------------------  ---------------------------
    Total                                      9.147ns (2.248ns logic, 6.899ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  11.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.181ns (Levels of Logic = 2)
  Clock Path Skew:      0.518ns (1.196 - 0.678)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.CQ      Tcko                  0.525   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X3Y29.C1       net (fanout=23)       3.546   t/b/counter[3]
    SLICE_X3Y29.C        Tilo                  0.259   t/tmp0_54
                                                       t/b/Mmux__n0196129
    SLICE_X1Y52.A2       net (fanout=1)        2.409   t/b/Mmux__n0196128
    SLICE_X1Y52.A        Tilo                  0.259   t/signal45[7]
                                                       t/b/Mmux__n01961210
    OLOGIC_X1Y61.D1      net (fanout=1)        1.005   t/b/_n0196[5]
    OLOGIC_X1Y61.CLK0    Todck                 1.178   oData_5
                                                       t/b/oData_5
    -------------------------------------------------  ---------------------------
    Total                                      9.181ns (2.221ns logic, 6.960ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  11.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.145ns (Levels of Logic = 2)
  Clock Path Skew:      0.518ns (1.196 - 0.678)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.BMUX    Tshcko                0.576   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X3Y29.C3       net (fanout=31)       3.459   t/b/counter[1]
    SLICE_X3Y29.C        Tilo                  0.259   t/tmp0_54
                                                       t/b/Mmux__n0196129
    SLICE_X1Y52.A2       net (fanout=1)        2.409   t/b/Mmux__n0196128
    SLICE_X1Y52.A        Tilo                  0.259   t/signal45[7]
                                                       t/b/Mmux__n01961210
    OLOGIC_X1Y61.D1      net (fanout=1)        1.005   t/b/_n0196[5]
    OLOGIC_X1Y61.CLK0    Todck                 1.178   oData_5
                                                       t/b/oData_5
    -------------------------------------------------  ---------------------------
    Total                                      9.145ns (2.272ns logic, 6.873ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  11.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a54/tmp1 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.091ns (Levels of Logic = 3)
  Clock Path Skew:      0.477ns (1.284 - 0.807)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a54/tmp1 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y9.AQ        Tcko                  0.525   t/tmp1_45
                                                       t/a54/tmp1
    SLICE_X4Y9.C5        net (fanout=2)        0.422   t/tmp1_45
    SLICE_X4Y9.C         Tilo                  0.255   t/tmp1_45
                                                       t/b/Mmux__n0196147
    SLICE_X10Y26.C1      net (fanout=1)        2.380   t/b/Mmux__n0196146
    SLICE_X10Y26.C       Tilo                  0.235   t/tmp0_46
                                                       t/b/Mmux__n0196149
    SLICE_X6Y58.A6       net (fanout=1)        2.600   t/b/Mmux__n0196148
    SLICE_X6Y58.A        Tilo                  0.235   t/b/Mmux__n0196142
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        1.261   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      9.091ns (2.428ns logic, 6.663ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  11.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.072ns (Levels of Logic = 2)
  Clock Path Skew:      0.480ns (0.784 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.CQ      Tcko                  0.525   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X23Y25.A6      net (fanout=23)       3.037   t/b/counter[3]
    SLICE_X23Y25.A       Tilo                  0.259   t/b/Mmux__n019625
                                                       t/b/Mmux__n019629
    SLICE_X22Y50.A4      net (fanout=1)        1.964   t/b/Mmux__n019628
    SLICE_X22Y50.A       Tilo                  0.235   t/b/Mmux__n019622
                                                       t/b/Mmux__n0196210
    OLOGIC_X7Y63.D1      net (fanout=1)        1.874   t/b/_n0196[0]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   oData_0
                                                       t/b/oData_0
    -------------------------------------------------  ---------------------------
    Total                                      9.072ns (2.197ns logic, 6.875ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  11.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.050ns (Levels of Logic = 2)
  Clock Path Skew:      0.518ns (1.196 - 0.678)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.CQ      Tcko                  0.525   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X10Y26.C5      net (fanout=23)       3.016   t/b/counter[3]
    SLICE_X10Y26.C       Tilo                  0.235   t/tmp0_46
                                                       t/b/Mmux__n0196149
    SLICE_X6Y58.A6       net (fanout=1)        2.600   t/b/Mmux__n0196148
    SLICE_X6Y58.A        Tilo                  0.235   t/b/Mmux__n0196142
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        1.261   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      9.050ns (2.173ns logic, 6.877ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  11.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a55/tmp1 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.990ns (Levels of Logic = 3)
  Clock Path Skew:      0.480ns (1.284 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a55/tmp1 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y11.AQ       Tcko                  0.430   t/tmp1_43
                                                       t/a55/tmp1
    SLICE_X9Y12.C1       net (fanout=2)        0.745   t/tmp1_43
    SLICE_X9Y12.C        Tilo                  0.259   t/tmp0_43
                                                       t/b/Mmux__n0196145
    SLICE_X10Y26.C2      net (fanout=1)        2.047   t/b/Mmux__n0196144
    SLICE_X10Y26.C       Tilo                  0.235   t/tmp0_46
                                                       t/b/Mmux__n0196149
    SLICE_X6Y58.A6       net (fanout=1)        2.600   t/b/Mmux__n0196148
    SLICE_X6Y58.A        Tilo                  0.235   t/b/Mmux__n0196142
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        1.261   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      8.990ns (2.337ns logic, 6.653ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  11.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.976ns (Levels of Logic = 2)
  Clock Path Skew:      0.518ns (1.196 - 0.678)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.BMUX    Tshcko                0.576   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X10Y26.C6      net (fanout=31)       2.891   t/b/counter[1]
    SLICE_X10Y26.C       Tilo                  0.235   t/tmp0_46
                                                       t/b/Mmux__n0196149
    SLICE_X6Y58.A6       net (fanout=1)        2.600   t/b/Mmux__n0196148
    SLICE_X6Y58.A        Tilo                  0.235   t/b/Mmux__n0196142
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        1.261   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      8.976ns (2.224ns logic, 6.752ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  11.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a19/tmp0 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.933ns (Levels of Logic = 3)
  Clock Path Skew:      0.488ns (1.268 - 0.780)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a19/tmp0 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y11.AQ      Tcko                  0.476   t/tmp0_20
                                                       t/a19/tmp0
    SLICE_X20Y11.C4      net (fanout=2)        0.546   t/tmp0_20
    SLICE_X20Y11.C       Tilo                  0.255   t/tmp1_20
                                                       t/b/Mmux__n019666
    SLICE_X17Y15.C2      net (fanout=1)        1.325   t/b/Mmux__n019665
    SLICE_X17Y15.C       Tilo                  0.259   t/tmp0_21
                                                       t/b/Mmux__n019669
    SLICE_X16Y58.A2      net (fanout=1)        3.369   t/b/Mmux__n019668
    SLICE_X16Y58.A       Tilo                  0.254   t/b/Mmux__n019662
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        1.271   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.933ns (2.422ns logic, 6.511ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  11.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a38/tmp0 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.888ns (Levels of Logic = 3)
  Clock Path Skew:      0.472ns (1.284 - 0.812)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a38/tmp0 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y4.AQ        Tcko                  0.525   t/tmp0_61
                                                       t/a38/tmp0
    SLICE_X5Y4.C2        net (fanout=2)        0.541   t/tmp0_61
    SLICE_X5Y4.C         Tilo                  0.259   t/tmp1_61
                                                       t/b/Mmux__n0196107
    SLICE_X4Y15.C3       net (fanout=1)        1.250   t/b/Mmux__n0196106
    SLICE_X4Y15.C        Tilo                  0.255   t/tmp0_62
                                                       t/b/Mmux__n0196109
    SLICE_X8Y51.A6       net (fanout=1)        2.812   t/b/Mmux__n0196108
    SLICE_X8Y51.A        Tilo                  0.254   t/b/Mmux__n0196102
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        1.814   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                      8.888ns (2.471ns logic, 6.417ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  11.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a31/tmp1 (FF)
  Destination:          t/b/oData_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.951ns (Levels of Logic = 3)
  Clock Path Skew:      0.538ns (1.283 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a31/tmp1 to t/b/oData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.AQ       Tcko                  0.430   t/tmp1_15
                                                       t/a31/tmp1
    SLICE_X10Y17.C1      net (fanout=2)        0.784   t/tmp1_15
    SLICE_X10Y17.C       Tilo                  0.235   t/tmp0_15
                                                       t/b/Mmux__n019685
    SLICE_X12Y17.C2      net (fanout=1)        0.931   t/b/Mmux__n019684
    SLICE_X12Y17.C       Tilo                  0.255   t/tmp0_18
                                                       t/b/Mmux__n019689
    SLICE_X12Y41.A1      net (fanout=1)        2.253   t/b/Mmux__n019688
    SLICE_X12Y41.A       Tilo                  0.254   t/b/Mmux__n019682
                                                       t/b/Mmux__n0196810
    OLOGIC_X2Y61.D1      net (fanout=1)        2.631   t/b/_n0196[3]
    OLOGIC_X2Y61.CLK0    Todck                 1.178   oData_3
                                                       t/b/oData_3
    -------------------------------------------------  ---------------------------
    Total                                      8.951ns (2.352ns logic, 6.599ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  11.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a19/tmp1 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.825ns (Levels of Logic = 3)
  Clock Path Skew:      0.488ns (1.268 - 0.780)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a19/tmp1 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.525   t/tmp1_20
                                                       t/a19/tmp1
    SLICE_X20Y11.C3      net (fanout=2)        0.389   t/tmp1_20
    SLICE_X20Y11.C       Tilo                  0.255   t/tmp1_20
                                                       t/b/Mmux__n019666
    SLICE_X17Y15.C2      net (fanout=1)        1.325   t/b/Mmux__n019665
    SLICE_X17Y15.C       Tilo                  0.259   t/tmp0_21
                                                       t/b/Mmux__n019669
    SLICE_X16Y58.A2      net (fanout=1)        3.369   t/b/Mmux__n019668
    SLICE_X16Y58.A       Tilo                  0.254   t/b/Mmux__n019662
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        1.271   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.825ns (2.471ns logic, 6.354ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  11.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a51/tmp0 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.745ns (Levels of Logic = 3)
  Clock Path Skew:      0.506ns (1.284 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a51/tmp0 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y13.AQ      Tcko                  0.430   t/tmp0_44
                                                       t/a51/tmp0
    SLICE_X12Y14.C1      net (fanout=2)        0.786   t/tmp0_44
    SLICE_X12Y14.C       Tilo                  0.255   t/tmp1_44
                                                       t/b/Mmux__n0196146
    SLICE_X10Y26.C3      net (fanout=1)        1.765   t/b/Mmux__n0196145
    SLICE_X10Y26.C       Tilo                  0.235   t/tmp0_46
                                                       t/b/Mmux__n0196149
    SLICE_X6Y58.A6       net (fanout=1)        2.600   t/b/Mmux__n0196148
    SLICE_X6Y58.A        Tilo                  0.235   t/b/Mmux__n0196142
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        1.261   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      8.745ns (2.333ns logic, 6.412ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  11.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a35/tmp0 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.663ns (Levels of Logic = 3)
  Clock Path Skew:      0.468ns (1.284 - 0.816)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a35/tmp0 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y5.AQ        Tcko                  0.430   t/tmp0_60
                                                       t/a35/tmp0
    SLICE_X2Y7.C6        net (fanout=2)        0.572   t/tmp0_60
    SLICE_X2Y7.C         Tilo                  0.235   t/tmp1_60
                                                       t/b/Mmux__n0196106
    SLICE_X4Y15.C5       net (fanout=1)        1.113   t/b/Mmux__n0196105
    SLICE_X4Y15.C        Tilo                  0.255   t/tmp0_62
                                                       t/b/Mmux__n0196109
    SLICE_X8Y51.A6       net (fanout=1)        2.812   t/b/Mmux__n0196108
    SLICE_X8Y51.A        Tilo                  0.254   t/b/Mmux__n0196102
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        1.814   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                      8.663ns (2.352ns logic, 6.311ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  11.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a27/tmp0 (FF)
  Destination:          t/b/oData_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.698ns (Levels of Logic = 3)
  Clock Path Skew:      0.508ns (1.283 - 0.775)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a27/tmp0 to t/b/oData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y11.AQ      Tcko                  0.430   t/tmp0_16
                                                       t/a27/tmp0
    SLICE_X16Y11.C1      net (fanout=2)        0.551   t/tmp0_16
    SLICE_X16Y11.C       Tilo                  0.255   t/tmp1_16
                                                       t/b/Mmux__n019686
    SLICE_X12Y17.C5      net (fanout=1)        0.891   t/b/Mmux__n019685
    SLICE_X12Y17.C       Tilo                  0.255   t/tmp0_18
                                                       t/b/Mmux__n019689
    SLICE_X12Y41.A1      net (fanout=1)        2.253   t/b/Mmux__n019688
    SLICE_X12Y41.A       Tilo                  0.254   t/b/Mmux__n019682
                                                       t/b/Mmux__n0196810
    OLOGIC_X2Y61.D1      net (fanout=1)        2.631   t/b/_n0196[3]
    OLOGIC_X2Y61.CLK0    Todck                 1.178   oData_3
                                                       t/b/oData_3
    -------------------------------------------------  ---------------------------
    Total                                      8.698ns (2.372ns logic, 6.326ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  11.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a38/tmp1 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.621ns (Levels of Logic = 3)
  Clock Path Skew:      0.472ns (1.284 - 0.812)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a38/tmp1 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y4.AQ        Tcko                  0.430   t/tmp1_61
                                                       t/a38/tmp1
    SLICE_X5Y4.C3        net (fanout=2)        0.369   t/tmp1_61
    SLICE_X5Y4.C         Tilo                  0.259   t/tmp1_61
                                                       t/b/Mmux__n0196107
    SLICE_X4Y15.C3       net (fanout=1)        1.250   t/b/Mmux__n0196106
    SLICE_X4Y15.C        Tilo                  0.255   t/tmp0_62
                                                       t/b/Mmux__n0196109
    SLICE_X8Y51.A6       net (fanout=1)        2.812   t/b/Mmux__n0196108
    SLICE_X8Y51.A        Tilo                  0.254   t/b/Mmux__n0196102
                                                       t/b/Mmux__n01961010
    OLOGIC_X2Y63.D1      net (fanout=1)        1.814   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                      8.621ns (2.376ns logic, 6.245ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  11.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a55/tmp0 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.614ns (Levels of Logic = 3)
  Clock Path Skew:      0.478ns (1.284 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a55/tmp0 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   t/tmp0_43
                                                       t/a55/tmp0
    SLICE_X9Y12.C3       net (fanout=2)        0.369   t/tmp0_43
    SLICE_X9Y12.C        Tilo                  0.259   t/tmp0_43
                                                       t/b/Mmux__n0196145
    SLICE_X10Y26.C2      net (fanout=1)        2.047   t/b/Mmux__n0196144
    SLICE_X10Y26.C       Tilo                  0.235   t/tmp0_46
                                                       t/b/Mmux__n0196149
    SLICE_X6Y58.A6       net (fanout=1)        2.600   t/b/Mmux__n0196148
    SLICE_X6Y58.A        Tilo                  0.235   t/b/Mmux__n0196142
                                                       t/b/Mmux__n01961410
    OLOGIC_X1Y63.D1      net (fanout=1)        1.261   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      8.614ns (2.337ns logic, 6.277ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  11.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a23/tmp1 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.616ns (Levels of Logic = 3)
  Clock Path Skew:      0.493ns (1.268 - 0.775)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a23/tmp1 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y4.AQ       Tcko                  0.476   t/tmp1_10
                                                       t/a23/tmp1
    SLICE_X15Y5.C6       net (fanout=2)        0.337   t/tmp1_10
    SLICE_X15Y5.C        Tilo                  0.259   t/tmp0_10
                                                       t/b/Mmux__n019665
    SLICE_X17Y15.C4      net (fanout=1)        1.213   t/b/Mmux__n019664
    SLICE_X17Y15.C       Tilo                  0.259   t/tmp0_21
                                                       t/b/Mmux__n019669
    SLICE_X16Y58.A2      net (fanout=1)        3.369   t/b/Mmux__n019668
    SLICE_X16Y58.A       Tilo                  0.254   t/b/Mmux__n019662
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        1.271   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.616ns (2.426ns logic, 6.190ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  11.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a27/tmp1 (FF)
  Destination:          t/b/oData_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.631ns (Levels of Logic = 3)
  Clock Path Skew:      0.508ns (1.283 - 0.775)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a27/tmp1 to t/b/oData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.AQ      Tcko                  0.525   t/tmp1_16
                                                       t/a27/tmp1
    SLICE_X16Y11.C3      net (fanout=2)        0.389   t/tmp1_16
    SLICE_X16Y11.C       Tilo                  0.255   t/tmp1_16
                                                       t/b/Mmux__n019686
    SLICE_X12Y17.C5      net (fanout=1)        0.891   t/b/Mmux__n019685
    SLICE_X12Y17.C       Tilo                  0.255   t/tmp0_18
                                                       t/b/Mmux__n019689
    SLICE_X12Y41.A1      net (fanout=1)        2.253   t/b/Mmux__n019688
    SLICE_X12Y41.A       Tilo                  0.254   t/b/Mmux__n019682
                                                       t/b/Mmux__n0196810
    OLOGIC_X2Y61.D1      net (fanout=1)        2.631   t/b/_n0196[3]
    OLOGIC_X2Y61.CLK0    Todck                 1.178   oData_3
                                                       t/b/oData_3
    -------------------------------------------------  ---------------------------
    Total                                      8.631ns (2.467ns logic, 6.164ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_0/CLK0
  Logical resource: t/b/oData_0/CK0
  Location pin: OLOGIC_X7Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_1/CLK0
  Logical resource: t/b/oData_1/CK0
  Location pin: OLOGIC_X6Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_2/CLK0
  Logical resource: t/b/oData_2/CK0
  Location pin: OLOGIC_X6Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_3/CLK0
  Logical resource: t/b/oData_3/CK0
  Location pin: OLOGIC_X2Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_4/CLK0
  Logical resource: t/b/oData_4/CK0
  Location pin: OLOGIC_X2Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_5/CLK0
  Logical resource: t/b/oData_5/CK0
  Location pin: OLOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_6/CLK0
  Logical resource: t/b/oData_6/CK0
  Location pin: OLOGIC_X1Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_7/CLK0
  Logical resource: t/b/oData_7/CK0
  Location pin: OLOGIC_X0Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_37/CLK
  Logical resource: t/a62/tmp1/CK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_31/CLK
  Logical resource: t/a64/tmp0/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_34/CLK
  Logical resource: t/a57/tmp0/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_32/CLK
  Logical resource: t/a61/tmp1/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_32/CLK
  Logical resource: t/a61/tmp0/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_33/CLK
  Logical resource: t/a60/tmp0/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_33/CLK
  Logical resource: t/a60/tmp1/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_50/CLK
  Logical resource: t/a41/tmp0/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_48/CLK
  Logical resource: t/a45/tmp0/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_49/CLK
  Logical resource: t/a44/tmp0/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_61/CLK
  Logical resource: t/a38/tmp0/CK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_45/CLK
  Logical resource: t/a54/tmp0/CK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_45/CLK
  Logical resource: t/a54/tmp1/CK
  Location pin: SLICE_X4Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_62/CLK
  Logical resource: t/a34/tmp0/CK
  Location pin: SLICE_X4Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_36/CLK
  Logical resource: t/a59/tmp1/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_11/CLK
  Logical resource: t/a32/tmp0/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_39/CLK
  Logical resource: t/a56/tmp0/CK
  Location pin: SLICE_X4Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_58/CLK
  Logical resource: t/a33/tmp1/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_59/CLK
  Logical resource: t/a39/tmp1/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_46/CLK
  Logical resource: t/a50/tmp1/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_13/CLK
  Logical resource: t/a28/tmp0/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.822|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3093 paths, 0 nets, and 3813 connections

Design statistics:
   Minimum period:  10.822ns{1}   (Maximum frequency:  92.404MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 13 20:22:05 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 179 MB



