From 38e968cb3992748867dc86155f85df88a8adde2d Mon Sep 17 00:00:00 2001
From: David Wu <david.wu@rock-chips.com>
Date: Fri, 27 Mar 2020 20:48:03 +0800
Subject: [PATCH] ARM: dts: rv1126: Change CPLL to 500M

Change-Id: I756d8d793d486d01b5828ace813d8eeffe0bff10
Signed-off-by: David Wu <david.wu@rock-chips.com>
---
 arch/arm/boot/dts/rv1126.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/rv1126.dtsi b/arch/arm/boot/dts/rv1126.dtsi
index 11eda3d273ab..cb0e48312828 100644
--- a/arch/arm/boot/dts/rv1126.dtsi
+++ b/arch/arm/boot/dts/rv1126.dtsi
@@ -720,7 +720,7 @@
 			<&cru HCLK_PDCORE_NIU>;
 		assigned-clock-rates =
 			<32768>, <1188000000>,
-			<100000000>, <1000000000>,
+			<100000000>, <500000000>,
 			<1600000000>, <600000000>,
 			<500000000>, <200000000>,
 			<100000000>, <300000000>,
-- 
2.35.3

