<dec f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1466' type='unsigned int llvm::TargetInstrInfo::getInlineAsmLength(const char * Str, const llvm::MCAsmInfo &amp; MAI, const llvm::TargetSubtargetInfo * STI = nullptr) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1464'>/// Measure the specified inline asm to determine an approximation of its
  /// length.</doc>
<def f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='100' ll='136' type='unsigned int llvm::TargetInstrInfo::getInlineAsmLength(const char * Str, const llvm::MCAsmInfo &amp; MAI, const llvm::TargetSubtargetInfo * STI = nullptr) const'/>
<doc f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='86'>/// Measure the specified inline asm to determine an approximation of its
/// length.
/// Comments (which run till the next SeparatorString or newline) do not
/// count as an instruction.
/// Any other non-whitespace text is considered an instruction, with
/// multiple instructions separated by SeparatorString or newlines.
/// Variable-length instructions are not handled here; this function
/// may be overloaded in the target code to do that.
/// We implement a special case of the .space directive which takes only a
/// single integer argument in base 10 that is the size in bytes. This is a
/// restricted form of the GAS directive in that we only interpret
/// simple--i.e. not a logical or arithmetic expression--size values without
/// the optional fill value. This is primarily used for creating arbitrary
/// sized inline asm blocks for testing purposes.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='84' u='c' c='_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6800' u='c' c='_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='800' u='c' c='_ZNK4llvm16ARMBaseInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='497' u='c' c='_ZNK4llvm12AVRInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1754' c='_ZNK4llvm16HexagonInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430InstrInfo.cpp' l='302' u='c' c='_ZNK4llvm15MSP430InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstrInfo.cpp' l='585' u='c' c='_ZNK4llvm13MipsInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2846' u='c' c='_ZNK4llvm12PPCInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='546' u='c' c='_ZNK4llvm14RISCVInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1516' u='c' c='_ZNK4llvm16SystemZInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
