/*
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

/*
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
library (stratixiii_atoms) {
technology (cmos);
date : "Wed Aug 18 13:21:43 PDT 2004" ;
revision : "1.0" ;
voltage_unit : "1V" ;
time_unit : "1ns" ;
 type (bus2) {
   base_type : array;
   data_type : bit;
   bit_width : 2;
   bit_from : 1;
   bit_to : 0;
   downto : true;
 }
 type (bus3) {
   base_type : array;
   data_type : bit;
   bit_width : 3;
   bit_from : 2;
   bit_to : 0;
   downto : true;
 }
 type (bus4) {
   base_type : array;
   data_type : bit;
   bit_width : 4;
   bit_from : 3;
   bit_to : 0;
   downto : true;
 }
 type (bus5) {
   base_type : array;
   data_type : bit;
   bit_width : 5;
   bit_from : 4;
   bit_to : 0;
   downto : true;
 }
 type (bus6) {
   base_type : array;
   data_type : bit;
   bit_width : 6;
   bit_from : 5;
   bit_to : 0;
   downto : true;
 }
 type (bus7) {
   base_type : array;
   data_type : bit;
   bit_width : 7;
   bit_from : 6;
   bit_to : 0;
   downto : true;
 }
 type (bus8) {
   base_type : array;
   data_type : bit;
   bit_width : 8;
   bit_from : 7;
   bit_to : 0;
   downto : true;
 }
 type (bus9) {
   base_type : array;
   data_type : bit;
   bit_width : 9;
   bit_from : 8;
   bit_to : 0;
   downto : true;
 }
 type (bus10) {
   base_type : array;
   data_type : bit;
   bit_width : 10;
   bit_from : 9;
   bit_to : 0;
   downto : true;
 }
 type (bus11) {
   base_type : array;
   data_type : bit;
   bit_width : 11;
   bit_from : 10;
   bit_to : 0;
   downto : true;
 }
 type (bus12) {
   base_type : array;
   data_type : bit;
   bit_width : 12;
   bit_from : 11;
   bit_to : 0;
   downto : true;
 }
 type (bus13) {
   base_type : array;
   data_type : bit;
   bit_width : 13;
   bit_from : 12;
   bit_to : 0;
   downto : true;
 }
 type (bus14) {
   base_type : array;
   data_type : bit;
   bit_width : 14;
   bit_from : 13;
   bit_to : 0;
   downto : true;
 }
 type (bus15) {
   base_type : array;
   data_type : bit;
   bit_width : 15;
   bit_from : 14;
   bit_to : 0;
   downto : true;
 }
 type (bus16) {
   base_type : array;
   data_type : bit;
   bit_width : 16;
   bit_from : 15;
   bit_to : 0;
   downto : true;
 }
 type (bus17) {
   base_type : array;
   data_type : bit;
   bit_width : 17;
   bit_from : 16;
   bit_to : 0;
   downto : true;
 }
 type (bus18) {
   base_type : array;
   data_type : bit;
   bit_width : 18;
   bit_from : 17;
   bit_to : 0;
   downto : true;
 }
 type (bus32) {
   base_type : array;
   data_type : bit;
   bit_width : 32;
   bit_from : 31;
   bit_to : 0;
   downto : true;
 }
 type (bus72) {
   base_type : array;
   data_type : bit;
   bit_width : 72;
   bit_from : 71;
   bit_to : 0;
   downto : true;
 }
 type (bus144) {
   base_type : array;
   data_type : bit;
   bit_width : 144;
   bit_from : 143;
   bit_to : 0;
   downto : true;
 }
cell(stratixiii_io_ibuf) {
	area : 0.000;
	pin(o) {
		direction : output;
		function : "(i & !(ibar) )";
		timing() {
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "i";
		}
		timing() {
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "ibar";
		}
	}
	pin(i) {
		direction : input;
		capacitance : 0.0000;
		fanout_load : 0.0000;
	}
	pin(ibar) {
		direction : input;
		capacitance : 0.0000;
		fanout_load : 0.0000;
	}
}

cell(stratixiii_io_obuf) {
	area : 0.000;
	pin(o) {
		direction : output;
		three_state :"!(oe)";
		function : "(i)";
		timing() {
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "i";
		}
		timing() {
			timing_type : three_state_disable;	
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "oe";
		}
		timing() {
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "oe";
		}
   }
	pin(obar) {
		direction : output;
		three_state :"!(oe)";
		function : "(!i)";
		timing() {
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "i";
		}
		timing() {
			timing_type : three_state_disable;	
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "oe";
		}
		timing() {
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "oe";
		}
	}
	pin(i) {
		direction : input;
	}
	pin(oe) {
		direction : input;
	}
	pin(dynamicterminationcontrol) {
		direction : input;
	}
	bus(seriesterminationcontrol) {
		bus_type : bus14;
		direction : input;
	}
	bus(parallelterminationcontrol) {
		bus_type : bus14;
		direction : input;
	}
}
cell(stratixiii_pseudo_diff_out) {
	area : 0.000;
	pin(o) {
		direction : output;
		function : "(i)";
		timing() {
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "i";
		}
   }
	pin(obar) {
		direction : output;
		function : "(!i)";
		timing() {
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "i";
		}
   }
	pin(i) {
		direction : input;
	}
}
cell( stratixiii_pll ) {
	bus(inclk) {
		bus_type : bus2;
		direction : input ;
	}
	pin(fbin) {
		direction : input ;
	} 
	pin(clkswitch) {
		direction : input ;
	} 
	pin(areset) {
		direction : input ;
	} 
	pin(pfdena) {
		direction : input ;
	} 
	bus(phasecounterselect) {
		bus_type : bus4;
		direction : input ;
	}
	pin(phaseupdown) {
		direction : input ;
	} 
	pin(phasestep) {
		direction : input ;
	} 
	pin(scanclk) {
		direction : input ;
		clock : true ;
	} 
	pin(scanclkena) {
		direction : input ;
		timing () {
			timing_type : setup_falling ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "scanclk" ;
		}
		timing () {
			timing_type : hold_falling ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "scanclk" ;
		}
	} 
	pin(scandata) {
		direction : input ;
		timing () {
			timing_type : setup_falling ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "scanclk" ;
		}
		timing () {
			timing_type : hold_falling ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "scanclk" ;
		}
	} 
	pin(configupdate) {
		direction : input ;
	} 
	bus(testin) {
		bus_type : bus4;
		direction : input ;
	}
	bus(clk) {
		bus_type : bus10;
		direction : output ;
		timing() {
			timing_type : rising_edge;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "inclk[0]";
		}
		timing() {
			timing_type : rising_edge;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "inclk[1]";
		}
	}
	bus(clkbad) {
		bus_type : bus2;
		direction : output ;
	}
	pin(activeclock) {
		direction : output ;
	} 
	pin(locked) {
		direction : output ;
	} 
	pin(phasedone) {
		direction : output ;
		timing() {
			timing_sense : non_unate ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "phasestep";
		}
	} 
	pin(vcooverrange) {
		direction : output ;
	} 
	pin(vcounderrange) {
		direction : output ;
	} 
	pin(scandataout) {
		direction : output ;
	} 
	pin(scandone) {
		direction : output ;
		timing() {
			timing_type : combinational_rise ;
			timing_sense : positive_unate ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "inclk[0]";
		}
		timing() {
			timing_type : combinational_rise ;
			timing_sense : positive_unate ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "inclk[1]";
		}
		timing() {
			timing_type : combinational_fall ;
			timing_sense : positive_unate ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "areset";
		}
	} 
	pin(fbout) {
		direction : output ;
	} 
	pin(testupout) {
		direction : output ;
	} 
	pin(testdownout) {
		direction : output ;
	} 
}
cell (stratixiii_lvds_transmitter) {
	pin(clk0) {
		direction : input ;
		clock : true;
		min_period : 0;
		min_pulse_width_high : 0;
		min_pulse_width_low : 0;
	}
	pin(enable0) {
		direction : input ;
	}
	pin(dpaclkin) {
		direction : input ;
	}
	bus(datain) {
		bus_type : bus10;
		direction : input ;
		timing () {
			timing_type : setup_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk0" ;
		}
		timing () {
			timing_type : hold_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk0" ;
		}
	}
	pin(serialdatain) {
		direction : input ;
	}
	pin(postdpaserialdatain) {
		direction : input ;
	}
	pin(dataout) {
		direction : output ;
		timing() {
			timing_type : rising_edge;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk0";
		}
		timing() {
			timing_type : falling_edge;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk0";
		}
		timing() {
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "serialdatain";
		}
		timing() {
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "postdpaserialdatain";
		}
	}
	pin(serialfdbkout) {
		direction : output ;
	}
}
cell (stratixiii_lvds_receiver) {
	pin(clk0) {
		direction : input ;
		clock : true;
		min_period : 0;
		min_pulse_width_high : 0;
		min_pulse_width_low : 0;
	}
	pin(datain) {
		direction : input ;
	}
	pin(enable0) {
		direction : input ;
	}
	pin(dpareset) {
		direction : input ;
	}
	pin(dpahold) {
		direction : input ;
	}
	pin(dpaswitch) {
		direction : input ;
	}
	pin(fiforeset) {
		direction : input ;
	}
	pin(bitslip) {
		direction : input ;
	}
	pin(bitslipreset) {
		direction : input ;
	}
	pin(serialfbk) {
		direction : input ;
	}
	bus(dataout) {
		bus_type : bus10;
		direction : output ;
		timing() {
			timing_type : rising_edge;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk0";
		}
	}
	pin(dpalock) {
		direction : output ;
		timing() {
			timing_type : rising_edge;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk0";
		}
	}
	pin(bitslipmax) {
		direction : output ;
		timing() {
			timing_type : rising_edge;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk0";
		}
	}
	pin(serialdataout) {
		direction : output ;
	}
	pin(postdpaserialdataout) {
		direction : output ;
	}
	pin(divfwdclk) {
		direction : output ;
	}
	pin(dpaclkout) {
		direction : output ;
	}
}
cell (stratixiii_dll ) {
	pin(clk) {
		direction : input;
		clock : true;
		min_period : 0;
		min_pulse_width_high : 0;
		min_pulse_width_low : 0;
	}
	pin(aload) {
		direction : input;
	}
	pin(upndnin) {
		direction : input;
		timing () {
			timing_type : setup_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
		timing () {
			timing_type : hold_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
	}
	pin(upndninclkena) {
		direction : input;
		timing () {
			timing_type : setup_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
		timing () {
			timing_type : hold_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
	}
	pin(offsetdelayctrlclkout) {
		direction : output;
	}
	bus(offsetdelayctrlout) {
		bus_type : bus6;
		direction : output;
	}
	bus(delayctrlout) {
		bus_type : bus6;
		direction : output;
		timing() {
			timing_sense : positive_unate ;
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "clk";
		}
	}
	pin(dqsupdate) {
		direction : output;
	}
	pin(upndnout) {
		direction : output;
		timing() {
			timing_sense : positive_unate ;
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "clk";
		}
	}
}
cell( stratixiii_dll_offset_ctrl ) {
	pin(clk) {
		direction : input ;
		clock : true;
		min_period : 0;
		min_pulse_width_high : 0;
		min_pulse_width_low : 0;
	}
	bus(offsetdelayctrlin) {
		bus_type : bus6;
		direction : input ;
	}
	bus(offset) {
		bus_type : bus6;
		direction : input ;
	}
	pin(addnsub) {
		direction : input ;
	}
	pin(aload) {
		direction : input ;
	}
	bus(offsetctrlout) {
		bus_type : bus6;
		direction : output ;
	}
	bus(offsettestout) {
		bus_type : bus6;
		direction : output ;
	}
}
cell (stratixiii_dqs_delay_chain ) {
	pin(dqsin) {
		direction : input;
	}
	bus(delayctrlin) {
		bus_type : bus6;
		direction : input ;
		timing () {
			timing_type : setup_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "dqsupdateen" ;
		}
		timing () {
			timing_type : hold_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "dqsupdateen" ;
		}
	}
	bus(offsetctrlin) {
		bus_type : bus6;
		direction : input ;
		timing () {
			timing_type : setup_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "dqsupdateen" ;
		}
		timing () {
			timing_type : hold_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "dqsupdateen" ;
		}
	}
	pin(dqsupdateen) {
		direction : input;
	}
	bus(phasectrlin) {
		bus_type : bus3;
		direction : input ;
	}
	pin(dqsbusout) {
		direction : output;
		timing() {
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "dqsin";
		}
	}
}

cell( stratixiii_dqs_enable ) {
	pin(dqsin) {
		direction : input;
	}
	pin(dqsenable) {
		direction : input;
	}
	pin(dqsbusout) {
		direction : output;
		timing() {
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "dqsin";
		}
		timing() {
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "dqsenable";
		}
	}
}

cell( stratixiii_dqs_enable_ctrl ) { 
	pin(dqsenablein) {
		direction : input;
		timing () {
			timing_type : setup_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
		timing () {
			timing_type : hold_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
	}
	pin(clk) {
		direction : input;
		clock : true;
		min_period : 0;
		min_pulse_width_high : 0;
		min_pulse_width_low : 0;
	}
	bus(delayctrlin) {
		bus_type : bus6;
		direction : input;
	}
	bus(phasectrlin) {
		bus_type : bus4;
		direction : input;
	}
	pin(phaseinvertctrl) {
		direction : input;
	}
	pin(enaphasetransferreg) {
		direction : input;
	}
	pin(dqsenableout) {
		direction : output;
		timing() {
			timing_sense : positive_unate ;
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "clk";
		}
	}
	pin(dffin) {
		direction : output;
	}
	pin(dffextenddqsenable) {
		direction : output;
	}
}

cell( stratixiii_delay_chain ) {
	pin(datain) {
		direction : input;
	}
	bus(delayctrlin) {
		bus_type : bus4;
		direction : input ;
	}
	pin(dataout) {
		direction : output;
		timing() {
			timing_sense : positive_unate ;
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "datain";
		}
	}
}
cell( stratixiii_io_clock_divider ) {
	pin(clk) {
		direction : input;
		clock : true;
		min_period : 0;
		min_pulse_width_high : 0;
		min_pulse_width_low : 0;
	}
	pin(phaseselect) {
		direction : input;
	}
	bus(delayctrlin) {
		bus_type : bus6;
		direction : input ;
	}
	bus(phasectrlin) {
		bus_type : bus4;
		direction : input ;
	}
	pin(phaseinvertctrl) {
		direction : input;
	}
	pin(masterin) {
		direction : input;
	}
	pin(clkout) {
		direction : output;
		timing() {
			timing_sense : positive_unate ;
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "clk";
		}
	}
	pin(slaveout) {
		direction : output;
	}
}
cell( stratixiii_output_phase_alignment ) {
	bus(datain) {
		bus_type : bus2;
		direction : input ;
		timing () {
			timing_type : setup_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
		timing () {
			timing_type : hold_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
	}
	pin(clk) {
		direction : input;
		clock : true;
		min_period : 0;
		min_pulse_width_high : 0;
		min_pulse_width_low : 0;
	}
	bus(delayctrlin) {
		bus_type : bus6;
		direction : input ;
	}
	bus(phasectrlin) {
		bus_type : bus4;
		direction : input ;
	}
	pin(phaseinvertctrl) {
		direction : input;
	}
	pin(areset) {
		direction : input;
	}
	pin(sreset) {
		direction : input;
	}
	pin(clkena) {
		direction : input;
	}
	pin(enaoutputcycledelay) {
		direction : input;
	}
	pin(enaphasetransferreg) {
		direction : input;
	}
	pin(dataout) {
		direction : output;
		timing() {
			timing_sense : positive_unate ;
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "clk";
		}
		timing() {
			timing_sense : negative_unate ;
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "clk";
		}
	}
}
cell( stratixiii_input_phase_alignment ) {
	pin(datain) {
		direction : input ;
		timing () {
			timing_type : setup_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
		timing () {
			timing_type : hold_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
	}
	pin(clk) {
		direction : input;
		clock : true;
		min_period : 0;
		min_pulse_width_high : 0;
		min_pulse_width_low : 0;
	}
	bus(delayctrlin) {
		bus_type : bus6;
		direction : input ;
	}
	bus(phasectrlin) {
		bus_type : bus4;
		direction : input ;
	}
	pin(phaseinvertctrl) {
		direction : input;
	}
	pin(areset) {
		direction : input;
	}
	pin(enainputcycledelay) {
		direction : input;
	}
	pin(enaphasetransferreg) {
		direction : input;
	}
	pin(dataout) {
		direction : output;
		timing() {
			timing_sense : positive_unate ;
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "clk";
		}
		timing() {
			timing_sense : negative_unate ;
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "clk";
		}
	}
	pin(dffin) {
		direction : output;
	}
	pin(dff1t) {
		direction : output;
	}
}
cell( stratixiii_half_rate_input ) {
	bus(datain) {
		bus_type : bus2;
		direction : input ;
		timing () {
			timing_type : setup_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
		timing () {
			timing_type : hold_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
		timing () {
			timing_type : setup_falling ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
		timing () {
			timing_type : hold_falling ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
	}
	pin(directin) {
		direction : input;
	}
	pin(clk) {
		direction : input;
		clock : true;
		min_period : 0;
		min_pulse_width_high : 0;
		min_pulse_width_low : 0;
	}
	pin(areset) {
		direction : input;
	}
	pin(dataoutbypass) {
		direction : input;
	}
	bus(dataout) {
		bus_type : bus4;
		direction : output;
		timing() {
			timing_sense : positive_unate ;
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "clk";
		}
		timing() {
			timing_sense : negative_unate ;
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "clk";
		}
	}
}
cell( stratixiii_io_config ) {
	pin(datain) {
		direction : input;
		timing () {
			timing_type : setup_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
		timing () {
			timing_type : hold_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
	}
	pin(clk) {
		direction : input;
		clock : true;
		min_period : 0;
		min_pulse_width_high : 0;
		min_pulse_width_low : 0;
	}
	pin(ena) {
		direction : input;
	}
	pin(update) {
		direction : input;
	}
	bus(padtoinputregisterdelaysetting) {
		bus_type : bus4;
		direction : output;
	}
	bus(outputdelaysetting1) {
		bus_type : bus4;
		direction : output;
	}
	bus(outputdelaysetting2) {
		bus_type : bus3;
		direction : output;
	}
	pin(dataout) {
		direction : output;
		timing() {
			timing_sense : positive_unate ;
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "clk";
		}
		timing() {
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "update";
		}
	}
}
cell( stratixiii_dqs_config ) {
	pin(datain) {
		direction : input;
		timing () {
			timing_type : setup_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
		timing () {
			timing_type : hold_rising ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
	}
	pin(clk) {
		direction : input;
		clock : true;
		min_period : 0;
		min_pulse_width_high : 0;
		min_pulse_width_low : 0;
	}
	pin(ena) {
		direction : input;
	}
	pin(update) {
		direction : input;
	}
	bus(dqsbusoutdelaysetting) {
		bus_type : bus4;
		direction : output;
	}
	bus(dqsinputphasesetting) {
		bus_type : bus3;
		direction : output;
	}
	bus(dqsenablectrlphasesetting) {
		bus_type : bus4;
		direction : output;
	}
	bus(dqsoutputphasesetting) {
		bus_type : bus4;
		direction : output;
	}
	bus(dqoutputphasesetting) {
		bus_type : bus4;
		direction : output;
	}
	bus(resyncinputphasesetting) {
		bus_type : bus4;
		direction : output;
	}
	pin(dividerphasesetting) {
		direction : output;
	}
	pin(enaoctcycledelaysetting) {
		direction : output;
	}
	pin(enainputcycledelaysetting) {
		direction : output;
	}
	pin(enaoutputcycledelaysetting) {
		direction : output;
	}
	bus(dqsenabledelaysetting) {
		bus_type : bus3;
		direction : output;
	}
	bus(octdelaysetting1) {
		bus_type : bus4;
		direction : output;
	}
	bus(octdelaysetting2) {
		bus_type : bus3;
		direction : output;
	}
	pin(enadataoutbypass) {
		direction : output;
	}
	pin(enadqsenablephasetransferreg) {
		direction : output;
	}
	pin(enaoctphasetransferreg) {
		direction : output;
	}
	pin(enaoutputphasetransferreg) {
		direction : output;
	}
	pin(enainputphasetransferreg) {
		direction : output;
	}
	pin(resyncinputphaseinvert) {
		direction : output;
	}
	pin(dqsenablectrlphaseinvert) {
		direction : output;
	}
	pin(dqoutputphaseinvert) {
		direction : output;
	}
	pin(dqsoutputphaseinvert) {
		direction : output;
	}
	pin(dataout) {
		direction : output;
		timing() {
			timing_sense : positive_unate ;
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "clk";
		}
		timing() {
			intrinsic_rise : 0.0000;
			intrinsic_fall : 0.0000;
			related_pin : "update";
		}
	}
}
cell(stratixiii_termination) {
	pin(rup) {
		direction : input;
	}
	pin(rdn) {
		direction : input;
	}
	pin(terminationclock) {
		direction : input;
	}
	pin(terminationclear) {
		direction : input;
	}
	pin(terminationenable) {
		direction : input;
	}
	pin(serializerenable) {
		direction : input;
	}
	pin(terminationcontrolin) {
		direction : input;
	}
	pin(scanin) {
		direction : input;
	}
	pin(scanen) {
		direction : input;
	}
	bus(otherserializerenable) {
		bus_type : bus9;
		direction : input;
	}
	pin(incrup) {
		direction : output;
	}
	pin(incrdn) {
		direction : output;
	}
	pin(terminationcontrol) {
		direction : output;
	}
	pin(terminationcontrolprobe) {
		direction : output;
	}
	pin(shiftregisterprobe) {
		direction : output;
	}
	pin(serializerenableout) {
		direction : output;
	}
	pin(scanout) {
		direction : output;
	}
}
cell (stratixiii_termination_logic) {
	pin(serialloadenable) {
		direction : input;
	}	
	pin(terminationclock) {
		direction : input;
	}	
	pin(parallelloadenable) {
		direction : input;
	}	
	pin(terminationdata) {
		direction : input;
	}	
	bus(seriesterminationcontrol) {
		bus_type : bus14;
		direction : output;
	}
	bus(parallelterminationcontrol) {
		bus_type : bus14;
		direction : output;
	}
}
cell (stratixiii_jtag) {
	pin(tms) {
		direction : input;
	}	
	pin(tck) {
		direction : input;
	}	
	pin(tdi) {
		direction : input;
	}	
	pin(ntrst) {
		direction : input;
	}	
	pin(tdoutap) {
		direction : input;
	}	
	pin(tdouser) {
		direction : input;
	}	
	pin(tdo) {
		direction : output;
	}	
	pin(tmsutap) {
		direction : output;
	}	
	pin(tckutap) {
		direction : output;
	}	
	pin(tdiutap) {
		direction : output;
	}	
	pin(shiftuser) {
		direction : output;
	}	
	pin(clkdruser) {
		direction : output;
	}	
	pin(updateuser) {
		direction : output;
	}	
	pin(runidleuser) {
		direction : output;
	}	
	pin(usr1user) {
		direction : output;
	}	
}
cell (stratixiii_crcblock) {
	pin(clk) {
		direction : input;
	}	
	pin(shiftnld) {
		direction : input;
	}	
	pin(ldsrc) {
		direction : input;
	}	
	pin(crcerror) {
		direction : output;
	}	
	pin(regout) {
		direction : output;
	}	
}
cell (stratixiii_rublock) {
	pin(clk) {
		direction : input;
	}	
	pin(shiftnld) {
		direction : input;
	}	
	pin(captnupdt) {
		direction : input;
	}	
	pin(regin) {
		direction : input;
	}	
	pin(rsttimer) {
		direction : input;
	}	
	pin(rconfig) {
		direction : input;
	}	
	pin(regout) {
		direction : output;
	}	
}
cell (stratixiii_asmiblock) {
	pin(dclkin) {
		direction : input;
	}	
	pin(scein) {
		direction : input;
	}	
	pin(sdoin) {
		direction : input;
	}	
	pin(data0in) {
		direction : input;
	}	
	pin(oe) {
		direction : input;
	}	
	pin(dclkout) {
		direction : output;
	}	
	pin(sceout) {
		direction : output;
	}	
	pin(sdoout) {
		direction : output;
	}	
	pin(data0out) {
		direction : output;
	}	
}
cell (stratixiii_tsdblock) {
	bus(offset) {
		bus_type : bus6;
		direction : input;
	}	
	pin(clk) {
		direction : input;
	}	
	pin(ce) {
		direction : input;
	}	
	pin(clr) {
		direction : input;
	}	
	pin(fdbkctrlfromcore) {
		direction : input;
	}	
	pin(compouttest) {
		direction : input;
	}	
	bus(tsdcalo) {
		bus_type : bus8;
		direction : output;
	}	
	pin(tsdcaldone) {
		direction : output;
	}	
	pin(tsdcompout) {
		direction : output;
	}	
	bus(offsetout) {
		bus_type : bus6;
		direction : output;
	}	
}
cell( stratixiii_bias_block ) {
	pin(clk) {
		direction : input ;
		clock : true;
		min_period : 0;
		min_pulse_width_high : 0;
		min_pulse_width_low : 0;
	}
	pin(din) {
		direction : input ;
		timing () {
			timing_type : setup_falling ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
		timing () {
			timing_type : hold_falling ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
	}
	pin(shiftnld) {
		direction : input ;
		timing () {
			timing_type : setup_falling ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
		timing () {
			timing_type : hold_falling ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
	}
	pin(captnupdt) {
		direction : input ;
		timing () {
			timing_type : setup_falling ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
		timing () {
			timing_type : hold_falling ;
			intrinsic_rise : 0.000;
			intrinsic_fall : 0.000;
			related_pin : "clk" ;
		}
	}
	pin(dout) {
		direction : output;
	}	
}
}
