
BSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b28  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08009cf8  08009cf8  00019cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e0c  08009e0c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08009e0c  08009e0c  00019e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e14  08009e14  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e14  08009e14  00019e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009e18  08009e18  00019e18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08009e1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c4  20000078  08009e94  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000053c  08009e94  0002053c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016801  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ff5  00000000  00000000  000368a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c8  00000000  00000000  000398a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010a8  00000000  00000000  0003aa68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000280be  00000000  00000000  0003bb10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015ebc  00000000  00000000  00063bce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f547e  00000000  00000000  00079a8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016ef08  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005290  00000000  00000000  0016ef58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009ce0 	.word	0x08009ce0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	08009ce0 	.word	0x08009ce0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_uldivmod>:
 8000adc:	b953      	cbnz	r3, 8000af4 <__aeabi_uldivmod+0x18>
 8000ade:	b94a      	cbnz	r2, 8000af4 <__aeabi_uldivmod+0x18>
 8000ae0:	2900      	cmp	r1, #0
 8000ae2:	bf08      	it	eq
 8000ae4:	2800      	cmpeq	r0, #0
 8000ae6:	bf1c      	itt	ne
 8000ae8:	f04f 31ff 	movne.w	r1, #4294967295
 8000aec:	f04f 30ff 	movne.w	r0, #4294967295
 8000af0:	f000 b974 	b.w	8000ddc <__aeabi_idiv0>
 8000af4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000af8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000afc:	f000 f806 	bl	8000b0c <__udivmoddi4>
 8000b00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b08:	b004      	add	sp, #16
 8000b0a:	4770      	bx	lr

08000b0c <__udivmoddi4>:
 8000b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b10:	9d08      	ldr	r5, [sp, #32]
 8000b12:	4604      	mov	r4, r0
 8000b14:	468e      	mov	lr, r1
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d14d      	bne.n	8000bb6 <__udivmoddi4+0xaa>
 8000b1a:	428a      	cmp	r2, r1
 8000b1c:	4694      	mov	ip, r2
 8000b1e:	d969      	bls.n	8000bf4 <__udivmoddi4+0xe8>
 8000b20:	fab2 f282 	clz	r2, r2
 8000b24:	b152      	cbz	r2, 8000b3c <__udivmoddi4+0x30>
 8000b26:	fa01 f302 	lsl.w	r3, r1, r2
 8000b2a:	f1c2 0120 	rsb	r1, r2, #32
 8000b2e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b32:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b36:	ea41 0e03 	orr.w	lr, r1, r3
 8000b3a:	4094      	lsls	r4, r2
 8000b3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b40:	0c21      	lsrs	r1, r4, #16
 8000b42:	fbbe f6f8 	udiv	r6, lr, r8
 8000b46:	fa1f f78c 	uxth.w	r7, ip
 8000b4a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b4e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b52:	fb06 f107 	mul.w	r1, r6, r7
 8000b56:	4299      	cmp	r1, r3
 8000b58:	d90a      	bls.n	8000b70 <__udivmoddi4+0x64>
 8000b5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b5e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b62:	f080 811f 	bcs.w	8000da4 <__udivmoddi4+0x298>
 8000b66:	4299      	cmp	r1, r3
 8000b68:	f240 811c 	bls.w	8000da4 <__udivmoddi4+0x298>
 8000b6c:	3e02      	subs	r6, #2
 8000b6e:	4463      	add	r3, ip
 8000b70:	1a5b      	subs	r3, r3, r1
 8000b72:	b2a4      	uxth	r4, r4
 8000b74:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b78:	fb08 3310 	mls	r3, r8, r0, r3
 8000b7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b80:	fb00 f707 	mul.w	r7, r0, r7
 8000b84:	42a7      	cmp	r7, r4
 8000b86:	d90a      	bls.n	8000b9e <__udivmoddi4+0x92>
 8000b88:	eb1c 0404 	adds.w	r4, ip, r4
 8000b8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b90:	f080 810a 	bcs.w	8000da8 <__udivmoddi4+0x29c>
 8000b94:	42a7      	cmp	r7, r4
 8000b96:	f240 8107 	bls.w	8000da8 <__udivmoddi4+0x29c>
 8000b9a:	4464      	add	r4, ip
 8000b9c:	3802      	subs	r0, #2
 8000b9e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ba2:	1be4      	subs	r4, r4, r7
 8000ba4:	2600      	movs	r6, #0
 8000ba6:	b11d      	cbz	r5, 8000bb0 <__udivmoddi4+0xa4>
 8000ba8:	40d4      	lsrs	r4, r2
 8000baa:	2300      	movs	r3, #0
 8000bac:	e9c5 4300 	strd	r4, r3, [r5]
 8000bb0:	4631      	mov	r1, r6
 8000bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb6:	428b      	cmp	r3, r1
 8000bb8:	d909      	bls.n	8000bce <__udivmoddi4+0xc2>
 8000bba:	2d00      	cmp	r5, #0
 8000bbc:	f000 80ef 	beq.w	8000d9e <__udivmoddi4+0x292>
 8000bc0:	2600      	movs	r6, #0
 8000bc2:	e9c5 0100 	strd	r0, r1, [r5]
 8000bc6:	4630      	mov	r0, r6
 8000bc8:	4631      	mov	r1, r6
 8000bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bce:	fab3 f683 	clz	r6, r3
 8000bd2:	2e00      	cmp	r6, #0
 8000bd4:	d14a      	bne.n	8000c6c <__udivmoddi4+0x160>
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d302      	bcc.n	8000be0 <__udivmoddi4+0xd4>
 8000bda:	4282      	cmp	r2, r0
 8000bdc:	f200 80f9 	bhi.w	8000dd2 <__udivmoddi4+0x2c6>
 8000be0:	1a84      	subs	r4, r0, r2
 8000be2:	eb61 0303 	sbc.w	r3, r1, r3
 8000be6:	2001      	movs	r0, #1
 8000be8:	469e      	mov	lr, r3
 8000bea:	2d00      	cmp	r5, #0
 8000bec:	d0e0      	beq.n	8000bb0 <__udivmoddi4+0xa4>
 8000bee:	e9c5 4e00 	strd	r4, lr, [r5]
 8000bf2:	e7dd      	b.n	8000bb0 <__udivmoddi4+0xa4>
 8000bf4:	b902      	cbnz	r2, 8000bf8 <__udivmoddi4+0xec>
 8000bf6:	deff      	udf	#255	; 0xff
 8000bf8:	fab2 f282 	clz	r2, r2
 8000bfc:	2a00      	cmp	r2, #0
 8000bfe:	f040 8092 	bne.w	8000d26 <__udivmoddi4+0x21a>
 8000c02:	eba1 010c 	sub.w	r1, r1, ip
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f fe8c 	uxth.w	lr, ip
 8000c0e:	2601      	movs	r6, #1
 8000c10:	0c20      	lsrs	r0, r4, #16
 8000c12:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c16:	fb07 1113 	mls	r1, r7, r3, r1
 8000c1a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c1e:	fb0e f003 	mul.w	r0, lr, r3
 8000c22:	4288      	cmp	r0, r1
 8000c24:	d908      	bls.n	8000c38 <__udivmoddi4+0x12c>
 8000c26:	eb1c 0101 	adds.w	r1, ip, r1
 8000c2a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c2e:	d202      	bcs.n	8000c36 <__udivmoddi4+0x12a>
 8000c30:	4288      	cmp	r0, r1
 8000c32:	f200 80cb 	bhi.w	8000dcc <__udivmoddi4+0x2c0>
 8000c36:	4643      	mov	r3, r8
 8000c38:	1a09      	subs	r1, r1, r0
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c40:	fb07 1110 	mls	r1, r7, r0, r1
 8000c44:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c48:	fb0e fe00 	mul.w	lr, lr, r0
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d908      	bls.n	8000c62 <__udivmoddi4+0x156>
 8000c50:	eb1c 0404 	adds.w	r4, ip, r4
 8000c54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c58:	d202      	bcs.n	8000c60 <__udivmoddi4+0x154>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f200 80bb 	bhi.w	8000dd6 <__udivmoddi4+0x2ca>
 8000c60:	4608      	mov	r0, r1
 8000c62:	eba4 040e 	sub.w	r4, r4, lr
 8000c66:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c6a:	e79c      	b.n	8000ba6 <__udivmoddi4+0x9a>
 8000c6c:	f1c6 0720 	rsb	r7, r6, #32
 8000c70:	40b3      	lsls	r3, r6
 8000c72:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c76:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c7a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c7e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c82:	431c      	orrs	r4, r3
 8000c84:	40f9      	lsrs	r1, r7
 8000c86:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c8a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c8e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c92:	0c20      	lsrs	r0, r4, #16
 8000c94:	fa1f fe8c 	uxth.w	lr, ip
 8000c98:	fb09 1118 	mls	r1, r9, r8, r1
 8000c9c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ca0:	fb08 f00e 	mul.w	r0, r8, lr
 8000ca4:	4288      	cmp	r0, r1
 8000ca6:	fa02 f206 	lsl.w	r2, r2, r6
 8000caa:	d90b      	bls.n	8000cc4 <__udivmoddi4+0x1b8>
 8000cac:	eb1c 0101 	adds.w	r1, ip, r1
 8000cb0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cb4:	f080 8088 	bcs.w	8000dc8 <__udivmoddi4+0x2bc>
 8000cb8:	4288      	cmp	r0, r1
 8000cba:	f240 8085 	bls.w	8000dc8 <__udivmoddi4+0x2bc>
 8000cbe:	f1a8 0802 	sub.w	r8, r8, #2
 8000cc2:	4461      	add	r1, ip
 8000cc4:	1a09      	subs	r1, r1, r0
 8000cc6:	b2a4      	uxth	r4, r4
 8000cc8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ccc:	fb09 1110 	mls	r1, r9, r0, r1
 8000cd0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000cd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cd8:	458e      	cmp	lr, r1
 8000cda:	d908      	bls.n	8000cee <__udivmoddi4+0x1e2>
 8000cdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000ce0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ce4:	d26c      	bcs.n	8000dc0 <__udivmoddi4+0x2b4>
 8000ce6:	458e      	cmp	lr, r1
 8000ce8:	d96a      	bls.n	8000dc0 <__udivmoddi4+0x2b4>
 8000cea:	3802      	subs	r0, #2
 8000cec:	4461      	add	r1, ip
 8000cee:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cf2:	fba0 9402 	umull	r9, r4, r0, r2
 8000cf6:	eba1 010e 	sub.w	r1, r1, lr
 8000cfa:	42a1      	cmp	r1, r4
 8000cfc:	46c8      	mov	r8, r9
 8000cfe:	46a6      	mov	lr, r4
 8000d00:	d356      	bcc.n	8000db0 <__udivmoddi4+0x2a4>
 8000d02:	d053      	beq.n	8000dac <__udivmoddi4+0x2a0>
 8000d04:	b15d      	cbz	r5, 8000d1e <__udivmoddi4+0x212>
 8000d06:	ebb3 0208 	subs.w	r2, r3, r8
 8000d0a:	eb61 010e 	sbc.w	r1, r1, lr
 8000d0e:	fa01 f707 	lsl.w	r7, r1, r7
 8000d12:	fa22 f306 	lsr.w	r3, r2, r6
 8000d16:	40f1      	lsrs	r1, r6
 8000d18:	431f      	orrs	r7, r3
 8000d1a:	e9c5 7100 	strd	r7, r1, [r5]
 8000d1e:	2600      	movs	r6, #0
 8000d20:	4631      	mov	r1, r6
 8000d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d26:	f1c2 0320 	rsb	r3, r2, #32
 8000d2a:	40d8      	lsrs	r0, r3
 8000d2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d30:	fa21 f303 	lsr.w	r3, r1, r3
 8000d34:	4091      	lsls	r1, r2
 8000d36:	4301      	orrs	r1, r0
 8000d38:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d3c:	fa1f fe8c 	uxth.w	lr, ip
 8000d40:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d44:	fb07 3610 	mls	r6, r7, r0, r3
 8000d48:	0c0b      	lsrs	r3, r1, #16
 8000d4a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d4e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d52:	429e      	cmp	r6, r3
 8000d54:	fa04 f402 	lsl.w	r4, r4, r2
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0x260>
 8000d5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d5e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d62:	d22f      	bcs.n	8000dc4 <__udivmoddi4+0x2b8>
 8000d64:	429e      	cmp	r6, r3
 8000d66:	d92d      	bls.n	8000dc4 <__udivmoddi4+0x2b8>
 8000d68:	3802      	subs	r0, #2
 8000d6a:	4463      	add	r3, ip
 8000d6c:	1b9b      	subs	r3, r3, r6
 8000d6e:	b289      	uxth	r1, r1
 8000d70:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d74:	fb07 3316 	mls	r3, r7, r6, r3
 8000d78:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d7c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d80:	428b      	cmp	r3, r1
 8000d82:	d908      	bls.n	8000d96 <__udivmoddi4+0x28a>
 8000d84:	eb1c 0101 	adds.w	r1, ip, r1
 8000d88:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d8c:	d216      	bcs.n	8000dbc <__udivmoddi4+0x2b0>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d914      	bls.n	8000dbc <__udivmoddi4+0x2b0>
 8000d92:	3e02      	subs	r6, #2
 8000d94:	4461      	add	r1, ip
 8000d96:	1ac9      	subs	r1, r1, r3
 8000d98:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d9c:	e738      	b.n	8000c10 <__udivmoddi4+0x104>
 8000d9e:	462e      	mov	r6, r5
 8000da0:	4628      	mov	r0, r5
 8000da2:	e705      	b.n	8000bb0 <__udivmoddi4+0xa4>
 8000da4:	4606      	mov	r6, r0
 8000da6:	e6e3      	b.n	8000b70 <__udivmoddi4+0x64>
 8000da8:	4618      	mov	r0, r3
 8000daa:	e6f8      	b.n	8000b9e <__udivmoddi4+0x92>
 8000dac:	454b      	cmp	r3, r9
 8000dae:	d2a9      	bcs.n	8000d04 <__udivmoddi4+0x1f8>
 8000db0:	ebb9 0802 	subs.w	r8, r9, r2
 8000db4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000db8:	3801      	subs	r0, #1
 8000dba:	e7a3      	b.n	8000d04 <__udivmoddi4+0x1f8>
 8000dbc:	4646      	mov	r6, r8
 8000dbe:	e7ea      	b.n	8000d96 <__udivmoddi4+0x28a>
 8000dc0:	4620      	mov	r0, r4
 8000dc2:	e794      	b.n	8000cee <__udivmoddi4+0x1e2>
 8000dc4:	4640      	mov	r0, r8
 8000dc6:	e7d1      	b.n	8000d6c <__udivmoddi4+0x260>
 8000dc8:	46d0      	mov	r8, sl
 8000dca:	e77b      	b.n	8000cc4 <__udivmoddi4+0x1b8>
 8000dcc:	3b02      	subs	r3, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	e732      	b.n	8000c38 <__udivmoddi4+0x12c>
 8000dd2:	4630      	mov	r0, r6
 8000dd4:	e709      	b.n	8000bea <__udivmoddi4+0xde>
 8000dd6:	4464      	add	r4, ip
 8000dd8:	3802      	subs	r0, #2
 8000dda:	e742      	b.n	8000c62 <__udivmoddi4+0x156>

08000ddc <__aeabi_idiv0>:
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop

08000de0 <ReceiverIR_init>:
 * Constructor.
 *
 * @param rxpin Pin for receive IR signal.
 */
	void ReceiverIR_init()
	{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
		init_state();
 8000de4:	f000 f844 	bl	8000e70 <init_state>
//		    evt.fall(this, &isr_fall);
//		    evt.rise(this, &isr_rise);
//		    evt.mode(PullUp);
//		    ticker.attach_us(this, &isr_wdt, 10 * 1000);
	}
 8000de8:	bf00      	nop
 8000dea:	bd80      	pop	{r7, pc}

08000dec <getData>:
 * @param buf Buffer of a data.
 * @param bitlength Bit length of the buffer.
 *
 * @return Data bit length.
 */
int getData(Format *format, uint8_t *buf, int bitlength) {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b088      	sub	sp, #32
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	60f8      	str	r0, [r7, #12]
 8000df4:	60b9      	str	r1, [r7, #8]
 8000df6:	607a      	str	r2, [r7, #4]
    LOCK();

    if (bitlength < data.bitcount) {
 8000df8:	4b1c      	ldr	r3, [pc, #112]	; (8000e6c <getData+0x80>)
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	da02      	bge.n	8000e08 <getData+0x1c>
        UNLOCK();
        return -1;
 8000e02:	f04f 33ff 	mov.w	r3, #4294967295
 8000e06:	e02d      	b.n	8000e64 <getData+0x78>
    }

    const int nbits = data.bitcount;
 8000e08:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <getData+0x80>)
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	61bb      	str	r3, [r7, #24]
    const int nbytes = data.bitcount / 8 + (((data.bitcount % 8) != 0) ? 1 : 0);
 8000e0e:	4b17      	ldr	r3, [pc, #92]	; (8000e6c <getData+0x80>)
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	da00      	bge.n	8000e18 <getData+0x2c>
 8000e16:	3307      	adds	r3, #7
 8000e18:	10db      	asrs	r3, r3, #3
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	4b13      	ldr	r3, [pc, #76]	; (8000e6c <getData+0x80>)
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	f003 0307 	and.w	r3, r3, #7
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	bf14      	ite	ne
 8000e28:	2301      	movne	r3, #1
 8000e2a:	2300      	moveq	r3, #0
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	4413      	add	r3, r2
 8000e30:	617b      	str	r3, [r7, #20]

    //*format = data.format;
    *format = NEC;
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	2201      	movs	r2, #1
 8000e36:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < nbytes; i++) {
 8000e38:	2300      	movs	r3, #0
 8000e3a:	61fb      	str	r3, [r7, #28]
 8000e3c:	e00b      	b.n	8000e56 <getData+0x6a>
        buf[i] = data.buffer[i];
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	68ba      	ldr	r2, [r7, #8]
 8000e42:	4413      	add	r3, r2
 8000e44:	4909      	ldr	r1, [pc, #36]	; (8000e6c <getData+0x80>)
 8000e46:	69fa      	ldr	r2, [r7, #28]
 8000e48:	440a      	add	r2, r1
 8000e4a:	3208      	adds	r2, #8
 8000e4c:	7812      	ldrb	r2, [r2, #0]
 8000e4e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < nbytes; i++) {
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	3301      	adds	r3, #1
 8000e54:	61fb      	str	r3, [r7, #28]
 8000e56:	69fa      	ldr	r2, [r7, #28]
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	dbef      	blt.n	8000e3e <getData+0x52>
    }

    init_state();
 8000e5e:	f000 f807 	bl	8000e70 <init_state>

    UNLOCK();
    return nbits;
 8000e62:	69bb      	ldr	r3, [r7, #24]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3720      	adds	r7, #32
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000094 	.word	0x20000094

08000e70 <init_state>:

void init_state(void) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
    work.c1 = -1;
 8000e76:	4b1d      	ldr	r3, [pc, #116]	; (8000eec <init_state+0x7c>)
 8000e78:	f04f 32ff 	mov.w	r2, #4294967295
 8000e7c:	605a      	str	r2, [r3, #4]
    work.c2 = -1;
 8000e7e:	4b1b      	ldr	r3, [pc, #108]	; (8000eec <init_state+0x7c>)
 8000e80:	f04f 32ff 	mov.w	r2, #4294967295
 8000e84:	609a      	str	r2, [r3, #8]
    work.c3 = -1;
 8000e86:	4b19      	ldr	r3, [pc, #100]	; (8000eec <init_state+0x7c>)
 8000e88:	f04f 32ff 	mov.w	r2, #4294967295
 8000e8c:	60da      	str	r2, [r3, #12]
    work.d1 = -1;
 8000e8e:	4b17      	ldr	r3, [pc, #92]	; (8000eec <init_state+0x7c>)
 8000e90:	f04f 32ff 	mov.w	r2, #4294967295
 8000e94:	611a      	str	r2, [r3, #16]
    work.d2 = -1;
 8000e96:	4b15      	ldr	r3, [pc, #84]	; (8000eec <init_state+0x7c>)
 8000e98:	f04f 32ff 	mov.w	r2, #4294967295
 8000e9c:	615a      	str	r2, [r3, #20]
    work.state = Idle;
 8000e9e:	4b13      	ldr	r3, [pc, #76]	; (8000eec <init_state+0x7c>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	701a      	strb	r2, [r3, #0]
    data.format = UNKNOWN;
 8000ea4:	4b12      	ldr	r3, [pc, #72]	; (8000ef0 <init_state+0x80>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	701a      	strb	r2, [r3, #0]
    data.bitcount = 0;
 8000eaa:	4b11      	ldr	r3, [pc, #68]	; (8000ef0 <init_state+0x80>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	605a      	str	r2, [r3, #4]
    HAL_TIM_Base_Stop_IT(&htim14);  //timer.stop();
 8000eb0:	4810      	ldr	r0, [pc, #64]	; (8000ef4 <init_state+0x84>)
 8000eb2:	f005 fd81 	bl	80069b8 <HAL_TIM_Base_Stop_IT>
    HAL_NVIC_DisableIRQ(EXTI15_10_IRQn); //input interrupt stop
 8000eb6:	2028      	movs	r0, #40	; 0x28
 8000eb8:	f004 f8e7 	bl	800508a <HAL_NVIC_DisableIRQ>
    IR_NEC_Tick = 0;  //timer.reset();
 8000ebc:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <init_state+0x88>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < sizeof(data.buffer); i++) {
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	607b      	str	r3, [r7, #4]
 8000ec6:	e008      	b.n	8000eda <init_state+0x6a>
        data.buffer[i] = 0;
 8000ec8:	4a09      	ldr	r2, [pc, #36]	; (8000ef0 <init_state+0x80>)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4413      	add	r3, r2
 8000ece:	3308      	adds	r3, #8
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < sizeof(data.buffer); i++) {
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	607b      	str	r3, [r7, #4]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	2b3f      	cmp	r3, #63	; 0x3f
 8000ede:	d9f3      	bls.n	8000ec8 <init_state+0x58>
    }
}
 8000ee0:	bf00      	nop
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	200000dc 	.word	0x200000dc
 8000ef0:	20000094 	.word	0x20000094
 8000ef4:	200003d0 	.word	0x200003d0
 8000ef8:	2000010c 	.word	0x2000010c

08000efc <HAL_TIM_PeriodElapsedCallback>:

uint8_t recv_buf[32] = {0,};


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)//sequence timer. generate per 1ms
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM5)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a30      	ldr	r2, [pc, #192]	; (8000fcc <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d10c      	bne.n	8000f28 <HAL_TIM_PeriodElapsedCallback+0x2c>
  {
	  us_Tick++;
 8000f0e:	4b30      	ldr	r3, [pc, #192]	; (8000fd0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	3301      	adds	r3, #1
 8000f14:	4a2e      	ldr	r2, [pc, #184]	; (8000fd0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000f16:	6013      	str	r3, [r2, #0]
	  if(us_Tick>0xffff0000){us_Tick=0;}
 8000f18:	4b2d      	ldr	r3, [pc, #180]	; (8000fd0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000f20:	d902      	bls.n	8000f28 <HAL_TIM_PeriodElapsedCallback+0x2c>
 8000f22:	4b2b      	ldr	r3, [pc, #172]	; (8000fd0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
  }

  if(htim->Instance == TIM6)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a29      	ldr	r2, [pc, #164]	; (8000fd4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d116      	bne.n	8000f60 <HAL_TIM_PeriodElapsedCallback+0x64>
  {
	  gTick++;
 8000f32:	4b29      	ldr	r3, [pc, #164]	; (8000fd8 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	3301      	adds	r3, #1
 8000f38:	4a27      	ldr	r2, [pc, #156]	; (8000fd8 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000f3a:	6013      	str	r3, [r2, #0]
	  if((gTick%10) == 0){Tick_100ms++;}
 8000f3c:	4b26      	ldr	r3, [pc, #152]	; (8000fd8 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000f3e:	6819      	ldr	r1, [r3, #0]
 8000f40:	4b26      	ldr	r3, [pc, #152]	; (8000fdc <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000f42:	fba3 2301 	umull	r2, r3, r3, r1
 8000f46:	08da      	lsrs	r2, r3, #3
 8000f48:	4613      	mov	r3, r2
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	4413      	add	r3, r2
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	1aca      	subs	r2, r1, r3
 8000f52:	2a00      	cmp	r2, #0
 8000f54:	d104      	bne.n	8000f60 <HAL_TIM_PeriodElapsedCallback+0x64>
 8000f56:	4b22      	ldr	r3, [pc, #136]	; (8000fe0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	4a20      	ldr	r2, [pc, #128]	; (8000fe0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000f5e:	6013      	str	r3, [r2, #0]
  }

  if(htim->Instance == TIM7)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a1f      	ldr	r2, [pc, #124]	; (8000fe4 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d10c      	bne.n	8000f84 <HAL_TIM_PeriodElapsedCallback+0x88>
  {
	  USS_tick++;
 8000f6a:	4b1f      	ldr	r3, [pc, #124]	; (8000fe8 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	3301      	adds	r3, #1
 8000f70:	4a1d      	ldr	r2, [pc, #116]	; (8000fe8 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000f72:	6013      	str	r3, [r2, #0]
	  if(USS_tick>0xffff0000){USS_tick=0;}
 8000f74:	4b1c      	ldr	r3, [pc, #112]	; (8000fe8 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000f7c:	d902      	bls.n	8000f84 <HAL_TIM_PeriodElapsedCallback+0x88>
 8000f7e:	4b1a      	ldr	r3, [pc, #104]	; (8000fe8 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
  }

  if(htim->Instance == TIM9)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a18      	ldr	r2, [pc, #96]	; (8000fec <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d10f      	bne.n	8000fae <HAL_TIM_PeriodElapsedCallback+0xb2>
  {
	  if(TIR_setData_flag){tick();}
 8000f8e:	4b18      	ldr	r3, [pc, #96]	; (8000ff0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <HAL_TIM_PeriodElapsedCallback+0x9e>
 8000f96:	f000 ff11 	bl	8001dbc <tick>
	  if(isr_timeout_flag){isr_timeout_counter++;}
 8000f9a:	4b16      	ldr	r3, [pc, #88]	; (8000ff4 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d005      	beq.n	8000fae <HAL_TIM_PeriodElapsedCallback+0xb2>
 8000fa2:	4b15      	ldr	r3, [pc, #84]	; (8000ff8 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	b2da      	uxtb	r2, r3
 8000faa:	4b13      	ldr	r3, [pc, #76]	; (8000ff8 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000fac:	701a      	strb	r2, [r3, #0]
	  //if(isr_timeout_counter>5){isr_timeout();}
  }

  if(htim->Instance == TIM14)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a12      	ldr	r2, [pc, #72]	; (8000ffc <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d104      	bne.n	8000fc2 <HAL_TIM_PeriodElapsedCallback+0xc6>
  {
	  IR_NEC_Tick++;
 8000fb8:	4b11      	ldr	r3, [pc, #68]	; (8001000 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	4a10      	ldr	r2, [pc, #64]	; (8001000 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000fc0:	6013      	str	r3, [r2, #0]
  }
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40000c00 	.word	0x40000c00
 8000fd0:	200000f4 	.word	0x200000f4
 8000fd4:	40001000 	.word	0x40001000
 8000fd8:	200000f8 	.word	0x200000f8
 8000fdc:	cccccccd 	.word	0xcccccccd
 8000fe0:	20000100 	.word	0x20000100
 8000fe4:	40001400 	.word	0x40001400
 8000fe8:	20000130 	.word	0x20000130
 8000fec:	40014000 	.word	0x40014000
 8000ff0:	20000108 	.word	0x20000108
 8000ff4:	20000111 	.word	0x20000111
 8000ff8:	20000110 	.word	0x20000110
 8000ffc:	40002000 	.word	0x40002000
 8001000:	2000010c 	.word	0x2000010c

08001004 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == USS_Data1_Pin) {
 800100e:	88fb      	ldrh	r3, [r7, #6]
 8001010:	2b40      	cmp	r3, #64	; 0x40
 8001012:	d103      	bne.n	800101c <HAL_GPIO_EXTI_Callback+0x18>
    	USS_end = us_Tick;
 8001014:	4b0a      	ldr	r3, [pc, #40]	; (8001040 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a0a      	ldr	r2, [pc, #40]	; (8001044 <HAL_GPIO_EXTI_Callback+0x40>)
 800101a:	6013      	str	r3, [r2, #0]
    }

//    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);//  
//    HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);

    if(GPIO_Pin == evt_rxpin_Pin){ //check interrupt for specific pin
 800101c:	88fb      	ldrh	r3, [r7, #6]
 800101e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001022:	d109      	bne.n	8001038 <HAL_GPIO_EXTI_Callback+0x34>
            if(HAL_GPIO_ReadPin(evt_rxpin_GPIO_Port, evt_rxpin_Pin)){ //check pin state
 8001024:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001028:	4807      	ldr	r0, [pc, #28]	; (8001048 <HAL_GPIO_EXTI_Callback+0x44>)
 800102a:	f004 fa87 	bl	800553c <HAL_GPIO_ReadPin>
            	//HAL_GPIO_TogglePin(BLUEtest_GPIO_Port, BLUEtest_Pin);
            	//HAL_GPIO_WritePin(BLUEtest_GPIO_Port, BLUEtest_Pin, SET);
            //	isr_rise();
            }

            if(!HAL_GPIO_ReadPin(evt_rxpin_GPIO_Port, evt_rxpin_Pin)){
 800102e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001032:	4805      	ldr	r0, [pc, #20]	; (8001048 <HAL_GPIO_EXTI_Callback+0x44>)
 8001034:	f004 fa82 	bl	800553c <HAL_GPIO_ReadPin>
            	//HAL_GPIO_TogglePin(BLUEtest_GPIO_Port, BLUEtest_Pin);
            	//HAL_GPIO_WritePin(BLUEtest_GPIO_Port, BLUEtest_Pin, RESET);
            //	isr_fall();
            }
        }
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	200000f4 	.word	0x200000f4
 8001044:	2000012c 	.word	0x2000012c
 8001048:	40021000 	.word	0x40021000

0800104c <startTTS>:


void startTTS()
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
    char packit[8];
    int index=0;
 8001052:	2300      	movs	r3, #0
 8001054:	60fb      	str	r3, [r7, #12]

    packit[index++]= 0;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	1c5a      	adds	r2, r3, #1
 800105a:	60fa      	str	r2, [r7, #12]
 800105c:	3310      	adds	r3, #16
 800105e:	443b      	add	r3, r7
 8001060:	2200      	movs	r2, #0
 8001062:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0; // temporarily designated
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	1c5a      	adds	r2, r3, #1
 800106a:	60fa      	str	r2, [r7, #12]
 800106c:	3310      	adds	r3, #16
 800106e:	443b      	add	r3, r7
 8001070:	2200      	movs	r2, #0
 8001072:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	1c5a      	adds	r2, r3, #1
 800107a:	60fa      	str	r2, [r7, #12]
 800107c:	3310      	adds	r3, #16
 800107e:	443b      	add	r3, r7
 8001080:	2200      	movs	r2, #0
 8001082:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	1c5a      	adds	r2, r3, #1
 800108a:	60fa      	str	r2, [r7, #12]
 800108c:	3310      	adds	r3, #16
 800108e:	443b      	add	r3, r7
 8001090:	2200      	movs	r2, #0
 8001092:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	1c5a      	adds	r2, r3, #1
 800109a:	60fa      	str	r2, [r7, #12]
 800109c:	3310      	adds	r3, #16
 800109e:	443b      	add	r3, r7
 80010a0:	2200      	movs	r2, #0
 80010a2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	1c5a      	adds	r2, r3, #1
 80010aa:	60fa      	str	r2, [r7, #12]
 80010ac:	3310      	adds	r3, #16
 80010ae:	443b      	add	r3, r7
 80010b0:	2200      	movs	r2, #0
 80010b2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 1;
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	1c5a      	adds	r2, r3, #1
 80010ba:	60fa      	str	r2, [r7, #12]
 80010bc:	3310      	adds	r3, #16
 80010be:	443b      	add	r3, r7
 80010c0:	2201      	movs	r2, #1
 80010c2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= 0;
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	1c5a      	adds	r2, r3, #1
 80010ca:	60fa      	str	r2, [r7, #12]
 80010cc:	3310      	adds	r3, #16
 80010ce:	443b      	add	r3, r7
 80010d0:	2200      	movs	r2, #0
 80010d2:	f803 2c0c 	strb.w	r2, [r3, #-12]

//    if(!can->send8BytePackit(CANID8,packit))
//        can->reset();
    sendCan(5001, packit, 8, 1);
 80010d6:	1d39      	adds	r1, r7, #4
 80010d8:	2301      	movs	r3, #1
 80010da:	2208      	movs	r2, #8
 80010dc:	f241 3089 	movw	r0, #5001	; 0x1389
 80010e0:	f001 f920 	bl	8002324 <sendCan>
}
 80010e4:	bf00      	nop
 80010e6:	3710      	adds	r7, #16
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <parsePmm>:
//        can->reset();
    sendCan(5001, packit, 8, 1);
}

void parsePmm(uint8_t *msg)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
    /* x / x / x / x / x / x / air,uv,relay state/ Battery */
    battery = msg[7];
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	3307      	adds	r3, #7
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	461a      	mov	r2, r3
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <parsePmm+0x5c>)
 80010fe:	601a      	str	r2, [r3, #0]
    sensor_state->air_purifier = (msg[6]&128)>>7;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	3306      	adds	r3, #6
 8001104:	781a      	ldrb	r2, [r3, #0]
 8001106:	4b11      	ldr	r3, [pc, #68]	; (800114c <parsePmm+0x60>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	09d2      	lsrs	r2, r2, #7
 800110c:	b2d2      	uxtb	r2, r2
 800110e:	74da      	strb	r2, [r3, #19]
    sensor_state->uv = (msg[6]&64)>>6;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	3306      	adds	r3, #6
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	119b      	asrs	r3, r3, #6
 8001118:	b2da      	uxtb	r2, r3
 800111a:	4b0c      	ldr	r3, [pc, #48]	; (800114c <parsePmm+0x60>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f002 0201 	and.w	r2, r2, #1
 8001122:	b2d2      	uxtb	r2, r2
 8001124:	749a      	strb	r2, [r3, #18]
    sensor_state->relay = (msg[6]&32)>>5;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	3306      	adds	r3, #6
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	115b      	asrs	r3, r3, #5
 800112e:	b2da      	uxtb	r2, r3
 8001130:	4b06      	ldr	r3, [pc, #24]	; (800114c <parsePmm+0x60>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f002 0201 	and.w	r2, r2, #1
 8001138:	b2d2      	uxtb	r2, r2
 800113a:	745a      	strb	r2, [r3, #17]
}
 800113c:	bf00      	nop
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr
 8001148:	2000014c 	.word	0x2000014c
 800114c:	20000148 	.word	0x20000148

08001150 <parseTop>:


void parseTop(uint8_t *msg)
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
    /* x / x / x / x / x / x /touch sensor/PIR */
    for(int i=0; i<6; i++)
 8001158:	2300      	movs	r3, #0
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	e012      	b.n	8001184 <parseTop+0x34>
        pir[i] = (msg[7]>>i)&1; // back is 0
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	3307      	adds	r3, #7
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	461a      	mov	r2, r3
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	fa42 f303 	asr.w	r3, r2, r3
 800116c:	b2db      	uxtb	r3, r3
 800116e:	f003 0301 	and.w	r3, r3, #1
 8001172:	b2d9      	uxtb	r1, r3
 8001174:	4a0a      	ldr	r2, [pc, #40]	; (80011a0 <parseTop+0x50>)
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	4413      	add	r3, r2
 800117a:	460a      	mov	r2, r1
 800117c:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<6; i++)
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	3301      	adds	r3, #1
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	2b05      	cmp	r3, #5
 8001188:	dde9      	ble.n	800115e <parseTop+0xe>
    touch = msg[6];
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	799a      	ldrb	r2, [r3, #6]
 800118e:	4b05      	ldr	r3, [pc, #20]	; (80011a4 <parseTop+0x54>)
 8001190:	701a      	strb	r2, [r3, #0]
}
 8001192:	bf00      	nop
 8001194:	3714      	adds	r7, #20
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	20000140 	.word	0x20000140
 80011a4:	2000013d 	.word	0x2000013d

080011a8 <parseState>:


void parseState(uint8_t *msg)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
    /* x / x / x / x / charging relay / air,uv on off / speaker / robot state */
    robot_state = msg[7];
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	3307      	adds	r3, #7
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	461a      	mov	r2, r3
 80011b8:	4b19      	ldr	r3, [pc, #100]	; (8001220 <parseState+0x78>)
 80011ba:	601a      	str	r2, [r3, #0]
    air_sw = (msg[5] & 128)>>7;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3305      	adds	r3, #5
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	09db      	lsrs	r3, r3, #7
 80011c4:	b2da      	uxtb	r2, r3
 80011c6:	4b17      	ldr	r3, [pc, #92]	; (8001224 <parseState+0x7c>)
 80011c8:	701a      	strb	r2, [r3, #0]
    uv_sw = (msg[5] & 64)>>6;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	3305      	adds	r3, #5
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	119b      	asrs	r3, r3, #6
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	f003 0301 	and.w	r3, r3, #1
 80011d8:	b2da      	uxtb	r2, r3
 80011da:	4b13      	ldr	r3, [pc, #76]	; (8001228 <parseState+0x80>)
 80011dc:	701a      	strb	r2, [r3, #0]
    charge_relay_sw = (msg[4] & 128)>>7;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	3304      	adds	r3, #4
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	09db      	lsrs	r3, r3, #7
 80011e6:	b2da      	uxtb	r2, r3
 80011e8:	4b10      	ldr	r3, [pc, #64]	; (800122c <parseState+0x84>)
 80011ea:	701a      	strb	r2, [r3, #0]
    charger_sw = (msg[4] & 64)>>6;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	3304      	adds	r3, #4
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	119b      	asrs	r3, r3, #6
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	b2da      	uxtb	r2, r3
 80011fc:	4b0c      	ldr	r3, [pc, #48]	; (8001230 <parseState+0x88>)
 80011fe:	701a      	strb	r2, [r3, #0]
    check_docking_sig = (msg[4] & 32)>>5;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	3304      	adds	r3, #4
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	115b      	asrs	r3, r3, #5
 8001208:	b2db      	uxtb	r3, r3
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	b2da      	uxtb	r2, r3
 8001210:	4b08      	ldr	r3, [pc, #32]	; (8001234 <parseState+0x8c>)
 8001212:	701a      	strb	r2, [r3, #0]
    //fan_duty = msg[3] / 100.0;
    //controlFan(air_sw);
}
 8001214:	bf00      	nop
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	20000134 	.word	0x20000134
 8001224:	20000138 	.word	0x20000138
 8001228:	20000139 	.word	0x20000139
 800122c:	2000013a 	.word	0x2000013a
 8001230:	2000013b 	.word	0x2000013b
 8001234:	2000013c 	.word	0x2000013c

08001238 <controlMotor>:

void controlMotor()
{
 8001238:	b598      	push	{r3, r4, r7, lr}
 800123a:	af00      	add	r7, sp, #0
    static int count = 0;
    if(motor_sw)
 800123c:	4b35      	ldr	r3, [pc, #212]	; (8001314 <controlMotor+0xdc>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d060      	beq.n	8001306 <controlMotor+0xce>
    {
        if(motor_disable_flag)
 8001244:	4b34      	ldr	r3, [pc, #208]	; (8001318 <controlMotor+0xe0>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d004      	beq.n	8001256 <controlMotor+0x1e>
        {
            enable();
 800124c:	f002 f892 	bl	8003374 <enable>
            motor_disable_flag = 0;
 8001250:	4b31      	ldr	r3, [pc, #196]	; (8001318 <controlMotor+0xe0>)
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
        }
        if(motor_break == 1)
 8001256:	4b31      	ldr	r3, [pc, #196]	; (800131c <controlMotor+0xe4>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	2b01      	cmp	r3, #1
 800125c:	d11e      	bne.n	800129c <controlMotor+0x64>
        {
            control((int)motor->cmd_motor_rpm_left,(int)motor->cmd_motor_rpm_right);
 800125e:	4b30      	ldr	r3, [pc, #192]	; (8001320 <controlMotor+0xe8>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001266:	4610      	mov	r0, r2
 8001268:	4619      	mov	r1, r3
 800126a:	f7ff fbef 	bl	8000a4c <__aeabi_d2iz>
 800126e:	4603      	mov	r3, r0
 8001270:	b21c      	sxth	r4, r3
 8001272:	4b2b      	ldr	r3, [pc, #172]	; (8001320 <controlMotor+0xe8>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800127a:	4610      	mov	r0, r2
 800127c:	4619      	mov	r1, r3
 800127e:	f7ff fbe5 	bl	8000a4c <__aeabi_d2iz>
 8001282:	4603      	mov	r3, r0
 8001284:	b21b      	sxth	r3, r3
 8001286:	4619      	mov	r1, r3
 8001288:	4620      	mov	r0, r4
 800128a:	f002 fa13 	bl	80036b4 <control>
            motor_break = 2;
 800128e:	4b23      	ldr	r3, [pc, #140]	; (800131c <controlMotor+0xe4>)
 8001290:	2202      	movs	r2, #2
 8001292:	601a      	str	r2, [r3, #0]
            count = 0;
 8001294:	4b23      	ldr	r3, [pc, #140]	; (8001324 <controlMotor+0xec>)
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
    else
    {
        disable();
        motor_disable_flag = 1;
    }
}
 800129a:	e039      	b.n	8001310 <controlMotor+0xd8>
        else if(motor_break == 2)
 800129c:	4b1f      	ldr	r3, [pc, #124]	; (800131c <controlMotor+0xe4>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d124      	bne.n	80012ee <controlMotor+0xb6>
            count ++;
 80012a4:	4b1f      	ldr	r3, [pc, #124]	; (8001324 <controlMotor+0xec>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	3301      	adds	r3, #1
 80012aa:	4a1e      	ldr	r2, [pc, #120]	; (8001324 <controlMotor+0xec>)
 80012ac:	6013      	str	r3, [r2, #0]
            control((int)motor->cmd_motor_rpm_left,(int)motor->cmd_motor_rpm_right);
 80012ae:	4b1c      	ldr	r3, [pc, #112]	; (8001320 <controlMotor+0xe8>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b6:	4610      	mov	r0, r2
 80012b8:	4619      	mov	r1, r3
 80012ba:	f7ff fbc7 	bl	8000a4c <__aeabi_d2iz>
 80012be:	4603      	mov	r3, r0
 80012c0:	b21c      	sxth	r4, r3
 80012c2:	4b17      	ldr	r3, [pc, #92]	; (8001320 <controlMotor+0xe8>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80012ca:	4610      	mov	r0, r2
 80012cc:	4619      	mov	r1, r3
 80012ce:	f7ff fbbd 	bl	8000a4c <__aeabi_d2iz>
 80012d2:	4603      	mov	r3, r0
 80012d4:	b21b      	sxth	r3, r3
 80012d6:	4619      	mov	r1, r3
 80012d8:	4620      	mov	r0, r4
 80012da:	f002 f9eb 	bl	80036b4 <control>
            if(count == 20)
 80012de:	4b11      	ldr	r3, [pc, #68]	; (8001324 <controlMotor+0xec>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2b14      	cmp	r3, #20
 80012e4:	d114      	bne.n	8001310 <controlMotor+0xd8>
                motor_break = 3;
 80012e6:	4b0d      	ldr	r3, [pc, #52]	; (800131c <controlMotor+0xe4>)
 80012e8:	2203      	movs	r2, #3
 80012ea:	601a      	str	r2, [r3, #0]
}
 80012ec:	e010      	b.n	8001310 <controlMotor+0xd8>
        else if(motor_break == 3)
 80012ee:	4b0b      	ldr	r3, [pc, #44]	; (800131c <controlMotor+0xe4>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	2b03      	cmp	r3, #3
 80012f4:	d10c      	bne.n	8001310 <controlMotor+0xd8>
            control(0,0);
 80012f6:	2100      	movs	r1, #0
 80012f8:	2000      	movs	r0, #0
 80012fa:	f002 f9db 	bl	80036b4 <control>
            count = 0;
 80012fe:	4b09      	ldr	r3, [pc, #36]	; (8001324 <controlMotor+0xec>)
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]
}
 8001304:	e004      	b.n	8001310 <controlMotor+0xd8>
        disable();
 8001306:	f002 f899 	bl	800343c <disable>
        motor_disable_flag = 1;
 800130a:	4b03      	ldr	r3, [pc, #12]	; (8001318 <controlMotor+0xe0>)
 800130c:	2201      	movs	r2, #1
 800130e:	601a      	str	r2, [r3, #0]
}
 8001310:	bf00      	nop
 8001312:	bd98      	pop	{r3, r4, r7, pc}
 8001314:	20000000 	.word	0x20000000
 8001318:	20000124 	.word	0x20000124
 800131c:	20000120 	.word	0x20000120
 8001320:	20000158 	.word	0x20000158
 8001324:	2000017c 	.word	0x2000017c

08001328 <toRPM>:


int toRPM()
{
 8001328:	b5b0      	push	{r4, r5, r7, lr}
 800132a:	af00      	add	r7, sp, #0
    motor->cmd_motor_rpm_right = (60/(2*Math_PI*WHEEL_RADIUS)) * (motor->cmd_v + (WHEEL_DISTANCE/2)*motor->cmd_w);
 800132c:	4b28      	ldr	r3, [pc, #160]	; (80013d0 <toRPM+0xa8>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8001334:	4b26      	ldr	r3, [pc, #152]	; (80013d0 <toRPM+0xa8>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800133c:	a320      	add	r3, pc, #128	; (adr r3, 80013c0 <toRPM+0x98>)
 800133e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001342:	f7ff f971 	bl	8000628 <__aeabi_dmul>
 8001346:	4602      	mov	r2, r0
 8001348:	460b      	mov	r3, r1
 800134a:	4620      	mov	r0, r4
 800134c:	4629      	mov	r1, r5
 800134e:	f7fe ffb5 	bl	80002bc <__adddf3>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	4610      	mov	r0, r2
 8001358:	4619      	mov	r1, r3
 800135a:	4b1d      	ldr	r3, [pc, #116]	; (80013d0 <toRPM+0xa8>)
 800135c:	681c      	ldr	r4, [r3, #0]
 800135e:	a31a      	add	r3, pc, #104	; (adr r3, 80013c8 <toRPM+0xa0>)
 8001360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001364:	f7ff f960 	bl	8000628 <__aeabi_dmul>
 8001368:	4602      	mov	r2, r0
 800136a:	460b      	mov	r3, r1
 800136c:	e9c4 2302 	strd	r2, r3, [r4, #8]
    motor->cmd_motor_rpm_left = (60/(2*Math_PI*WHEEL_RADIUS)) * (motor->cmd_v - (WHEEL_DISTANCE/2)*motor->cmd_w);
 8001370:	4b17      	ldr	r3, [pc, #92]	; (80013d0 <toRPM+0xa8>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8001378:	4b15      	ldr	r3, [pc, #84]	; (80013d0 <toRPM+0xa8>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001380:	a30f      	add	r3, pc, #60	; (adr r3, 80013c0 <toRPM+0x98>)
 8001382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001386:	f7ff f94f 	bl	8000628 <__aeabi_dmul>
 800138a:	4602      	mov	r2, r0
 800138c:	460b      	mov	r3, r1
 800138e:	4620      	mov	r0, r4
 8001390:	4629      	mov	r1, r5
 8001392:	f7fe ff91 	bl	80002b8 <__aeabi_dsub>
 8001396:	4602      	mov	r2, r0
 8001398:	460b      	mov	r3, r1
 800139a:	4610      	mov	r0, r2
 800139c:	4619      	mov	r1, r3
 800139e:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <toRPM+0xa8>)
 80013a0:	681c      	ldr	r4, [r3, #0]
 80013a2:	a309      	add	r3, pc, #36	; (adr r3, 80013c8 <toRPM+0xa0>)
 80013a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a8:	f7ff f93e 	bl	8000628 <__aeabi_dmul>
 80013ac:	4602      	mov	r2, r0
 80013ae:	460b      	mov	r3, r1
 80013b0:	e9c4 2300 	strd	r2, r3, [r4]
    return 0;
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	bdb0      	pop	{r4, r5, r7, pc}
 80013ba:	bf00      	nop
 80013bc:	f3af 8000 	nop.w
 80013c0:	0e560419 	.word	0x0e560419
 80013c4:	3fcdb22d 	.word	0x3fcdb22d
 80013c8:	31bcaa49 	.word	0x31bcaa49
 80013cc:	40625d31 	.word	0x40625d31
 80013d0:	20000158 	.word	0x20000158

080013d4 <parseCmdvel>:

void parseCmdvel(uint8_t *msg)
{
 80013d4:	b590      	push	{r4, r7, lr}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
    /*cmd_v lower/cmd_v upper/cmd_w lower/cmd_w upper/ x / x / x / x */
    int16_t temp;
    temp = ((int16_t)msg[0]|(int16_t)msg[1]<<8);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	b21a      	sxth	r2, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	3301      	adds	r3, #1
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	021b      	lsls	r3, r3, #8
 80013ea:	b21b      	sxth	r3, r3
 80013ec:	4313      	orrs	r3, r2
 80013ee:	81fb      	strh	r3, [r7, #14]
    motor->cmd_v = (double)temp/SIGNIFICANT_FIGURES;
 80013f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff f8ad 	bl	8000554 <__aeabi_i2d>
 80013fa:	4b19      	ldr	r3, [pc, #100]	; (8001460 <parseCmdvel+0x8c>)
 80013fc:	681c      	ldr	r4, [r3, #0]
 80013fe:	f04f 0200 	mov.w	r2, #0
 8001402:	4b18      	ldr	r3, [pc, #96]	; (8001464 <parseCmdvel+0x90>)
 8001404:	f7ff fa3a 	bl	800087c <__aeabi_ddiv>
 8001408:	4602      	mov	r2, r0
 800140a:	460b      	mov	r3, r1
 800140c:	e9c4 2308 	strd	r2, r3, [r4, #32]
    temp = ((int16_t)msg[2]|(int16_t)msg[3]<<8);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	3302      	adds	r3, #2
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	b21a      	sxth	r2, r3
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	3303      	adds	r3, #3
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	021b      	lsls	r3, r3, #8
 8001420:	b21b      	sxth	r3, r3
 8001422:	4313      	orrs	r3, r2
 8001424:	81fb      	strh	r3, [r7, #14]
    motor->cmd_w = (double)temp/SIGNIFICANT_FIGURES;
 8001426:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff f892 	bl	8000554 <__aeabi_i2d>
 8001430:	4b0b      	ldr	r3, [pc, #44]	; (8001460 <parseCmdvel+0x8c>)
 8001432:	681c      	ldr	r4, [r3, #0]
 8001434:	f04f 0200 	mov.w	r2, #0
 8001438:	4b0a      	ldr	r3, [pc, #40]	; (8001464 <parseCmdvel+0x90>)
 800143a:	f7ff fa1f 	bl	800087c <__aeabi_ddiv>
 800143e:	4602      	mov	r2, r0
 8001440:	460b      	mov	r3, r1
 8001442:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
    motor_sw = msg[4];
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	791a      	ldrb	r2, [r3, #4]
 800144a:	4b07      	ldr	r3, [pc, #28]	; (8001468 <parseCmdvel+0x94>)
 800144c:	701a      	strb	r2, [r3, #0]
    toRPM();
 800144e:	f7ff ff6b 	bl	8001328 <toRPM>
    motor_break = 1;
 8001452:	4b06      	ldr	r3, [pc, #24]	; (800146c <parseCmdvel+0x98>)
 8001454:	2201      	movs	r2, #1
 8001456:	601a      	str	r2, [r3, #0]
}
 8001458:	bf00      	nop
 800145a:	3714      	adds	r7, #20
 800145c:	46bd      	mov	sp, r7
 800145e:	bd90      	pop	{r4, r7, pc}
 8001460:	20000158 	.word	0x20000158
 8001464:	40590000 	.word	0x40590000
 8001468:	20000000 	.word	0x20000000
 800146c:	20000120 	.word	0x20000120

08001470 <sendEnc>:



void sendEnc(int id)
{
 8001470:	b590      	push	{r4, r7, lr}
 8001472:	b087      	sub	sp, #28
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
    /*enc_v lower/enc_v upper/enc_w lower/enc_w upper/Undefined/Undefined/Undefined/Undefined*/
    char packit[8];
    int index=0;
 8001478:	2300      	movs	r3, #0
 800147a:	617b      	str	r3, [r7, #20]

    packit[index++]= ((int16_t)(motor->real_v*SIGNIFICANT_FIGURES)) & 0xff;
 800147c:	4b5f      	ldr	r3, [pc, #380]	; (80015fc <sendEnc+0x18c>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001484:	f04f 0200 	mov.w	r2, #0
 8001488:	4b5d      	ldr	r3, [pc, #372]	; (8001600 <sendEnc+0x190>)
 800148a:	f7ff f8cd 	bl	8000628 <__aeabi_dmul>
 800148e:	4602      	mov	r2, r0
 8001490:	460b      	mov	r3, r1
 8001492:	4610      	mov	r0, r2
 8001494:	4619      	mov	r1, r3
 8001496:	f7ff fad9 	bl	8000a4c <__aeabi_d2iz>
 800149a:	4603      	mov	r3, r0
 800149c:	b219      	sxth	r1, r3
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	1c5a      	adds	r2, r3, #1
 80014a2:	617a      	str	r2, [r7, #20]
 80014a4:	b2ca      	uxtb	r2, r1
 80014a6:	3318      	adds	r3, #24
 80014a8:	443b      	add	r3, r7
 80014aa:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor->real_v*SIGNIFICANT_FIGURES))>>8 & 0xff;
 80014ae:	4b53      	ldr	r3, [pc, #332]	; (80015fc <sendEnc+0x18c>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80014b6:	f04f 0200 	mov.w	r2, #0
 80014ba:	4b51      	ldr	r3, [pc, #324]	; (8001600 <sendEnc+0x190>)
 80014bc:	f7ff f8b4 	bl	8000628 <__aeabi_dmul>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4610      	mov	r0, r2
 80014c6:	4619      	mov	r1, r3
 80014c8:	f7ff fac0 	bl	8000a4c <__aeabi_d2iz>
 80014cc:	4603      	mov	r3, r0
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	121b      	asrs	r3, r3, #8
 80014d2:	b219      	sxth	r1, r3
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	1c5a      	adds	r2, r3, #1
 80014d8:	617a      	str	r2, [r7, #20]
 80014da:	b2ca      	uxtb	r2, r1
 80014dc:	3318      	adds	r3, #24
 80014de:	443b      	add	r3, r7
 80014e0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor->real_w*SIGNIFICANT_FIGURES)) & 0xff;
 80014e4:	4b45      	ldr	r3, [pc, #276]	; (80015fc <sendEnc+0x18c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80014ec:	f04f 0200 	mov.w	r2, #0
 80014f0:	4b43      	ldr	r3, [pc, #268]	; (8001600 <sendEnc+0x190>)
 80014f2:	f7ff f899 	bl	8000628 <__aeabi_dmul>
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	4610      	mov	r0, r2
 80014fc:	4619      	mov	r1, r3
 80014fe:	f7ff faa5 	bl	8000a4c <__aeabi_d2iz>
 8001502:	4603      	mov	r3, r0
 8001504:	b219      	sxth	r1, r3
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	1c5a      	adds	r2, r3, #1
 800150a:	617a      	str	r2, [r7, #20]
 800150c:	b2ca      	uxtb	r2, r1
 800150e:	3318      	adds	r3, #24
 8001510:	443b      	add	r3, r7
 8001512:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= ((int16_t)(motor->real_w*SIGNIFICANT_FIGURES))>>8 & 0xff;
 8001516:	4b39      	ldr	r3, [pc, #228]	; (80015fc <sendEnc+0x18c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800151e:	f04f 0200 	mov.w	r2, #0
 8001522:	4b37      	ldr	r3, [pc, #220]	; (8001600 <sendEnc+0x190>)
 8001524:	f7ff f880 	bl	8000628 <__aeabi_dmul>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	4610      	mov	r0, r2
 800152e:	4619      	mov	r1, r3
 8001530:	f7ff fa8c 	bl	8000a4c <__aeabi_d2iz>
 8001534:	4603      	mov	r3, r0
 8001536:	b21b      	sxth	r3, r3
 8001538:	121b      	asrs	r3, r3, #8
 800153a:	b219      	sxth	r1, r3
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	1c5a      	adds	r2, r3, #1
 8001540:	617a      	str	r2, [r7, #20]
 8001542:	b2ca      	uxtb	r2, r1
 8001544:	3318      	adds	r3, #24
 8001546:	443b      	add	r3, r7
 8001548:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= (sensor_state->motor[1]<<1) | sensor_state->motor[0];
 800154c:	4b2d      	ldr	r3, [pc, #180]	; (8001604 <sendEnc+0x194>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	7c1b      	ldrb	r3, [r3, #16]
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	b25a      	sxtb	r2, r3
 8001556:	4b2b      	ldr	r3, [pc, #172]	; (8001604 <sendEnc+0x194>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	7bdb      	ldrb	r3, [r3, #15]
 800155c:	b25b      	sxtb	r3, r3
 800155e:	4313      	orrs	r3, r2
 8001560:	b259      	sxtb	r1, r3
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	1c5a      	adds	r2, r3, #1
 8001566:	617a      	str	r2, [r7, #20]
 8001568:	b2ca      	uxtb	r2, r1
 800156a:	3318      	adds	r3, #24
 800156c:	443b      	add	r3, r7
 800156e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= motor->RCURR * 100;
 8001572:	4b22      	ldr	r3, [pc, #136]	; (80015fc <sendEnc+0x18c>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 800157a:	f04f 0200 	mov.w	r2, #0
 800157e:	4b20      	ldr	r3, [pc, #128]	; (8001600 <sendEnc+0x190>)
 8001580:	f7ff f852 	bl	8000628 <__aeabi_dmul>
 8001584:	4602      	mov	r2, r0
 8001586:	460b      	mov	r3, r1
 8001588:	4610      	mov	r0, r2
 800158a:	4619      	mov	r1, r3
 800158c:	697c      	ldr	r4, [r7, #20]
 800158e:	1c63      	adds	r3, r4, #1
 8001590:	617b      	str	r3, [r7, #20]
 8001592:	f7ff fa83 	bl	8000a9c <__aeabi_d2uiz>
 8001596:	4603      	mov	r3, r0
 8001598:	b2da      	uxtb	r2, r3
 800159a:	f104 0318 	add.w	r3, r4, #24
 800159e:	443b      	add	r3, r7
 80015a0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]= motor->LCURR * 100;
 80015a4:	4b15      	ldr	r3, [pc, #84]	; (80015fc <sendEnc+0x18c>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80015ac:	f04f 0200 	mov.w	r2, #0
 80015b0:	4b13      	ldr	r3, [pc, #76]	; (8001600 <sendEnc+0x190>)
 80015b2:	f7ff f839 	bl	8000628 <__aeabi_dmul>
 80015b6:	4602      	mov	r2, r0
 80015b8:	460b      	mov	r3, r1
 80015ba:	4610      	mov	r0, r2
 80015bc:	4619      	mov	r1, r3
 80015be:	697c      	ldr	r4, [r7, #20]
 80015c0:	1c63      	adds	r3, r4, #1
 80015c2:	617b      	str	r3, [r7, #20]
 80015c4:	f7ff fa6a 	bl	8000a9c <__aeabi_d2uiz>
 80015c8:	4603      	mov	r3, r0
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	f104 0318 	add.w	r3, r4, #24
 80015d0:	443b      	add	r3, r7
 80015d2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    packit[index++]=0;
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	1c5a      	adds	r2, r3, #1
 80015da:	617a      	str	r2, [r7, #20]
 80015dc:	3318      	adds	r3, #24
 80015de:	443b      	add	r3, r7
 80015e0:	2200      	movs	r2, #0
 80015e2:	f803 2c0c 	strb.w	r2, [r3, #-12]

    sendCan(id, packit, 8, 1);//test
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f107 010c 	add.w	r1, r7, #12
 80015ec:	2301      	movs	r3, #1
 80015ee:	2208      	movs	r2, #8
 80015f0:	f000 fe98 	bl	8002324 <sendCan>
}
 80015f4:	bf00      	nop
 80015f6:	371c      	adds	r7, #28
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd90      	pop	{r4, r7, pc}
 80015fc:	20000158 	.word	0x20000158
 8001600:	40590000 	.word	0x40590000
 8001604:	20000148 	.word	0x20000148

08001608 <toVW>:


int toVW(void)
{
 8001608:	b598      	push	{r3, r4, r7, lr}
 800160a:	af00      	add	r7, sp, #0

    motor->real_motor_rpm_left=(double)motor->LRPM;
 800160c:	4b2c      	ldr	r3, [pc, #176]	; (80016c0 <toVW+0xb8>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 8001614:	4a2a      	ldr	r2, [pc, #168]	; (80016c0 <toVW+0xb8>)
 8001616:	6814      	ldr	r4, [r2, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f7fe ff9b 	bl	8000554 <__aeabi_i2d>
 800161e:	4602      	mov	r2, r0
 8001620:	460b      	mov	r3, r1
 8001622:	e9c4 2304 	strd	r2, r3, [r4, #16]
    motor->real_motor_rpm_right=(double)motor->RRPM;
 8001626:	4b26      	ldr	r3, [pc, #152]	; (80016c0 <toVW+0xb8>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800162e:	4a24      	ldr	r2, [pc, #144]	; (80016c0 <toVW+0xb8>)
 8001630:	6814      	ldr	r4, [r2, #0]
 8001632:	4618      	mov	r0, r3
 8001634:	f7fe ff8e 	bl	8000554 <__aeabi_i2d>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	e9c4 2306 	strd	r2, r3, [r4, #24]

    motor->real_v = (motor->real_motor_rpm_left+motor->real_motor_rpm_right)*(Math_PI*WHEEL_RADIUS/60);
 8001640:	4b1f      	ldr	r3, [pc, #124]	; (80016c0 <toVW+0xb8>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001648:	4b1d      	ldr	r3, [pc, #116]	; (80016c0 <toVW+0xb8>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001650:	f7fe fe34 	bl	80002bc <__adddf3>
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	4610      	mov	r0, r2
 800165a:	4619      	mov	r1, r3
 800165c:	4b18      	ldr	r3, [pc, #96]	; (80016c0 <toVW+0xb8>)
 800165e:	681c      	ldr	r4, [r3, #0]
 8001660:	a313      	add	r3, pc, #76	; (adr r3, 80016b0 <toVW+0xa8>)
 8001662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001666:	f7fe ffdf 	bl	8000628 <__aeabi_dmul>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
    motor->real_w = (motor->real_motor_rpm_right-motor->real_motor_rpm_left)*((Math_PI*WHEEL_RADIUS)/(30*WHEEL_DISTANCE));
 8001672:	4b13      	ldr	r3, [pc, #76]	; (80016c0 <toVW+0xb8>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800167a:	4b11      	ldr	r3, [pc, #68]	; (80016c0 <toVW+0xb8>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001682:	f7fe fe19 	bl	80002b8 <__aeabi_dsub>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	4610      	mov	r0, r2
 800168c:	4619      	mov	r1, r3
 800168e:	4b0c      	ldr	r3, [pc, #48]	; (80016c0 <toVW+0xb8>)
 8001690:	681c      	ldr	r4, [r3, #0]
 8001692:	a309      	add	r3, pc, #36	; (adr r3, 80016b8 <toVW+0xb0>)
 8001694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001698:	f7fe ffc6 	bl	8000628 <__aeabi_dmul>
 800169c:	4602      	mov	r2, r0
 800169e:	460b      	mov	r3, r1
 80016a0:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
    return 0;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	bd98      	pop	{r3, r4, r7, pc}
 80016aa:	bf00      	nop
 80016ac:	f3af 8000 	nop.w
 80016b0:	306c65e9 	.word	0x306c65e9
 80016b4:	3f6be16e 	.word	0x3f6be16e
 80016b8:	5313b470 	.word	0x5313b470
 80016bc:	3f8e0b32 	.word	0x3f8e0b32
 80016c0:	20000158 	.word	0x20000158

080016c4 <parseEnc>:


void parseEnc(uint8_t *msg)
{
 80016c4:	b590      	push	{r4, r7, lr}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
    /*PID(216)/Motor1 status/Motor1 rpm lower/Motor1 rpm upper/Motor2 status/Motor2 rpm lower/Motor2 rpm upper/temperature(deg)*/
    if(msg[0]==PID_PNT_MONITOR)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2bd8      	cmp	r3, #216	; 0xd8
 80016d2:	d136      	bne.n	8001742 <parseEnc+0x7e>
    {

        motor->LRPM=((int16_t)msg[2] | ((int16_t)msg[3]<<8));
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	3302      	adds	r3, #2
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	b219      	sxth	r1, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3303      	adds	r3, #3
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	021b      	lsls	r3, r3, #8
 80016e4:	b21a      	sxth	r2, r3
 80016e6:	4b34      	ldr	r3, [pc, #208]	; (80017b8 <parseEnc+0xf4>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	430a      	orrs	r2, r1
 80016ec:	b212      	sxth	r2, r2
 80016ee:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
        motor->RRPM=((int16_t)msg[5] | ((int16_t)msg[6]<<8));
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	3305      	adds	r3, #5
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	b219      	sxth	r1, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	3306      	adds	r3, #6
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	021b      	lsls	r3, r3, #8
 8001702:	b21a      	sxth	r2, r3
 8001704:	4b2c      	ldr	r3, [pc, #176]	; (80017b8 <parseEnc+0xf4>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	430a      	orrs	r2, r1
 800170a:	b212      	sxth	r2, r2
 800170c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
        motor->LRPM=-1*(motor->LRPM);
 8001710:	4b29      	ldr	r3, [pc, #164]	; (80017b8 <parseEnc+0xf4>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 8001718:	b29b      	uxth	r3, r3
 800171a:	425b      	negs	r3, r3
 800171c:	b29a      	uxth	r2, r3
 800171e:	4b26      	ldr	r3, [pc, #152]	; (80017b8 <parseEnc+0xf4>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	b212      	sxth	r2, r2
 8001724:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
        sensor_state->motor[0] = msg[1];
 8001728:	4b24      	ldr	r3, [pc, #144]	; (80017bc <parseEnc+0xf8>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	7852      	ldrb	r2, [r2, #1]
 8001730:	73da      	strb	r2, [r3, #15]
        sensor_state->motor[1] = msg[4];
 8001732:	4b22      	ldr	r3, [pc, #136]	; (80017bc <parseEnc+0xf8>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	7912      	ldrb	r2, [r2, #4]
 800173a:	741a      	strb	r2, [r3, #16]

        toVW();
 800173c:	f7ff ff64 	bl	8001608 <toVW>
    }
    else if(msg[0]==PID_MAIN_DATA2)
    {
        motor->LCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
    }
}
 8001740:	e036      	b.n	80017b0 <parseEnc+0xec>
    else if(msg[0]==PID_MAIN_DATA)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	2bc1      	cmp	r3, #193	; 0xc1
 8001748:	d117      	bne.n	800177a <parseEnc+0xb6>
        motor->RCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	3304      	adds	r3, #4
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	461a      	mov	r2, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	3305      	adds	r3, #5
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	021b      	lsls	r3, r3, #8
 800175a:	4313      	orrs	r3, r2
 800175c:	4618      	mov	r0, r3
 800175e:	f7fe fef9 	bl	8000554 <__aeabi_i2d>
 8001762:	4b15      	ldr	r3, [pc, #84]	; (80017b8 <parseEnc+0xf4>)
 8001764:	681c      	ldr	r4, [r3, #0]
 8001766:	f04f 0200 	mov.w	r2, #0
 800176a:	4b15      	ldr	r3, [pc, #84]	; (80017c0 <parseEnc+0xfc>)
 800176c:	f7ff f886 	bl	800087c <__aeabi_ddiv>
 8001770:	4602      	mov	r2, r0
 8001772:	460b      	mov	r3, r1
 8001774:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
}
 8001778:	e01a      	b.n	80017b0 <parseEnc+0xec>
    else if(msg[0]==PID_MAIN_DATA2)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	2bc8      	cmp	r3, #200	; 0xc8
 8001780:	d116      	bne.n	80017b0 <parseEnc+0xec>
        motor->LCURR=((int16_t)msg[4] | ((int16_t)msg[5]<<8))/10.0;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	3304      	adds	r3, #4
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	461a      	mov	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	3305      	adds	r3, #5
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	021b      	lsls	r3, r3, #8
 8001792:	4313      	orrs	r3, r2
 8001794:	4618      	mov	r0, r3
 8001796:	f7fe fedd 	bl	8000554 <__aeabi_i2d>
 800179a:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <parseEnc+0xf4>)
 800179c:	681c      	ldr	r4, [r3, #0]
 800179e:	f04f 0200 	mov.w	r2, #0
 80017a2:	4b07      	ldr	r3, [pc, #28]	; (80017c0 <parseEnc+0xfc>)
 80017a4:	f7ff f86a 	bl	800087c <__aeabi_ddiv>
 80017a8:	4602      	mov	r2, r0
 80017aa:	460b      	mov	r3, r1
 80017ac:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50
}
 80017b0:	bf00      	nop
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd90      	pop	{r4, r7, pc}
 80017b8:	20000158 	.word	0x20000158
 80017bc:	20000148 	.word	0x20000148
 80017c0:	40240000 	.word	0x40240000

080017c4 <parseEnc114>:

void parseEnc114(uint8_t *msg)
{
 80017c4:	b590      	push	{r4, r7, lr}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
        int16_t rrpm,lrpm;
        lrpm = (int16_t)msg[4] | ((int16_t)msg[5]<<8);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	3304      	adds	r3, #4
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	b21a      	sxth	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	3305      	adds	r3, #5
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	021b      	lsls	r3, r3, #8
 80017dc:	b21b      	sxth	r3, r3
 80017de:	4313      	orrs	r3, r2
 80017e0:	81fb      	strh	r3, [r7, #14]
        rrpm = (int16_t)msg[6] | ((int16_t)msg[7]<<8);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	3306      	adds	r3, #6
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	b21a      	sxth	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	3307      	adds	r3, #7
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	021b      	lsls	r3, r3, #8
 80017f2:	b21b      	sxth	r3, r3
 80017f4:	4313      	orrs	r3, r2
 80017f6:	81bb      	strh	r3, [r7, #12]

        motor->LRPM = (-lrpm) / 10.0;
 80017f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017fc:	425b      	negs	r3, r3
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe fea8 	bl	8000554 <__aeabi_i2d>
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	4b15      	ldr	r3, [pc, #84]	; (8001860 <parseEnc114+0x9c>)
 800180a:	f7ff f837 	bl	800087c <__aeabi_ddiv>
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	4914      	ldr	r1, [pc, #80]	; (8001864 <parseEnc114+0xa0>)
 8001814:	680c      	ldr	r4, [r1, #0]
 8001816:	4610      	mov	r0, r2
 8001818:	4619      	mov	r1, r3
 800181a:	f7ff f917 	bl	8000a4c <__aeabi_d2iz>
 800181e:	4603      	mov	r3, r0
 8001820:	b21b      	sxth	r3, r3
 8001822:	f8a4 3042 	strh.w	r3, [r4, #66]	; 0x42
        motor->RRPM = (rrpm) / 10.0;
 8001826:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800182a:	4618      	mov	r0, r3
 800182c:	f7fe fe92 	bl	8000554 <__aeabi_i2d>
 8001830:	f04f 0200 	mov.w	r2, #0
 8001834:	4b0a      	ldr	r3, [pc, #40]	; (8001860 <parseEnc114+0x9c>)
 8001836:	f7ff f821 	bl	800087c <__aeabi_ddiv>
 800183a:	4602      	mov	r2, r0
 800183c:	460b      	mov	r3, r1
 800183e:	4909      	ldr	r1, [pc, #36]	; (8001864 <parseEnc114+0xa0>)
 8001840:	680c      	ldr	r4, [r1, #0]
 8001842:	4610      	mov	r0, r2
 8001844:	4619      	mov	r1, r3
 8001846:	f7ff f901 	bl	8000a4c <__aeabi_d2iz>
 800184a:	4603      	mov	r3, r0
 800184c:	b21b      	sxth	r3, r3
 800184e:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40

        toVW();
 8001852:	f7ff fed9 	bl	8001608 <toVW>
}
 8001856:	bf00      	nop
 8001858:	3714      	adds	r7, #20
 800185a:	46bd      	mov	sp, r7
 800185c:	bd90      	pop	{r4, r7, pc}
 800185e:	bf00      	nop
 8001860:	40240000 	.word	0x40240000
 8001864:	20000158 	.word	0x20000158

08001868 <parseState114>:

void parseState114(uint8_t *msg)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
    sensor_state->motor[0] = (int16_t)msg[4] | ((int16_t)msg[5]<<8);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	3304      	adds	r3, #4
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	b25a      	sxtb	r2, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	3305      	adds	r3, #5
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	021b      	lsls	r3, r3, #8
 8001880:	b25b      	sxtb	r3, r3
 8001882:	4313      	orrs	r3, r2
 8001884:	b25a      	sxtb	r2, r3
 8001886:	4b12      	ldr	r3, [pc, #72]	; (80018d0 <parseState114+0x68>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	b2d2      	uxtb	r2, r2
 800188c:	73da      	strb	r2, [r3, #15]
    sensor_state->motor[1] = (int16_t)msg[6] | ((int16_t)msg[7]<<8);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	3306      	adds	r3, #6
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	b25a      	sxtb	r2, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	3307      	adds	r3, #7
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	021b      	lsls	r3, r3, #8
 800189e:	b25b      	sxtb	r3, r3
 80018a0:	4313      	orrs	r3, r2
 80018a2:	b25a      	sxtb	r2, r3
 80018a4:	4b0a      	ldr	r3, [pc, #40]	; (80018d0 <parseState114+0x68>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	b2d2      	uxtb	r2, r2
 80018aa:	741a      	strb	r2, [r3, #16]
    if(!(sensor_state->motor[0] == 0x00 && sensor_state->motor[1] == 0x00))
 80018ac:	4b08      	ldr	r3, [pc, #32]	; (80018d0 <parseState114+0x68>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	7bdb      	ldrb	r3, [r3, #15]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d104      	bne.n	80018c0 <parseState114+0x58>
 80018b6:	4b06      	ldr	r3, [pc, #24]	; (80018d0 <parseState114+0x68>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	7c1b      	ldrb	r3, [r3, #16]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d003      	beq.n	80018c8 <parseState114+0x60>
    {
        reset();
 80018c0:	f001 fe0e 	bl	80034e0 <reset>
        startMotor();
 80018c4:	f001 fd4c 	bl	8003360 <startMotor>
    }
}
 80018c8:	bf00      	nop
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20000148 	.word	0x20000148

080018d4 <spinonce>:

void spinonce(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b08c      	sub	sp, #48	; 0x30
 80018d8:	af00      	add	r7, sp, #0

	uint8_t canbuf[8]={10, 20, 30, 40, 50, 60, 70, 80};
 80018da:	4a95      	ldr	r2, [pc, #596]	; (8001b30 <spinonce+0x25c>)
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018e4:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t buf[8];
    int index = 0;
 80018e8:	2300      	movs	r3, #0
 80018ea:	62fb      	str	r3, [r7, #44]	; 0x2c

    uint32_t CanId = 0;
 80018ec:	2300      	movs	r3, #0
 80018ee:	62bb      	str	r3, [r7, #40]	; 0x28

    uint8_t robot_standby[4] = {0xCA, 0x35, 0x9A, 0x65};//RsTb
 80018f0:	4b90      	ldr	r3, [pc, #576]	; (8001b34 <spinonce+0x260>)
 80018f2:	60bb      	str	r3, [r7, #8]


	//CanInit(0x100,0x1104);//filter id, mask
    CanInit(0,0);//filter id, mask
 80018f4:	2100      	movs	r1, #0
 80018f6:	2000      	movs	r0, #0
 80018f8:	f000 fcc8 	bl	800228c <CanInit>


   // HAL_Delay(10000);
    HAL_Delay(1000);
 80018fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001900:	f002 fbde 	bl	80040c0 <HAL_Delay>
    startTTS();
 8001904:	f7ff fba2 	bl	800104c <startTTS>
    //state->set(IDLE);
    ready_flag = 1;
 8001908:	4b8b      	ldr	r3, [pc, #556]	; (8001b38 <spinonce+0x264>)
 800190a:	2201      	movs	r2, #1
 800190c:	701a      	strb	r2, [r3, #0]
    start_docking_flag = 0;
 800190e:	4b8b      	ldr	r3, [pc, #556]	; (8001b3c <spinonce+0x268>)
 8001910:	2200      	movs	r2, #0
 8001912:	701a      	strb	r2, [r3, #0]
    check_msg = 0;
 8001914:	4b8a      	ldr	r3, [pc, #552]	; (8001b40 <spinonce+0x26c>)
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]

    Format format = NEC;
 800191a:	2301      	movs	r3, #1
 800191c:	71fb      	strb	r3, [r7, #7]
    int start_docking_count_tmp = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	627b      	str	r3, [r7, #36]	; 0x24

    settingMotor();
 8001922:	f001 fff9 	bl	8003918 <settingMotor>
    startMotor();
 8001926:	f001 fd1b 	bl	8003360 <startMotor>

    TransmitterIR_init();
 800192a:	f000 f9bb 	bl	8001ca4 <TransmitterIR_init>
    ReceiverIR_init();
 800192e:	f7ff fa57 	bl	8000de0 <ReceiverIR_init>
    //setData(format, robot_standby, 32);

	while(1)
	{

		if(Tick_100ms>toggle_seq+5) {		//for monitor iteration.
 8001932:	4b84      	ldr	r3, [pc, #528]	; (8001b44 <spinonce+0x270>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	1d5a      	adds	r2, r3, #5
 8001938:	4b83      	ldr	r3, [pc, #524]	; (8001b48 <spinonce+0x274>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	429a      	cmp	r2, r3
 800193e:	d233      	bcs.n	80019a8 <spinonce+0xd4>
    		toggle_seq = Tick_100ms;
 8001940:	4b81      	ldr	r3, [pc, #516]	; (8001b48 <spinonce+0x274>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a7f      	ldr	r2, [pc, #508]	; (8001b44 <spinonce+0x270>)
 8001946:	6013      	str	r3, [r2, #0]
    		HAL_GPIO_TogglePin(REDtest_GPIO_Port, REDtest_Pin);
 8001948:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800194c:	487f      	ldr	r0, [pc, #508]	; (8001b4c <spinonce+0x278>)
 800194e:	f003 fe26 	bl	800559e <HAL_GPIO_TogglePin>
    		setData(format, robot_standby, 32);/////must be to make ir_seq
 8001952:	79fb      	ldrb	r3, [r7, #7]
 8001954:	f107 0108 	add.w	r1, r7, #8
 8001958:	2220      	movs	r2, #32
 800195a:	4618      	mov	r0, r3
 800195c:	f000 f9c8 	bl	8001cf0 <setData>
    		getData(&format, recv_buf, 32);
 8001960:	1dfb      	adds	r3, r7, #7
 8001962:	2220      	movs	r2, #32
 8001964:	497a      	ldr	r1, [pc, #488]	; (8001b50 <spinonce+0x27c>)
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff fa40 	bl	8000dec <getData>
		    for(int i = 0; i<4; i++)
 800196c:	2300      	movs	r3, #0
 800196e:	623b      	str	r3, [r7, #32]
 8001970:	e00f      	b.n	8001992 <spinonce+0xbe>
		    {
		        if(recv_buf[i] == start_docking[i])
 8001972:	4a77      	ldr	r2, [pc, #476]	; (8001b50 <spinonce+0x27c>)
 8001974:	6a3b      	ldr	r3, [r7, #32]
 8001976:	4413      	add	r3, r2
 8001978:	781a      	ldrb	r2, [r3, #0]
 800197a:	4976      	ldr	r1, [pc, #472]	; (8001b54 <spinonce+0x280>)
 800197c:	6a3b      	ldr	r3, [r7, #32]
 800197e:	440b      	add	r3, r1
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	429a      	cmp	r2, r3
 8001984:	d102      	bne.n	800198c <spinonce+0xb8>
		        {
		            start_docking_count_tmp++;
 8001986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001988:	3301      	adds	r3, #1
 800198a:	627b      	str	r3, [r7, #36]	; 0x24
		    for(int i = 0; i<4; i++)
 800198c:	6a3b      	ldr	r3, [r7, #32]
 800198e:	3301      	adds	r3, #1
 8001990:	623b      	str	r3, [r7, #32]
 8001992:	6a3b      	ldr	r3, [r7, #32]
 8001994:	2b03      	cmp	r3, #3
 8001996:	ddec      	ble.n	8001972 <spinonce+0x9e>
		        }
		    }
		    if(start_docking_count_tmp == 4){
 8001998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199a:	2b04      	cmp	r3, #4
 800199c:	d104      	bne.n	80019a8 <spinonce+0xd4>
		    	HAL_GPIO_TogglePin(BLUEtest_GPIO_Port, BLUEtest_Pin);
 800199e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019a2:	486a      	ldr	r0, [pc, #424]	; (8001b4c <spinonce+0x278>)
 80019a4:	f003 fdfb 	bl	800559e <HAL_GPIO_TogglePin>
		    }
    	}


    	if(gTick>controlmotor_seq+4) {		//about controlmotor do it!!!!!
 80019a8:	4b6b      	ldr	r3, [pc, #428]	; (8001b58 <spinonce+0x284>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	1d1a      	adds	r2, r3, #4
 80019ae:	4b6b      	ldr	r3, [pc, #428]	; (8001b5c <spinonce+0x288>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d209      	bcs.n	80019ca <spinonce+0xf6>
    		controlmotor_seq = gTick;
 80019b6:	4b69      	ldr	r3, [pc, #420]	; (8001b5c <spinonce+0x288>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a67      	ldr	r2, [pc, #412]	; (8001b58 <spinonce+0x284>)
 80019bc:	6013      	str	r3, [r2, #0]
    		//printf("hihi");
    		controlMotor();
 80019be:	f7ff fc3b 	bl	8001238 <controlMotor>
            sendEnc(CANID3);
 80019c2:	f240 70d1 	movw	r0, #2001	; 0x7d1
 80019c6:	f7ff fd53 	bl	8001470 <sendEnc>
    	}
    	if(gTick>reqmotor_seq+3) {		//REQ MOTOR
 80019ca:	4b65      	ldr	r3, [pc, #404]	; (8001b60 <spinonce+0x28c>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	1cda      	adds	r2, r3, #3
 80019d0:	4b62      	ldr	r3, [pc, #392]	; (8001b5c <spinonce+0x288>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d20e      	bcs.n	80019f6 <spinonce+0x122>
    		reqmotor_seq = gTick;
 80019d8:	4b60      	ldr	r3, [pc, #384]	; (8001b5c <spinonce+0x288>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a60      	ldr	r2, [pc, #384]	; (8001b60 <spinonce+0x28c>)
 80019de:	6013      	str	r3, [r2, #0]

    		if((reqmotor_seq%8) == 0){reqEnc();}
 80019e0:	4b5f      	ldr	r3, [pc, #380]	; (8001b60 <spinonce+0x28c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0307 	and.w	r3, r3, #7
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d102      	bne.n	80019f2 <spinonce+0x11e>
 80019ec:	f001 fdc8 	bl	8003580 <reqEnc>
 80019f0:	e001      	b.n	80019f6 <spinonce+0x122>
    		else{reqState();}
 80019f2:	f001 fe12 	bl	800361a <reqState>
    	}



		if((Tick_100ms>sendsensor_seq)){
 80019f6:	4b54      	ldr	r3, [pc, #336]	; (8001b48 <spinonce+0x274>)
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	4b5a      	ldr	r3, [pc, #360]	; (8001b64 <spinonce+0x290>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d971      	bls.n	8001ae6 <spinonce+0x212>
			sendsensor_seq = Tick_100ms;
 8001a02:	4b51      	ldr	r3, [pc, #324]	; (8001b48 <spinonce+0x274>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a57      	ldr	r2, [pc, #348]	; (8001b64 <spinonce+0x290>)
 8001a08:	6013      	str	r3, [r2, #0]


			//printf("hihi: %d\n", USS_tick);

			/////////must need USS of fine Tuning/////////
			USS_start = us_Tick;
 8001a0a:	4b57      	ldr	r3, [pc, #348]	; (8001b68 <spinonce+0x294>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a57      	ldr	r2, [pc, #348]	; (8001b6c <spinonce+0x298>)
 8001a10:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(USS_Trigger1_GPIO_Port, USS_Trigger1_Pin, SET);
 8001a12:	2201      	movs	r2, #1
 8001a14:	2120      	movs	r1, #32
 8001a16:	4856      	ldr	r0, [pc, #344]	; (8001b70 <spinonce+0x29c>)
 8001a18:	f003 fda8 	bl	800556c <HAL_GPIO_WritePin>
			pre_usTick = us_Tick;
 8001a1c:	4b52      	ldr	r3, [pc, #328]	; (8001b68 <spinonce+0x294>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a54      	ldr	r2, [pc, #336]	; (8001b74 <spinonce+0x2a0>)
 8001a22:	6013      	str	r3, [r2, #0]
			while(us_Tick == pre_usTick){;}//wait 500us
 8001a24:	bf00      	nop
 8001a26:	4b50      	ldr	r3, [pc, #320]	; (8001b68 <spinonce+0x294>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	4b52      	ldr	r3, [pc, #328]	; (8001b74 <spinonce+0x2a0>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d0f9      	beq.n	8001a26 <spinonce+0x152>
			HAL_GPIO_WritePin(USS_Trigger1_GPIO_Port, USS_Trigger1_Pin, RESET);
 8001a32:	2200      	movs	r2, #0
 8001a34:	2120      	movs	r1, #32
 8001a36:	484e      	ldr	r0, [pc, #312]	; (8001b70 <spinonce+0x29c>)
 8001a38:	f003 fd98 	bl	800556c <HAL_GPIO_WritePin>


			printf("sonic value start, end, diff: %d  %d  %d\n", USS_start, USS_end, (USS_end-USS_start));
 8001a3c:	4b4b      	ldr	r3, [pc, #300]	; (8001b6c <spinonce+0x298>)
 8001a3e:	6819      	ldr	r1, [r3, #0]
 8001a40:	4b4d      	ldr	r3, [pc, #308]	; (8001b78 <spinonce+0x2a4>)
 8001a42:	6818      	ldr	r0, [r3, #0]
 8001a44:	4b4c      	ldr	r3, [pc, #304]	; (8001b78 <spinonce+0x2a4>)
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	4b48      	ldr	r3, [pc, #288]	; (8001b6c <spinonce+0x298>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	4602      	mov	r2, r0
 8001a50:	484a      	ldr	r0, [pc, #296]	; (8001b7c <spinonce+0x2a8>)
 8001a52:	f007 f9b7 	bl	8008dc4 <iprintf>
			//////////////////////////////////////////////

			buf[index++] = 0;
 8001a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a58:	1c5a      	adds	r2, r3, #1
 8001a5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a5c:	3330      	adds	r3, #48	; 0x30
 8001a5e:	443b      	add	r3, r7
 8001a60:	2200      	movs	r2, #0
 8001a62:	f803 2c24 	strb.w	r2, [r3, #-36]
			buf[index++] = 0;
 8001a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a68:	1c5a      	adds	r2, r3, #1
 8001a6a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a6c:	3330      	adds	r3, #48	; 0x30
 8001a6e:	443b      	add	r3, r7
 8001a70:	2200      	movs	r2, #0
 8001a72:	f803 2c24 	strb.w	r2, [r3, #-36]
			buf[index++] = 0;
 8001a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a78:	1c5a      	adds	r2, r3, #1
 8001a7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a7c:	3330      	adds	r3, #48	; 0x30
 8001a7e:	443b      	add	r3, r7
 8001a80:	2200      	movs	r2, #0
 8001a82:	f803 2c24 	strb.w	r2, [r3, #-36]
			buf[index++] = 0;
 8001a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a88:	1c5a      	adds	r2, r3, #1
 8001a8a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a8c:	3330      	adds	r3, #48	; 0x30
 8001a8e:	443b      	add	r3, r7
 8001a90:	2200      	movs	r2, #0
 8001a92:	f803 2c24 	strb.w	r2, [r3, #-36]
			buf[index++] = 0;
 8001a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a98:	1c5a      	adds	r2, r3, #1
 8001a9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a9c:	3330      	adds	r3, #48	; 0x30
 8001a9e:	443b      	add	r3, r7
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f803 2c24 	strb.w	r2, [r3, #-36]
			buf[index++] = 0;
 8001aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aa8:	1c5a      	adds	r2, r3, #1
 8001aaa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001aac:	3330      	adds	r3, #48	; 0x30
 8001aae:	443b      	add	r3, r7
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f803 2c24 	strb.w	r2, [r3, #-36]
			buf[index++] = 0;
 8001ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ab8:	1c5a      	adds	r2, r3, #1
 8001aba:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001abc:	3330      	adds	r3, #48	; 0x30
 8001abe:	443b      	add	r3, r7
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f803 2c24 	strb.w	r2, [r3, #-36]
			buf[index] = 0;
 8001ac6:	f107 020c 	add.w	r2, r7, #12
 8001aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001acc:	4413      	add	r3, r2
 8001ace:	2200      	movs	r2, #0
 8001ad0:	701a      	strb	r2, [r3, #0]

			sendCan(2002, buf, 8, 1);//test
 8001ad2:	f107 010c 	add.w	r1, r7, #12
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	2208      	movs	r2, #8
 8001ada:	f240 70d2 	movw	r0, #2002	; 0x7d2
 8001ade:	f000 fc21 	bl	8002324 <sendCan>
			index = 0;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	62fb      	str	r3, [r7, #44]	; 0x2c


		}
		if(FLAG_RxCplt){
 8001ae6:	4b26      	ldr	r3, [pc, #152]	; (8001b80 <spinonce+0x2ac>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	f43f af21 	beq.w	8001932 <spinonce+0x5e>
    		for(int i=0;i<8;i++){canbuf[i] = g_uCAN_Rx_Data[i];}
 8001af0:	2300      	movs	r3, #0
 8001af2:	61fb      	str	r3, [r7, #28]
 8001af4:	e00c      	b.n	8001b10 <spinonce+0x23c>
 8001af6:	4a23      	ldr	r2, [pc, #140]	; (8001b84 <spinonce+0x2b0>)
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	4413      	add	r3, r2
 8001afc:	7819      	ldrb	r1, [r3, #0]
 8001afe:	f107 0214 	add.w	r2, r7, #20
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	4413      	add	r3, r2
 8001b06:	460a      	mov	r2, r1
 8001b08:	701a      	strb	r2, [r3, #0]
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	61fb      	str	r3, [r7, #28]
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	2b07      	cmp	r3, #7
 8001b14:	ddef      	ble.n	8001af6 <spinonce+0x222>
    		FLAG_RxCplt=0;
 8001b16:	4b1a      	ldr	r3, [pc, #104]	; (8001b80 <spinonce+0x2ac>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
			if(g_tCan_Rx_Header.StdId>g_tCan_Rx_Header.ExtId){CanId = g_tCan_Rx_Header.StdId;}
 8001b1c:	4b1a      	ldr	r3, [pc, #104]	; (8001b88 <spinonce+0x2b4>)
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	4b19      	ldr	r3, [pc, #100]	; (8001b88 <spinonce+0x2b4>)
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d931      	bls.n	8001b8c <spinonce+0x2b8>
 8001b28:	4b17      	ldr	r3, [pc, #92]	; (8001b88 <spinonce+0x2b4>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b2e:	e030      	b.n	8001b92 <spinonce+0x2be>
 8001b30:	08009d24 	.word	0x08009d24
 8001b34:	659a35ca 	.word	0x659a35ca
 8001b38:	20000150 	.word	0x20000150
 8001b3c:	20000151 	.word	0x20000151
 8001b40:	20000154 	.word	0x20000154
 8001b44:	20000104 	.word	0x20000104
 8001b48:	20000100 	.word	0x20000100
 8001b4c:	40020400 	.word	0x40020400
 8001b50:	2000015c 	.word	0x2000015c
 8001b54:	20000004 	.word	0x20000004
 8001b58:	20000118 	.word	0x20000118
 8001b5c:	200000f8 	.word	0x200000f8
 8001b60:	2000011c 	.word	0x2000011c
 8001b64:	20000114 	.word	0x20000114
 8001b68:	200000f4 	.word	0x200000f4
 8001b6c:	20000128 	.word	0x20000128
 8001b70:	40020c00 	.word	0x40020c00
 8001b74:	200000fc 	.word	0x200000fc
 8001b78:	2000012c 	.word	0x2000012c
 8001b7c:	08009cf8 	.word	0x08009cf8
 8001b80:	200001dc 	.word	0x200001dc
 8001b84:	200001e0 	.word	0x200001e0
 8001b88:	200001e8 	.word	0x200001e8
			else {CanId = g_tCan_Rx_Header.ExtId;}
 8001b8c:	4b42      	ldr	r3, [pc, #264]	; (8001c98 <spinonce+0x3c4>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	62bb      	str	r3, [r7, #40]	; 0x28

			if(ready_flag)
 8001b92:	4b42      	ldr	r3, [pc, #264]	; (8001c9c <spinonce+0x3c8>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d072      	beq.n	8001c80 <spinonce+0x3ac>
			{
				switch(CanId)
 8001b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b9c:	4a40      	ldr	r2, [pc, #256]	; (8001ca0 <spinonce+0x3cc>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d04e      	beq.n	8001c40 <spinonce+0x36c>
 8001ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ba4:	4a3e      	ldr	r2, [pc, #248]	; (8001ca0 <spinonce+0x3cc>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d86d      	bhi.n	8001c86 <spinonce+0x3b2>
 8001baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bac:	f640 72a1 	movw	r2, #4001	; 0xfa1
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d03f      	beq.n	8001c34 <spinonce+0x360>
 8001bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bb6:	f640 72a1 	movw	r2, #4001	; 0xfa1
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d863      	bhi.n	8001c86 <spinonce+0x3b2>
 8001bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bc0:	f640 32b9 	movw	r2, #3001	; 0xbb9
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d02f      	beq.n	8001c28 <spinonce+0x354>
 8001bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bca:	f640 32b9 	movw	r2, #3001	; 0xbb9
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d859      	bhi.n	8001c86 <spinonce+0x3b2>
 8001bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bd4:	f240 7201 	movw	r2, #1793	; 0x701
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d04e      	beq.n	8001c7a <spinonce+0x3a6>
 8001bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bde:	f240 7201 	movw	r2, #1793	; 0x701
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d84f      	bhi.n	8001c86 <spinonce+0x3b2>
 8001be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001be8:	f240 5281 	movw	r2, #1409	; 0x581
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d02d      	beq.n	8001c4c <spinonce+0x378>
 8001bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bf2:	f240 5281 	movw	r2, #1409	; 0x581
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d845      	bhi.n	8001c86 <spinonce+0x3b2>
 8001bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bfc:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d005      	beq.n	8001c10 <spinonce+0x33c>
 8001c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c06:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d006      	beq.n	8001c1c <spinonce+0x348>
 8001c0e:	e03a      	b.n	8001c86 <spinonce+0x3b2>
				{
				case CANID1:
					parseCmdvel(canbuf);
 8001c10:	f107 0314 	add.w	r3, r7, #20
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff fbdd 	bl	80013d4 <parseCmdvel>
					break;
 8001c1a:	e034      	b.n	8001c86 <spinonce+0x3b2>

				case CANID2:
					parseState(canbuf);
 8001c1c:	f107 0314 	add.w	r3, r7, #20
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff fac1 	bl	80011a8 <parseState>
					break;
 8001c26:	e02e      	b.n	8001c86 <spinonce+0x3b2>

				case CANID5:
					parseTop(canbuf);
 8001c28:	f107 0314 	add.w	r3, r7, #20
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff fa8f 	bl	8001150 <parseTop>
					break;
 8001c32:	e028      	b.n	8001c86 <spinonce+0x3b2>

				case CANID6:
					parsePmm(canbuf);
 8001c34:	f107 0314 	add.w	r3, r7, #20
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff fa57 	bl	80010ec <parsePmm>
					break;
 8001c3e:	e022      	b.n	8001c86 <spinonce+0x3b2>

				case CANID7:
					parseEnc(canbuf);
 8001c40:	f107 0314 	add.w	r3, r7, #20
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff fd3d 	bl	80016c4 <parseEnc>
					break;
 8001c4a:	e01c      	b.n	8001c86 <spinonce+0x3b2>

				case MOTOR114_RES_ID:

					if(canbuf[1] == 0x6c && canbuf[2] == 0x60)
 8001c4c:	7d7b      	ldrb	r3, [r7, #21]
 8001c4e:	2b6c      	cmp	r3, #108	; 0x6c
 8001c50:	d107      	bne.n	8001c62 <spinonce+0x38e>
 8001c52:	7dbb      	ldrb	r3, [r7, #22]
 8001c54:	2b60      	cmp	r3, #96	; 0x60
 8001c56:	d104      	bne.n	8001c62 <spinonce+0x38e>
						parseEnc114(canbuf);
 8001c58:	f107 0314 	add.w	r3, r7, #20
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff fdb1 	bl	80017c4 <parseEnc114>
					if(canbuf[1] == 0x3f && canbuf[2] == 0x60)
 8001c62:	7d7b      	ldrb	r3, [r7, #21]
 8001c64:	2b3f      	cmp	r3, #63	; 0x3f
 8001c66:	d10d      	bne.n	8001c84 <spinonce+0x3b0>
 8001c68:	7dbb      	ldrb	r3, [r7, #22]
 8001c6a:	2b60      	cmp	r3, #96	; 0x60
 8001c6c:	d10a      	bne.n	8001c84 <spinonce+0x3b0>
						parseState114(canbuf);
 8001c6e:	f107 0314 	add.w	r3, r7, #20
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff fdf8 	bl	8001868 <parseState114>
					break;
 8001c78:	e004      	b.n	8001c84 <spinonce+0x3b0>

				case MOTOR114_START_ID:
					startMotor();
 8001c7a:	f001 fb71 	bl	8003360 <startMotor>
					break;
 8001c7e:	e002      	b.n	8001c86 <spinonce+0x3b2>
				}
			}
 8001c80:	bf00      	nop
 8001c82:	e000      	b.n	8001c86 <spinonce+0x3b2>
					break;
 8001c84:	bf00      	nop
//					  state->set(IDLE);
//					  ready_flag = 1;
//					  start_docking_flag = 0;
//				  }
//			  }
			g_tCan_Rx_Header.StdId=0;
 8001c86:	4b04      	ldr	r3, [pc, #16]	; (8001c98 <spinonce+0x3c4>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
			g_tCan_Rx_Header.ExtId=0;
 8001c8c:	4b02      	ldr	r3, [pc, #8]	; (8001c98 <spinonce+0x3c4>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	605a      	str	r2, [r3, #4]
			CanId = 0;
 8001c92:	2300      	movs	r3, #0
 8001c94:	62bb      	str	r3, [r7, #40]	; 0x28
		if(Tick_100ms>toggle_seq+5) {		//for monitor iteration.
 8001c96:	e64c      	b.n	8001932 <spinonce+0x5e>
 8001c98:	200001e8 	.word	0x200001e8
 8001c9c:	20000150 	.word	0x20000150
 8001ca0:	00b8b701 	.word	0x00b8b701

08001ca4 <TransmitterIR_init>:
 *
 * @return Current state.
 */

void TransmitterIR_init()
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0




	IRDUTY0;
 8001ca8:	4b0e      	ldr	r3, [pc, #56]	; (8001ce4 <TransmitterIR_init+0x40>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2200      	movs	r2, #0
 8001cae:	635a      	str	r2, [r3, #52]	; 0x34
	//IRDUTY50;

	TIR_work.state = TIR_Idle;
 8001cb0:	4b0d      	ldr	r3, [pc, #52]	; (8001ce8 <TransmitterIR_init+0x44>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	701a      	strb	r2, [r3, #0]
	TIR_work.bitcount = 0;
 8001cb6:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <TransmitterIR_init+0x44>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	605a      	str	r2, [r3, #4]
	TIR_work.leader = 0;
 8001cbc:	4b0a      	ldr	r3, [pc, #40]	; (8001ce8 <TransmitterIR_init+0x44>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	609a      	str	r2, [r3, #8]
	TIR_work.data = 0;
 8001cc2:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <TransmitterIR_init+0x44>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	60da      	str	r2, [r3, #12]
	TIR_work.trailer = 0;
 8001cc8:	4b07      	ldr	r3, [pc, #28]	; (8001ce8 <TransmitterIR_init+0x44>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	611a      	str	r2, [r3, #16]

	TIR_data.format = UNKNOWN;
 8001cce:	4b07      	ldr	r3, [pc, #28]	; (8001cec <TransmitterIR_init+0x48>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	701a      	strb	r2, [r3, #0]
	TIR_data.bitlength = 0;
 8001cd4:	4b05      	ldr	r3, [pc, #20]	; (8001cec <TransmitterIR_init+0x48>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	605a      	str	r2, [r3, #4]




}
 8001cda:	bf00      	nop
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr
 8001ce4:	20000254 	.word	0x20000254
 8001ce8:	200001c8 	.word	0x200001c8
 8001cec:	20000180 	.word	0x20000180

08001cf0 <setData>:
 * @param buf Buffer of a data.
 * @param bitlength Bit length of the data.
 *
 * @return Data bit length.
 */
int setData(Format format, uint8_t *buf, int bitlength) {
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	60b9      	str	r1, [r7, #8]
 8001cfa:	607a      	str	r2, [r7, #4]
 8001cfc:	73fb      	strb	r3, [r7, #15]
    LOCK();
    if (TIR_work.state != TIR_Idle) {
 8001cfe:	4b2b      	ldr	r3, [pc, #172]	; (8001dac <setData+0xbc>)
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d002      	beq.n	8001d0c <setData+0x1c>
        UNLOCK();
        return -1;
 8001d06:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0a:	e04a      	b.n	8001da2 <setData+0xb2>
    }

    TIR_work.state = Leader;
 8001d0c:	4b27      	ldr	r3, [pc, #156]	; (8001dac <setData+0xbc>)
 8001d0e:	2201      	movs	r2, #1
 8001d10:	701a      	strb	r2, [r3, #0]
    TIR_work.bitcount = 0;
 8001d12:	4b26      	ldr	r3, [pc, #152]	; (8001dac <setData+0xbc>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	605a      	str	r2, [r3, #4]
    TIR_work.leader = 0;
 8001d18:	4b24      	ldr	r3, [pc, #144]	; (8001dac <setData+0xbc>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	609a      	str	r2, [r3, #8]
    TIR_work.data = 0;
 8001d1e:	4b23      	ldr	r3, [pc, #140]	; (8001dac <setData+0xbc>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	60da      	str	r2, [r3, #12]
    TIR_work.trailer = 0;
 8001d24:	4b21      	ldr	r3, [pc, #132]	; (8001dac <setData+0xbc>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	611a      	str	r2, [r3, #16]

    TIR_data.format = format;
 8001d2a:	4a21      	ldr	r2, [pc, #132]	; (8001db0 <setData+0xc0>)
 8001d2c:	7bfb      	ldrb	r3, [r7, #15]
 8001d2e:	7013      	strb	r3, [r2, #0]
    TIR_data.bitlength = bitlength;
 8001d30:	4a1f      	ldr	r2, [pc, #124]	; (8001db0 <setData+0xc0>)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6053      	str	r3, [r2, #4]
    const int n = bitlength / 8 + (((bitlength % 8) != 0) ? 1 : 0);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	da00      	bge.n	8001d3e <setData+0x4e>
 8001d3c:	3307      	adds	r3, #7
 8001d3e:	10db      	asrs	r3, r3, #3
 8001d40:	461a      	mov	r2, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f003 0307 	and.w	r3, r3, #7
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	bf14      	ite	ne
 8001d4c:	2301      	movne	r3, #1
 8001d4e:	2300      	moveq	r3, #0
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	4413      	add	r3, r2
 8001d54:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < n; i++) {
 8001d56:	2300      	movs	r3, #0
 8001d58:	617b      	str	r3, [r7, #20]
 8001d5a:	e00c      	b.n	8001d76 <setData+0x86>
        TIR_data.buffer[i] = buf[i];
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	68ba      	ldr	r2, [r7, #8]
 8001d60:	4413      	add	r3, r2
 8001d62:	7819      	ldrb	r1, [r3, #0]
 8001d64:	4a12      	ldr	r2, [pc, #72]	; (8001db0 <setData+0xc0>)
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	4413      	add	r3, r2
 8001d6a:	3308      	adds	r3, #8
 8001d6c:	460a      	mov	r2, r1
 8001d6e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < n; i++) {
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	3301      	adds	r3, #1
 8001d74:	617b      	str	r3, [r7, #20]
 8001d76:	697a      	ldr	r2, [r7, #20]
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	dbee      	blt.n	8001d5c <setData+0x6c>
    }

    switch (format) {
 8001d7e:	7bfb      	ldrb	r3, [r7, #15]
 8001d80:	2b05      	cmp	r3, #5
 8001d82:	d00c      	beq.n	8001d9e <setData+0xae>
 8001d84:	2b05      	cmp	r3, #5
 8001d86:	dc0b      	bgt.n	8001da0 <setData+0xb0>
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d001      	beq.n	8001d90 <setData+0xa0>
 8001d8c:	2b03      	cmp	r3, #3

            break;
        case AEHA:
//            ticker.detach();
//            ticker.attach_us(callback(this, &tick), TUS_AEHA);
            break;
 8001d8e:	e007      	b.n	8001da0 <setData+0xb0>
        		HAL_TIM_Base_Start_IT (&htim9);//uss timer, 1779hz
 8001d90:	4808      	ldr	r0, [pc, #32]	; (8001db4 <setData+0xc4>)
 8001d92:	f004 fd99 	bl	80068c8 <HAL_TIM_Base_Start_IT>
        		TIR_setData_flag = 1;
 8001d96:	4b08      	ldr	r3, [pc, #32]	; (8001db8 <setData+0xc8>)
 8001d98:	2201      	movs	r2, #1
 8001d9a:	701a      	strb	r2, [r3, #0]
            break;
 8001d9c:	e000      	b.n	8001da0 <setData+0xb0>
        case SONY:
//            ticker.detach();
//            ticker.attach_us(callback(this, &tick), TUS_SONY);
            break;
 8001d9e:	bf00      	nop
    }

    UNLOCK();
    return bitlength;
 8001da0:	687b      	ldr	r3, [r7, #4]
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3718      	adds	r7, #24
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	200001c8 	.word	0x200001c8
 8001db0:	20000180 	.word	0x20000180
 8001db4:	20000384 	.word	0x20000384
 8001db8:	20000108 	.word	0x20000108

08001dbc <tick>:

void tick(void) {
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
    LOCK();
    switch (TIR_work.state) {
 8001dc0:	4b83      	ldr	r3, [pc, #524]	; (8001fd0 <tick+0x214>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	2b03      	cmp	r3, #3
 8001dc6:	f200 824f 	bhi.w	8002268 <tick+0x4ac>
 8001dca:	a201      	add	r2, pc, #4	; (adr r2, 8001dd0 <tick+0x14>)
 8001dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd0:	08001de1 	.word	0x08001de1
 8001dd4:	08001dfb 	.word	0x08001dfb
 8001dd8:	08001ee7 	.word	0x08001ee7
 8001ddc:	08002155 	.word	0x08002155
        case TIR_Idle:
            TIR_work.bitcount = 0;
 8001de0:	4b7b      	ldr	r3, [pc, #492]	; (8001fd0 <tick+0x214>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	605a      	str	r2, [r3, #4]
            TIR_work.leader = 0;
 8001de6:	4b7a      	ldr	r3, [pc, #488]	; (8001fd0 <tick+0x214>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	609a      	str	r2, [r3, #8]
            TIR_work.data = 0;
 8001dec:	4b78      	ldr	r3, [pc, #480]	; (8001fd0 <tick+0x214>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	60da      	str	r2, [r3, #12]
            TIR_work.trailer = 0;
 8001df2:	4b77      	ldr	r3, [pc, #476]	; (8001fd0 <tick+0x214>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	611a      	str	r2, [r3, #16]
            break;
 8001df8:	e23d      	b.n	8002276 <tick+0x4ba>
        case Leader:
            if (TIR_data.format == NEC) {
 8001dfa:	4b76      	ldr	r3, [pc, #472]	; (8001fd4 <tick+0x218>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d122      	bne.n	8001e48 <tick+0x8c>
                /*
                 * NEC.
                 */
                static const int LEADER_NEC_HEAD = 16;
                static const int LEADER_NEC_TAIL = 8;
                if (TIR_work.leader < LEADER_NEC_HEAD) {
 8001e02:	4b73      	ldr	r3, [pc, #460]	; (8001fd0 <tick+0x214>)
 8001e04:	689a      	ldr	r2, [r3, #8]
 8001e06:	4b74      	ldr	r3, [pc, #464]	; (8001fd8 <tick+0x21c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	da05      	bge.n	8001e1a <tick+0x5e>
                    IRDUTY50;
 8001e0e:	4b73      	ldr	r3, [pc, #460]	; (8001fdc <tick+0x220>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001e16:	635a      	str	r2, [r3, #52]	; 0x34
 8001e18:	e003      	b.n	8001e22 <tick+0x66>
                } else {
                    IRDUTY0;
 8001e1a:	4b70      	ldr	r3, [pc, #448]	; (8001fdc <tick+0x220>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	635a      	str	r2, [r3, #52]	; 0x34
                }
                TIR_work.leader++;
 8001e22:	4b6b      	ldr	r3, [pc, #428]	; (8001fd0 <tick+0x214>)
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	3301      	adds	r3, #1
 8001e28:	4a69      	ldr	r2, [pc, #420]	; (8001fd0 <tick+0x214>)
 8001e2a:	6093      	str	r3, [r2, #8]
                if ((LEADER_NEC_HEAD + LEADER_NEC_TAIL) <= TIR_work.leader) {
 8001e2c:	4b6a      	ldr	r3, [pc, #424]	; (8001fd8 <tick+0x21c>)
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	4b6b      	ldr	r3, [pc, #428]	; (8001fe0 <tick+0x224>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	441a      	add	r2, r3
 8001e36:	4b66      	ldr	r3, [pc, #408]	; (8001fd0 <tick+0x214>)
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	f300 8216 	bgt.w	800226c <tick+0x4b0>
                    TIR_work.state = Data;
 8001e40:	4b63      	ldr	r3, [pc, #396]	; (8001fd0 <tick+0x214>)
 8001e42:	2202      	movs	r2, #2
 8001e44:	701a      	strb	r2, [r3, #0]
                if ((LEADER_SONY_HEAD + LEADER_SONY_TAIL) <= TIR_work.leader) {
                    TIR_work.state = Data;
                }
            } else {
            }
            break;
 8001e46:	e211      	b.n	800226c <tick+0x4b0>
            } else if (TIR_data.format == AEHA) {
 8001e48:	4b62      	ldr	r3, [pc, #392]	; (8001fd4 <tick+0x218>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	2b03      	cmp	r3, #3
 8001e4e:	d122      	bne.n	8001e96 <tick+0xda>
                if (TIR_work.leader < LEADER_AEHA_HEAD) {
 8001e50:	4b5f      	ldr	r3, [pc, #380]	; (8001fd0 <tick+0x214>)
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	4b63      	ldr	r3, [pc, #396]	; (8001fe4 <tick+0x228>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	da05      	bge.n	8001e68 <tick+0xac>
                    IRDUTY50;
 8001e5c:	4b5f      	ldr	r3, [pc, #380]	; (8001fdc <tick+0x220>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001e64:	635a      	str	r2, [r3, #52]	; 0x34
 8001e66:	e003      	b.n	8001e70 <tick+0xb4>
                    IRDUTY0;
 8001e68:	4b5c      	ldr	r3, [pc, #368]	; (8001fdc <tick+0x220>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.leader++;
 8001e70:	4b57      	ldr	r3, [pc, #348]	; (8001fd0 <tick+0x214>)
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	3301      	adds	r3, #1
 8001e76:	4a56      	ldr	r2, [pc, #344]	; (8001fd0 <tick+0x214>)
 8001e78:	6093      	str	r3, [r2, #8]
                if ((LEADER_AEHA_HEAD + LEADER_AEHA_TAIL) <= TIR_work.leader) {
 8001e7a:	4b5a      	ldr	r3, [pc, #360]	; (8001fe4 <tick+0x228>)
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	4b5a      	ldr	r3, [pc, #360]	; (8001fe8 <tick+0x22c>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	441a      	add	r2, r3
 8001e84:	4b52      	ldr	r3, [pc, #328]	; (8001fd0 <tick+0x214>)
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	f300 81ef 	bgt.w	800226c <tick+0x4b0>
                    TIR_work.state = Data;
 8001e8e:	4b50      	ldr	r3, [pc, #320]	; (8001fd0 <tick+0x214>)
 8001e90:	2202      	movs	r2, #2
 8001e92:	701a      	strb	r2, [r3, #0]
            break;
 8001e94:	e1ea      	b.n	800226c <tick+0x4b0>
            } else if (TIR_data.format == SONY) {
 8001e96:	4b4f      	ldr	r3, [pc, #316]	; (8001fd4 <tick+0x218>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	2b05      	cmp	r3, #5
 8001e9c:	f040 81e6 	bne.w	800226c <tick+0x4b0>
                if (TIR_work.leader < LEADER_SONY_HEAD) {
 8001ea0:	4b4b      	ldr	r3, [pc, #300]	; (8001fd0 <tick+0x214>)
 8001ea2:	689a      	ldr	r2, [r3, #8]
 8001ea4:	4b51      	ldr	r3, [pc, #324]	; (8001fec <tick+0x230>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	da05      	bge.n	8001eb8 <tick+0xfc>
                    IRDUTY50;
 8001eac:	4b4b      	ldr	r3, [pc, #300]	; (8001fdc <tick+0x220>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001eb4:	635a      	str	r2, [r3, #52]	; 0x34
 8001eb6:	e003      	b.n	8001ec0 <tick+0x104>
                    IRDUTY0;
 8001eb8:	4b48      	ldr	r3, [pc, #288]	; (8001fdc <tick+0x220>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.leader++;
 8001ec0:	4b43      	ldr	r3, [pc, #268]	; (8001fd0 <tick+0x214>)
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	4a42      	ldr	r2, [pc, #264]	; (8001fd0 <tick+0x214>)
 8001ec8:	6093      	str	r3, [r2, #8]
                if ((LEADER_SONY_HEAD + LEADER_SONY_TAIL) <= TIR_work.leader) {
 8001eca:	4b48      	ldr	r3, [pc, #288]	; (8001fec <tick+0x230>)
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	4b48      	ldr	r3, [pc, #288]	; (8001ff0 <tick+0x234>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	441a      	add	r2, r3
 8001ed4:	4b3e      	ldr	r3, [pc, #248]	; (8001fd0 <tick+0x214>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	f300 81c7 	bgt.w	800226c <tick+0x4b0>
                    TIR_work.state = Data;
 8001ede:	4b3c      	ldr	r3, [pc, #240]	; (8001fd0 <tick+0x214>)
 8001ee0:	2202      	movs	r2, #2
 8001ee2:	701a      	strb	r2, [r3, #0]
            break;
 8001ee4:	e1c2      	b.n	800226c <tick+0x4b0>
        case Data:
            if (TIR_data.format == NEC) {
 8001ee6:	4b3b      	ldr	r3, [pc, #236]	; (8001fd4 <tick+0x218>)
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d15c      	bne.n	8001fa8 <tick+0x1ec>
                /*
                 * NEC.
                 */
                if (TIR_work.data == 0) {
 8001eee:	4b38      	ldr	r3, [pc, #224]	; (8001fd0 <tick+0x214>)
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d10a      	bne.n	8001f0c <tick+0x150>
                    IRDUTY50;
 8001ef6:	4b39      	ldr	r3, [pc, #228]	; (8001fdc <tick+0x220>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001efe:	635a      	str	r2, [r3, #52]	; 0x34
                    TIR_work.data++;
 8001f00:	4b33      	ldr	r3, [pc, #204]	; (8001fd0 <tick+0x214>)
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	3301      	adds	r3, #1
 8001f06:	4a32      	ldr	r2, [pc, #200]	; (8001fd0 <tick+0x214>)
 8001f08:	60d3      	str	r3, [r2, #12]
 8001f0a:	e042      	b.n	8001f92 <tick+0x1d6>
                } else {
                    IRDUTY0;
 8001f0c:	4b33      	ldr	r3, [pc, #204]	; (8001fdc <tick+0x220>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2200      	movs	r2, #0
 8001f12:	635a      	str	r2, [r3, #52]	; 0x34
                    if (0 != (TIR_data.buffer[TIR_work.bitcount / 8] & (1 << TIR_work.bitcount % 8))) {
 8001f14:	4b2e      	ldr	r3, [pc, #184]	; (8001fd0 <tick+0x214>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	da00      	bge.n	8001f1e <tick+0x162>
 8001f1c:	3307      	adds	r3, #7
 8001f1e:	10db      	asrs	r3, r3, #3
 8001f20:	461a      	mov	r2, r3
 8001f22:	4b2c      	ldr	r3, [pc, #176]	; (8001fd4 <tick+0x218>)
 8001f24:	4413      	add	r3, r2
 8001f26:	7a1b      	ldrb	r3, [r3, #8]
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4b29      	ldr	r3, [pc, #164]	; (8001fd0 <tick+0x214>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	425a      	negs	r2, r3
 8001f30:	f003 0307 	and.w	r3, r3, #7
 8001f34:	f002 0207 	and.w	r2, r2, #7
 8001f38:	bf58      	it	pl
 8001f3a:	4253      	negpl	r3, r2
 8001f3c:	fa41 f303 	asr.w	r3, r1, r3
 8001f40:	f003 0301 	and.w	r3, r3, #1
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d012      	beq.n	8001f6e <tick+0x1b2>
                        if (3 <= TIR_work.data) {
 8001f48:	4b21      	ldr	r3, [pc, #132]	; (8001fd0 <tick+0x214>)
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	dd08      	ble.n	8001f62 <tick+0x1a6>
                            TIR_work.bitcount++;
 8001f50:	4b1f      	ldr	r3, [pc, #124]	; (8001fd0 <tick+0x214>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	3301      	adds	r3, #1
 8001f56:	4a1e      	ldr	r2, [pc, #120]	; (8001fd0 <tick+0x214>)
 8001f58:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8001f5a:	4b1d      	ldr	r3, [pc, #116]	; (8001fd0 <tick+0x214>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	60da      	str	r2, [r3, #12]
 8001f60:	e017      	b.n	8001f92 <tick+0x1d6>
                        } else {
                            TIR_work.data++;
 8001f62:	4b1b      	ldr	r3, [pc, #108]	; (8001fd0 <tick+0x214>)
 8001f64:	68db      	ldr	r3, [r3, #12]
 8001f66:	3301      	adds	r3, #1
 8001f68:	4a19      	ldr	r2, [pc, #100]	; (8001fd0 <tick+0x214>)
 8001f6a:	60d3      	str	r3, [r2, #12]
 8001f6c:	e011      	b.n	8001f92 <tick+0x1d6>
                        }
                    } else {
                        if (1 <= TIR_work.data) {
 8001f6e:	4b18      	ldr	r3, [pc, #96]	; (8001fd0 <tick+0x214>)
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	dd08      	ble.n	8001f88 <tick+0x1cc>
                            TIR_work.bitcount++;
 8001f76:	4b16      	ldr	r3, [pc, #88]	; (8001fd0 <tick+0x214>)
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	4a14      	ldr	r2, [pc, #80]	; (8001fd0 <tick+0x214>)
 8001f7e:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8001f80:	4b13      	ldr	r3, [pc, #76]	; (8001fd0 <tick+0x214>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	60da      	str	r2, [r3, #12]
 8001f86:	e004      	b.n	8001f92 <tick+0x1d6>
                        } else {
                            TIR_work.data++;
 8001f88:	4b11      	ldr	r3, [pc, #68]	; (8001fd0 <tick+0x214>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	4a10      	ldr	r2, [pc, #64]	; (8001fd0 <tick+0x214>)
 8001f90:	60d3      	str	r3, [r2, #12]
                        }
                    }
                }
                if (TIR_data.bitlength <= TIR_work.bitcount) {
 8001f92:	4b10      	ldr	r3, [pc, #64]	; (8001fd4 <tick+0x218>)
 8001f94:	685a      	ldr	r2, [r3, #4]
 8001f96:	4b0e      	ldr	r3, [pc, #56]	; (8001fd0 <tick+0x214>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	f300 8168 	bgt.w	8002270 <tick+0x4b4>
                    TIR_work.state = Trailer;
 8001fa0:	4b0b      	ldr	r3, [pc, #44]	; (8001fd0 <tick+0x214>)
 8001fa2:	2203      	movs	r2, #3
 8001fa4:	701a      	strb	r2, [r3, #0]
                if (TIR_data.bitlength <= TIR_work.bitcount) {
                    TIR_work.state = Trailer;
                }
            } else {
            }
            break;
 8001fa6:	e163      	b.n	8002270 <tick+0x4b4>
            } else if (TIR_data.format == AEHA) {
 8001fa8:	4b0a      	ldr	r3, [pc, #40]	; (8001fd4 <tick+0x218>)
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	2b03      	cmp	r3, #3
 8001fae:	d16f      	bne.n	8002090 <tick+0x2d4>
                if (TIR_work.data == 0) {
 8001fb0:	4b07      	ldr	r3, [pc, #28]	; (8001fd0 <tick+0x214>)
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d11d      	bne.n	8001ff4 <tick+0x238>
                    IRDUTY50;
 8001fb8:	4b08      	ldr	r3, [pc, #32]	; (8001fdc <tick+0x220>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001fc0:	635a      	str	r2, [r3, #52]	; 0x34
                    TIR_work.data++;
 8001fc2:	4b03      	ldr	r3, [pc, #12]	; (8001fd0 <tick+0x214>)
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	4a01      	ldr	r2, [pc, #4]	; (8001fd0 <tick+0x214>)
 8001fca:	60d3      	str	r3, [r2, #12]
 8001fcc:	e055      	b.n	800207a <tick+0x2be>
 8001fce:	bf00      	nop
 8001fd0:	200001c8 	.word	0x200001c8
 8001fd4:	20000180 	.word	0x20000180
 8001fd8:	08009d2c 	.word	0x08009d2c
 8001fdc:	20000254 	.word	0x20000254
 8001fe0:	08009d30 	.word	0x08009d30
 8001fe4:	08009d34 	.word	0x08009d34
 8001fe8:	08009d38 	.word	0x08009d38
 8001fec:	08009d3c 	.word	0x08009d3c
 8001ff0:	08009d40 	.word	0x08009d40
                    IRDUTY0;
 8001ff4:	4b88      	ldr	r3, [pc, #544]	; (8002218 <tick+0x45c>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	635a      	str	r2, [r3, #52]	; 0x34
                    if (0 != (TIR_data.buffer[TIR_work.bitcount / 8] & (1 << TIR_work.bitcount % 8))) {
 8001ffc:	4b87      	ldr	r3, [pc, #540]	; (800221c <tick+0x460>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	2b00      	cmp	r3, #0
 8002002:	da00      	bge.n	8002006 <tick+0x24a>
 8002004:	3307      	adds	r3, #7
 8002006:	10db      	asrs	r3, r3, #3
 8002008:	461a      	mov	r2, r3
 800200a:	4b85      	ldr	r3, [pc, #532]	; (8002220 <tick+0x464>)
 800200c:	4413      	add	r3, r2
 800200e:	7a1b      	ldrb	r3, [r3, #8]
 8002010:	4619      	mov	r1, r3
 8002012:	4b82      	ldr	r3, [pc, #520]	; (800221c <tick+0x460>)
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	425a      	negs	r2, r3
 8002018:	f003 0307 	and.w	r3, r3, #7
 800201c:	f002 0207 	and.w	r2, r2, #7
 8002020:	bf58      	it	pl
 8002022:	4253      	negpl	r3, r2
 8002024:	fa41 f303 	asr.w	r3, r1, r3
 8002028:	f003 0301 	and.w	r3, r3, #1
 800202c:	2b00      	cmp	r3, #0
 800202e:	d012      	beq.n	8002056 <tick+0x29a>
                        if (3 <= TIR_work.data) {
 8002030:	4b7a      	ldr	r3, [pc, #488]	; (800221c <tick+0x460>)
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	2b02      	cmp	r3, #2
 8002036:	dd08      	ble.n	800204a <tick+0x28e>
                            TIR_work.bitcount++;
 8002038:	4b78      	ldr	r3, [pc, #480]	; (800221c <tick+0x460>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	3301      	adds	r3, #1
 800203e:	4a77      	ldr	r2, [pc, #476]	; (800221c <tick+0x460>)
 8002040:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8002042:	4b76      	ldr	r3, [pc, #472]	; (800221c <tick+0x460>)
 8002044:	2200      	movs	r2, #0
 8002046:	60da      	str	r2, [r3, #12]
 8002048:	e017      	b.n	800207a <tick+0x2be>
                            TIR_work.data++;
 800204a:	4b74      	ldr	r3, [pc, #464]	; (800221c <tick+0x460>)
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	3301      	adds	r3, #1
 8002050:	4a72      	ldr	r2, [pc, #456]	; (800221c <tick+0x460>)
 8002052:	60d3      	str	r3, [r2, #12]
 8002054:	e011      	b.n	800207a <tick+0x2be>
                        if (1 <= TIR_work.data) {
 8002056:	4b71      	ldr	r3, [pc, #452]	; (800221c <tick+0x460>)
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	2b00      	cmp	r3, #0
 800205c:	dd08      	ble.n	8002070 <tick+0x2b4>
                            TIR_work.bitcount++;
 800205e:	4b6f      	ldr	r3, [pc, #444]	; (800221c <tick+0x460>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	3301      	adds	r3, #1
 8002064:	4a6d      	ldr	r2, [pc, #436]	; (800221c <tick+0x460>)
 8002066:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8002068:	4b6c      	ldr	r3, [pc, #432]	; (800221c <tick+0x460>)
 800206a:	2200      	movs	r2, #0
 800206c:	60da      	str	r2, [r3, #12]
 800206e:	e004      	b.n	800207a <tick+0x2be>
                            TIR_work.data++;
 8002070:	4b6a      	ldr	r3, [pc, #424]	; (800221c <tick+0x460>)
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	3301      	adds	r3, #1
 8002076:	4a69      	ldr	r2, [pc, #420]	; (800221c <tick+0x460>)
 8002078:	60d3      	str	r3, [r2, #12]
                if (TIR_data.bitlength <= TIR_work.bitcount) {
 800207a:	4b69      	ldr	r3, [pc, #420]	; (8002220 <tick+0x464>)
 800207c:	685a      	ldr	r2, [r3, #4]
 800207e:	4b67      	ldr	r3, [pc, #412]	; (800221c <tick+0x460>)
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	429a      	cmp	r2, r3
 8002084:	f300 80f4 	bgt.w	8002270 <tick+0x4b4>
                    TIR_work.state = Trailer;
 8002088:	4b64      	ldr	r3, [pc, #400]	; (800221c <tick+0x460>)
 800208a:	2203      	movs	r2, #3
 800208c:	701a      	strb	r2, [r3, #0]
            break;
 800208e:	e0ef      	b.n	8002270 <tick+0x4b4>
            } else if (TIR_data.format == SONY) {
 8002090:	4b63      	ldr	r3, [pc, #396]	; (8002220 <tick+0x464>)
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	2b05      	cmp	r3, #5
 8002096:	f040 80eb 	bne.w	8002270 <tick+0x4b4>
                if (TIR_work.data == 0) {
 800209a:	4b60      	ldr	r3, [pc, #384]	; (800221c <tick+0x460>)
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d109      	bne.n	80020b6 <tick+0x2fa>
                    IRDUTY0;
 80020a2:	4b5d      	ldr	r3, [pc, #372]	; (8002218 <tick+0x45c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2200      	movs	r2, #0
 80020a8:	635a      	str	r2, [r3, #52]	; 0x34
                    TIR_work.data++;
 80020aa:	4b5c      	ldr	r3, [pc, #368]	; (800221c <tick+0x460>)
 80020ac:	68db      	ldr	r3, [r3, #12]
 80020ae:	3301      	adds	r3, #1
 80020b0:	4a5a      	ldr	r2, [pc, #360]	; (800221c <tick+0x460>)
 80020b2:	60d3      	str	r3, [r2, #12]
 80020b4:	e043      	b.n	800213e <tick+0x382>
                    IRDUTY50;
 80020b6:	4b58      	ldr	r3, [pc, #352]	; (8002218 <tick+0x45c>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80020be:	635a      	str	r2, [r3, #52]	; 0x34
                    if (0 != (TIR_data.buffer[TIR_work.bitcount / 8] & (1 << TIR_work.bitcount % 8))) {
 80020c0:	4b56      	ldr	r3, [pc, #344]	; (800221c <tick+0x460>)
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	da00      	bge.n	80020ca <tick+0x30e>
 80020c8:	3307      	adds	r3, #7
 80020ca:	10db      	asrs	r3, r3, #3
 80020cc:	461a      	mov	r2, r3
 80020ce:	4b54      	ldr	r3, [pc, #336]	; (8002220 <tick+0x464>)
 80020d0:	4413      	add	r3, r2
 80020d2:	7a1b      	ldrb	r3, [r3, #8]
 80020d4:	4619      	mov	r1, r3
 80020d6:	4b51      	ldr	r3, [pc, #324]	; (800221c <tick+0x460>)
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	425a      	negs	r2, r3
 80020dc:	f003 0307 	and.w	r3, r3, #7
 80020e0:	f002 0207 	and.w	r2, r2, #7
 80020e4:	bf58      	it	pl
 80020e6:	4253      	negpl	r3, r2
 80020e8:	fa41 f303 	asr.w	r3, r1, r3
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d012      	beq.n	800211a <tick+0x35e>
                        if (2 <= TIR_work.data) {
 80020f4:	4b49      	ldr	r3, [pc, #292]	; (800221c <tick+0x460>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	dd08      	ble.n	800210e <tick+0x352>
                            TIR_work.bitcount++;
 80020fc:	4b47      	ldr	r3, [pc, #284]	; (800221c <tick+0x460>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	3301      	adds	r3, #1
 8002102:	4a46      	ldr	r2, [pc, #280]	; (800221c <tick+0x460>)
 8002104:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 8002106:	4b45      	ldr	r3, [pc, #276]	; (800221c <tick+0x460>)
 8002108:	2200      	movs	r2, #0
 800210a:	60da      	str	r2, [r3, #12]
 800210c:	e017      	b.n	800213e <tick+0x382>
                            TIR_work.data++;
 800210e:	4b43      	ldr	r3, [pc, #268]	; (800221c <tick+0x460>)
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	3301      	adds	r3, #1
 8002114:	4a41      	ldr	r2, [pc, #260]	; (800221c <tick+0x460>)
 8002116:	60d3      	str	r3, [r2, #12]
 8002118:	e011      	b.n	800213e <tick+0x382>
                        if (1 <= TIR_work.data) {
 800211a:	4b40      	ldr	r3, [pc, #256]	; (800221c <tick+0x460>)
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	2b00      	cmp	r3, #0
 8002120:	dd08      	ble.n	8002134 <tick+0x378>
                            TIR_work.bitcount++;
 8002122:	4b3e      	ldr	r3, [pc, #248]	; (800221c <tick+0x460>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	3301      	adds	r3, #1
 8002128:	4a3c      	ldr	r2, [pc, #240]	; (800221c <tick+0x460>)
 800212a:	6053      	str	r3, [r2, #4]
                            TIR_work.data = 0;
 800212c:	4b3b      	ldr	r3, [pc, #236]	; (800221c <tick+0x460>)
 800212e:	2200      	movs	r2, #0
 8002130:	60da      	str	r2, [r3, #12]
 8002132:	e004      	b.n	800213e <tick+0x382>
                            TIR_work.data++;
 8002134:	4b39      	ldr	r3, [pc, #228]	; (800221c <tick+0x460>)
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	3301      	adds	r3, #1
 800213a:	4a38      	ldr	r2, [pc, #224]	; (800221c <tick+0x460>)
 800213c:	60d3      	str	r3, [r2, #12]
                if (TIR_data.bitlength <= TIR_work.bitcount) {
 800213e:	4b38      	ldr	r3, [pc, #224]	; (8002220 <tick+0x464>)
 8002140:	685a      	ldr	r2, [r3, #4]
 8002142:	4b36      	ldr	r3, [pc, #216]	; (800221c <tick+0x460>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	429a      	cmp	r2, r3
 8002148:	f300 8092 	bgt.w	8002270 <tick+0x4b4>
                    TIR_work.state = Trailer;
 800214c:	4b33      	ldr	r3, [pc, #204]	; (800221c <tick+0x460>)
 800214e:	2203      	movs	r2, #3
 8002150:	701a      	strb	r2, [r3, #0]
            break;
 8002152:	e08d      	b.n	8002270 <tick+0x4b4>
        case Trailer:
            if (TIR_data.format == NEC) {
 8002154:	4b32      	ldr	r3, [pc, #200]	; (8002220 <tick+0x464>)
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	2b01      	cmp	r3, #1
 800215a:	d127      	bne.n	80021ac <tick+0x3f0>
                /*
                 * NEC.
                 */
                static const int TRAILER_NEC_HEAD = 1;
                static const int TRAILER_NEC_TAIL = 2;
                if (TIR_work.trailer < TRAILER_NEC_HEAD) {
 800215c:	4b2f      	ldr	r3, [pc, #188]	; (800221c <tick+0x460>)
 800215e:	691a      	ldr	r2, [r3, #16]
 8002160:	4b30      	ldr	r3, [pc, #192]	; (8002224 <tick+0x468>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	429a      	cmp	r2, r3
 8002166:	da05      	bge.n	8002174 <tick+0x3b8>
                    IRDUTY50;
 8002168:	4b2b      	ldr	r3, [pc, #172]	; (8002218 <tick+0x45c>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002170:	635a      	str	r2, [r3, #52]	; 0x34
 8002172:	e003      	b.n	800217c <tick+0x3c0>
                } else {
                    IRDUTY0;
 8002174:	4b28      	ldr	r3, [pc, #160]	; (8002218 <tick+0x45c>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2200      	movs	r2, #0
 800217a:	635a      	str	r2, [r3, #52]	; 0x34
                }
                TIR_work.trailer++;
 800217c:	4b27      	ldr	r3, [pc, #156]	; (800221c <tick+0x460>)
 800217e:	691b      	ldr	r3, [r3, #16]
 8002180:	3301      	adds	r3, #1
 8002182:	4a26      	ldr	r2, [pc, #152]	; (800221c <tick+0x460>)
 8002184:	6113      	str	r3, [r2, #16]
                if ((TRAILER_NEC_HEAD + TRAILER_NEC_TAIL) <= TIR_work.trailer) {
 8002186:	4b27      	ldr	r3, [pc, #156]	; (8002224 <tick+0x468>)
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	4b27      	ldr	r3, [pc, #156]	; (8002228 <tick+0x46c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	441a      	add	r2, r3
 8002190:	4b22      	ldr	r3, [pc, #136]	; (800221c <tick+0x460>)
 8002192:	691b      	ldr	r3, [r3, #16]
 8002194:	429a      	cmp	r2, r3
 8002196:	dc6d      	bgt.n	8002274 <tick+0x4b8>
                    TIR_work.state = TIR_Idle;
 8002198:	4b20      	ldr	r3, [pc, #128]	; (800221c <tick+0x460>)
 800219a:	2200      	movs	r2, #0
 800219c:	701a      	strb	r2, [r3, #0]
                    //ticker.detach();
                    HAL_TIM_Base_Stop_IT (&htim9);//uss timer, 1779hz
 800219e:	4823      	ldr	r0, [pc, #140]	; (800222c <tick+0x470>)
 80021a0:	f004 fc0a 	bl	80069b8 <HAL_TIM_Base_Stop_IT>
                    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);//  
 80021a4:	2028      	movs	r0, #40	; 0x28
 80021a6:	f002 ff62 	bl	800506e <HAL_NVIC_EnableIRQ>
                    TIR_work.state = TIR_Idle;
                    //ticker.detach();
                }
            } else {
            }
            break;
 80021aa:	e063      	b.n	8002274 <tick+0x4b8>
            } else if (TIR_data.format == AEHA) {
 80021ac:	4b1c      	ldr	r3, [pc, #112]	; (8002220 <tick+0x464>)
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	2b03      	cmp	r3, #3
 80021b2:	d121      	bne.n	80021f8 <tick+0x43c>
                if (TIR_work.trailer < TRAILER_AEHA_HEAD) {
 80021b4:	4b19      	ldr	r3, [pc, #100]	; (800221c <tick+0x460>)
 80021b6:	691a      	ldr	r2, [r3, #16]
 80021b8:	4b1d      	ldr	r3, [pc, #116]	; (8002230 <tick+0x474>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	429a      	cmp	r2, r3
 80021be:	da05      	bge.n	80021cc <tick+0x410>
                    IRDUTY50;
 80021c0:	4b15      	ldr	r3, [pc, #84]	; (8002218 <tick+0x45c>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80021c8:	635a      	str	r2, [r3, #52]	; 0x34
 80021ca:	e003      	b.n	80021d4 <tick+0x418>
                    IRDUTY0;
 80021cc:	4b12      	ldr	r3, [pc, #72]	; (8002218 <tick+0x45c>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2200      	movs	r2, #0
 80021d2:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.trailer++;
 80021d4:	4b11      	ldr	r3, [pc, #68]	; (800221c <tick+0x460>)
 80021d6:	691b      	ldr	r3, [r3, #16]
 80021d8:	3301      	adds	r3, #1
 80021da:	4a10      	ldr	r2, [pc, #64]	; (800221c <tick+0x460>)
 80021dc:	6113      	str	r3, [r2, #16]
                if ((TRAILER_AEHA_HEAD + TRAILER_AEHA_TAIL) <= TIR_work.trailer) {
 80021de:	4b14      	ldr	r3, [pc, #80]	; (8002230 <tick+0x474>)
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	4b14      	ldr	r3, [pc, #80]	; (8002234 <tick+0x478>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	441a      	add	r2, r3
 80021e8:	4b0c      	ldr	r3, [pc, #48]	; (800221c <tick+0x460>)
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	dc41      	bgt.n	8002274 <tick+0x4b8>
                    TIR_work.state = TIR_Idle;
 80021f0:	4b0a      	ldr	r3, [pc, #40]	; (800221c <tick+0x460>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	701a      	strb	r2, [r3, #0]
            break;
 80021f6:	e03d      	b.n	8002274 <tick+0x4b8>
            } else if (TIR_data.format == SONY) {
 80021f8:	4b09      	ldr	r3, [pc, #36]	; (8002220 <tick+0x464>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	2b05      	cmp	r3, #5
 80021fe:	d139      	bne.n	8002274 <tick+0x4b8>
                if (TIR_work.trailer < TRAILER_SONY_HEAD) {
 8002200:	4b06      	ldr	r3, [pc, #24]	; (800221c <tick+0x460>)
 8002202:	691a      	ldr	r2, [r3, #16]
 8002204:	4b0c      	ldr	r3, [pc, #48]	; (8002238 <tick+0x47c>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	429a      	cmp	r2, r3
 800220a:	da17      	bge.n	800223c <tick+0x480>
                    IRDUTY50;
 800220c:	4b02      	ldr	r3, [pc, #8]	; (8002218 <tick+0x45c>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002214:	635a      	str	r2, [r3, #52]	; 0x34
 8002216:	e015      	b.n	8002244 <tick+0x488>
 8002218:	20000254 	.word	0x20000254
 800221c:	200001c8 	.word	0x200001c8
 8002220:	20000180 	.word	0x20000180
 8002224:	08009d44 	.word	0x08009d44
 8002228:	08009d48 	.word	0x08009d48
 800222c:	20000384 	.word	0x20000384
 8002230:	08009d4c 	.word	0x08009d4c
 8002234:	08009d50 	.word	0x08009d50
 8002238:	08009d54 	.word	0x08009d54
                    IRDUTY0;
 800223c:	4b0f      	ldr	r3, [pc, #60]	; (800227c <tick+0x4c0>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2200      	movs	r2, #0
 8002242:	635a      	str	r2, [r3, #52]	; 0x34
                TIR_work.trailer++;
 8002244:	4b0e      	ldr	r3, [pc, #56]	; (8002280 <tick+0x4c4>)
 8002246:	691b      	ldr	r3, [r3, #16]
 8002248:	3301      	adds	r3, #1
 800224a:	4a0d      	ldr	r2, [pc, #52]	; (8002280 <tick+0x4c4>)
 800224c:	6113      	str	r3, [r2, #16]
                if ((TRAILER_SONY_HEAD + TRAILER_SONY_TAIL) <= TIR_work.trailer) {
 800224e:	4b0d      	ldr	r3, [pc, #52]	; (8002284 <tick+0x4c8>)
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	4b0d      	ldr	r3, [pc, #52]	; (8002288 <tick+0x4cc>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	441a      	add	r2, r3
 8002258:	4b09      	ldr	r3, [pc, #36]	; (8002280 <tick+0x4c4>)
 800225a:	691b      	ldr	r3, [r3, #16]
 800225c:	429a      	cmp	r2, r3
 800225e:	dc09      	bgt.n	8002274 <tick+0x4b8>
                    TIR_work.state = TIR_Idle;
 8002260:	4b07      	ldr	r3, [pc, #28]	; (8002280 <tick+0x4c4>)
 8002262:	2200      	movs	r2, #0
 8002264:	701a      	strb	r2, [r3, #0]
            break;
 8002266:	e005      	b.n	8002274 <tick+0x4b8>
        default:
            break;
 8002268:	bf00      	nop
 800226a:	e004      	b.n	8002276 <tick+0x4ba>
            break;
 800226c:	bf00      	nop
 800226e:	e002      	b.n	8002276 <tick+0x4ba>
            break;
 8002270:	bf00      	nop
 8002272:	e000      	b.n	8002276 <tick+0x4ba>
            break;
 8002274:	bf00      	nop
    }
    UNLOCK();
}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	20000254 	.word	0x20000254
 8002280:	200001c8 	.word	0x200001c8
 8002284:	08009d54 	.word	0x08009d54
 8002288:	08009d58 	.word	0x08009d58

0800228c <CanInit>:
CAN_RxHeaderTypeDef 	g_tCan_Rx_Header;

CAN_FilterTypeDef       sFilterConfig;

void CanInit(uint32_t id, uint32_t mask)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    sFilterConfig.FilterActivation = ENABLE;
    sFilterConfig.SlaveStartFilterBank = 0;

	#else//example idmask mode
    sFilterConfig.FilterBank = 0;
 8002296:	4b21      	ldr	r3, [pc, #132]	; (800231c <CanInit+0x90>)
 8002298:	2200      	movs	r2, #0
 800229a:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800229c:	4b1f      	ldr	r3, [pc, #124]	; (800231c <CanInit+0x90>)
 800229e:	2200      	movs	r2, #0
 80022a0:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80022a2:	4b1e      	ldr	r3, [pc, #120]	; (800231c <CanInit+0x90>)
 80022a4:	2201      	movs	r2, #1
 80022a6:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterIdHigh = (id & 0xFFFF0000) >> 16;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	0c1b      	lsrs	r3, r3, #16
 80022ac:	4a1b      	ldr	r2, [pc, #108]	; (800231c <CanInit+0x90>)
 80022ae:	6013      	str	r3, [r2, #0]
    sFilterConfig.FilterIdLow = id  & 0x0000FFF8;
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80022b6:	4013      	ands	r3, r2
 80022b8:	4a18      	ldr	r2, [pc, #96]	; (800231c <CanInit+0x90>)
 80022ba:	6053      	str	r3, [r2, #4]
    sFilterConfig.FilterMaskIdHigh = (mask & 0xFFFF0000) >> 16;
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	0c1b      	lsrs	r3, r3, #16
 80022c0:	4a16      	ldr	r2, [pc, #88]	; (800231c <CanInit+0x90>)
 80022c2:	6093      	str	r3, [r2, #8]
    sFilterConfig.FilterMaskIdLow = mask  & 0x0000FFF8;
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80022ca:	4013      	ands	r3, r2
 80022cc:	4a13      	ldr	r2, [pc, #76]	; (800231c <CanInit+0x90>)
 80022ce:	60d3      	str	r3, [r2, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80022d0:	4b12      	ldr	r3, [pc, #72]	; (800231c <CanInit+0x90>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterActivation = ENABLE;
 80022d6:	4b11      	ldr	r3, [pc, #68]	; (800231c <CanInit+0x90>)
 80022d8:	2201      	movs	r2, #1
 80022da:	621a      	str	r2, [r3, #32]
    sFilterConfig.SlaveStartFilterBank = 0;
 80022dc:	4b0f      	ldr	r3, [pc, #60]	; (800231c <CanInit+0x90>)
 80022de:	2200      	movs	r2, #0
 80022e0:	625a      	str	r2, [r3, #36]	; 0x24
	#endif

    if (HAL_CAN_Start(&hcan1) != HAL_OK){Error_Handler();}/* Start Error */
 80022e2:	480f      	ldr	r0, [pc, #60]	; (8002320 <CanInit+0x94>)
 80022e4:	f002 f8ec 	bl	80044c0 <HAL_CAN_Start>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <CanInit+0x66>
 80022ee:	f000 fc7d 	bl	8002bec <Error_Handler>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){while(1){;}}
 80022f2:	2102      	movs	r1, #2
 80022f4:	480a      	ldr	r0, [pc, #40]	; (8002320 <CanInit+0x94>)
 80022f6:	f002 fb49 	bl	800498c <HAL_CAN_ActivateNotification>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d000      	beq.n	8002302 <CanInit+0x76>
 8002300:	e7fe      	b.n	8002300 <CanInit+0x74>

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8002302:	4906      	ldr	r1, [pc, #24]	; (800231c <CanInit+0x90>)
 8002304:	4806      	ldr	r0, [pc, #24]	; (8002320 <CanInit+0x94>)
 8002306:	f001 fffb 	bl	8004300 <HAL_CAN_ConfigFilter>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <CanInit+0x88>
    {
		/* Filter configuration Error */
		Error_Handler();
 8002310:	f000 fc6c 	bl	8002bec <Error_Handler>
    }
}
 8002314:	bf00      	nop
 8002316:	3708      	adds	r7, #8
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	20000204 	.word	0x20000204
 8002320:	2000022c 	.word	0x2000022c

08002324 <sendCan>:

void sendCan(uint32_t ID, uint8_t *buf, uint8_t len, uint8_t ext)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b08c      	sub	sp, #48	; 0x30
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	4611      	mov	r1, r2
 8002330:	461a      	mov	r2, r3
 8002332:	460b      	mov	r3, r1
 8002334:	71fb      	strb	r3, [r7, #7]
 8002336:	4613      	mov	r3, r2
 8002338:	71bb      	strb	r3, [r7, #6]
	CAN_TxHeaderTypeDef tCan_Tx_Header;

    uint32_t dwTxMailBox;
    uint32_t dwCheck;

    tCan_Tx_Header.StdId = ID;//for send id 3001
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	617b      	str	r3, [r7, #20]
	tCan_Tx_Header.ExtId = ID;//for send id 3001
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	61bb      	str	r3, [r7, #24]
	tCan_Tx_Header.RTR = CAN_RTR_DATA;
 8002342:	2300      	movs	r3, #0
 8002344:	623b      	str	r3, [r7, #32]
	tCan_Tx_Header.IDE = ext ? CAN_ID_EXT : CAN_ID_STD;
 8002346:	79bb      	ldrb	r3, [r7, #6]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <sendCan+0x2c>
 800234c:	2304      	movs	r3, #4
 800234e:	e000      	b.n	8002352 <sendCan+0x2e>
 8002350:	2300      	movs	r3, #0
 8002352:	61fb      	str	r3, [r7, #28]
	tCan_Tx_Header.DLC = len;
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	627b      	str	r3, [r7, #36]	; 0x24
	tCan_Tx_Header.TransmitGlobalTime = ENABLE;
 8002358:	2301      	movs	r3, #1
 800235a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

    dwTxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);	//resolve the error situation
 800235e:	480d      	ldr	r0, [pc, #52]	; (8002394 <sendCan+0x70>)
 8002360:	f002 f9cd 	bl	80046fe <HAL_CAN_GetTxMailboxesFreeLevel>
 8002364:	4603      	mov	r3, r0
 8002366:	613b      	str	r3, [r7, #16]

    if(dwTxMailBox == 0){}
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d00d      	beq.n	800238a <sendCan+0x66>
    else
    {
        dwCheck = HAL_CAN_AddTxMessage(&hcan1, &tCan_Tx_Header, buf, &dwTxMailBox);
 800236e:	f107 0310 	add.w	r3, r7, #16
 8002372:	f107 0114 	add.w	r1, r7, #20
 8002376:	68ba      	ldr	r2, [r7, #8]
 8002378:	4806      	ldr	r0, [pc, #24]	; (8002394 <sendCan+0x70>)
 800237a:	f002 f8e5 	bl	8004548 <HAL_CAN_AddTxMessage>
 800237e:	4603      	mov	r3, r0
 8002380:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(dwCheck != HAL_OK){while(1){;}}
 8002382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002384:	2b00      	cmp	r3, #0
 8002386:	d000      	beq.n	800238a <sendCan+0x66>
 8002388:	e7fe      	b.n	8002388 <sendCan+0x64>
    }
}
 800238a:	bf00      	nop
 800238c:	3730      	adds	r7, #48	; 0x30
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	2000022c 	.word	0x2000022c

08002398 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  /* Get RX message */

	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header, g_uCAN_Rx_Data) != HAL_OK){while(1){;}}
 80023a0:	4b09      	ldr	r3, [pc, #36]	; (80023c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 80023a2:	4a0a      	ldr	r2, [pc, #40]	; (80023cc <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 80023a4:	2100      	movs	r1, #0
 80023a6:	480a      	ldr	r0, [pc, #40]	; (80023d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80023a8:	f002 f9de 	bl	8004768 <HAL_CAN_GetRxMessage>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d000      	beq.n	80023b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
 80023b2:	e7fe      	b.n	80023b2 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
	FLAG_RxCplt++;
 80023b4:	4b07      	ldr	r3, [pc, #28]	; (80023d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	3301      	adds	r3, #1
 80023ba:	4a06      	ldr	r2, [pc, #24]	; (80023d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80023bc:	6013      	str	r3, [r2, #0]

}
 80023be:	bf00      	nop
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	200001e0 	.word	0x200001e0
 80023cc:	200001e8 	.word	0x200001e8
 80023d0:	2000022c 	.word	0x2000022c
 80023d4:	200001dc 	.word	0x200001dc

080023d8 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/////for printf, must declare in main.c/////
int _write(int file, char *ptr, int len)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)ptr, (uint16_t)len, 100);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	b29a      	uxth	r2, r3
 80023e8:	2364      	movs	r3, #100	; 0x64
 80023ea:	68b9      	ldr	r1, [r7, #8]
 80023ec:	4803      	ldr	r0, [pc, #12]	; (80023fc <_write+0x24>)
 80023ee:	f005 fc99 	bl	8007d24 <HAL_UART_Transmit>
	return (len);
 80023f2:	687b      	ldr	r3, [r7, #4]
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3710      	adds	r7, #16
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	200004a0 	.word	0x200004a0

08002400 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002404:	f001 fdff 	bl	8004006 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002408:	f000 f83a 	bl	8002480 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800240c:	f000 fac6 	bl	800299c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002410:	f000 fa94 	bl	800293c <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8002414:	f000 f8a0 	bl	8002558 <MX_CAN1_Init>
  MX_TIM2_Init();
 8002418:	f000 f8d4 	bl	80025c4 <MX_TIM2_Init>
  MX_UART8_Init();
 800241c:	f000 fa5e 	bl	80028dc <MX_UART8_Init>
  MX_TIM6_Init();
 8002420:	f000 f994 	bl	800274c <MX_TIM6_Init>
  MX_TIM7_Init();
 8002424:	f000 f9c8 	bl	80027b8 <MX_TIM7_Init>
  MX_TIM5_Init();
 8002428:	f000 f942 	bl	80026b0 <MX_TIM5_Init>
  MX_TIM9_Init();
 800242c:	f000 f9fa 	bl	8002824 <MX_TIM9_Init>
  MX_TIM14_Init();
 8002430:	f000 fa32 	bl	8002898 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  //HAL_TIM_Base_Start_IT (&htim3);//system timer
  HAL_TIM_Base_Start_IT (&htim5);//uss timer, 2khz
 8002434:	480c      	ldr	r0, [pc, #48]	; (8002468 <main+0x68>)
 8002436:	f004 fa47 	bl	80068c8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT (&htim6);//system timer, 100hz
 800243a:	480c      	ldr	r0, [pc, #48]	; (800246c <main+0x6c>)
 800243c:	f004 fa44 	bl	80068c8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT (&htim7);//uss timer, 1khz
 8002440:	480b      	ldr	r0, [pc, #44]	; (8002470 <main+0x70>)
 8002442:	f004 fa41 	bl	80068c8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT (&htim9);//uss timer, 1779hz
 8002446:	480b      	ldr	r0, [pc, #44]	; (8002474 <main+0x74>)
 8002448:	f004 fa3e 	bl	80068c8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT (&htim14);//IR NEC timer, 1Mhz
 800244c:	480a      	ldr	r0, [pc, #40]	; (8002478 <main+0x78>)
 800244e:	f004 fa3b 	bl	80068c8 <HAL_TIM_Base_Start_IT>


//  HAL_TIMEx_OCN_Start(&htim2, TIM_CHANNEL_1);


  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 8002452:	2100      	movs	r1, #0
 8002454:	4809      	ldr	r0, [pc, #36]	; (800247c <main+0x7c>)
 8002456:	f004 fb3f 	bl	8006ad8 <HAL_TIM_PWM_Start_IT>
//
  htim2.Instance->CCR1 = 100;
 800245a:	4b08      	ldr	r3, [pc, #32]	; (800247c <main+0x7c>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2264      	movs	r2, #100	; 0x64
 8002460:	635a      	str	r2, [r3, #52]	; 0x34
//	  printf("%d %d %d %d\n", adcval[0], adcval[1], adcval[2], adcval[3]);
	  //HAL_GPIO_TogglePin(REDtest_GPIO_Port, REDtest_Pin);
//	  if(testflag == 1){HAL_GPIO_TogglePin(BLUEtest_GPIO_Port, BLUEtest_Pin);testflag=0;}
//	  printf("SystemCoreClock is %d Hz\r\n", SystemCoreClock);
	  //HAL_Delay(200);
	  spinonce();
 8002462:	f7ff fa37 	bl	80018d4 <spinonce>
 8002466:	e7fc      	b.n	8002462 <main+0x62>
 8002468:	200002a0 	.word	0x200002a0
 800246c:	200002ec 	.word	0x200002ec
 8002470:	20000338 	.word	0x20000338
 8002474:	20000384 	.word	0x20000384
 8002478:	200003d0 	.word	0x200003d0
 800247c:	20000254 	.word	0x20000254

08002480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b094      	sub	sp, #80	; 0x50
 8002484:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002486:	f107 0320 	add.w	r3, r7, #32
 800248a:	2230      	movs	r2, #48	; 0x30
 800248c:	2100      	movs	r1, #0
 800248e:	4618      	mov	r0, r3
 8002490:	f006 fc90 	bl	8008db4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002494:	f107 030c 	add.w	r3, r7, #12
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	605a      	str	r2, [r3, #4]
 800249e:	609a      	str	r2, [r3, #8]
 80024a0:	60da      	str	r2, [r3, #12]
 80024a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80024a4:	4b2a      	ldr	r3, [pc, #168]	; (8002550 <SystemClock_Config+0xd0>)
 80024a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a8:	4a29      	ldr	r2, [pc, #164]	; (8002550 <SystemClock_Config+0xd0>)
 80024aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024ae:	6413      	str	r3, [r2, #64]	; 0x40
 80024b0:	4b27      	ldr	r3, [pc, #156]	; (8002550 <SystemClock_Config+0xd0>)
 80024b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024b8:	60bb      	str	r3, [r7, #8]
 80024ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024bc:	4b25      	ldr	r3, [pc, #148]	; (8002554 <SystemClock_Config+0xd4>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a24      	ldr	r2, [pc, #144]	; (8002554 <SystemClock_Config+0xd4>)
 80024c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024c6:	6013      	str	r3, [r2, #0]
 80024c8:	4b22      	ldr	r3, [pc, #136]	; (8002554 <SystemClock_Config+0xd4>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80024d0:	607b      	str	r3, [r7, #4]
 80024d2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024d4:	2301      	movs	r3, #1
 80024d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80024d8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80024dc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024de:	2302      	movs	r3, #2
 80024e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024e2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80024e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80024e8:	2304      	movs	r3, #4
 80024ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80024ec:	23d8      	movs	r3, #216	; 0xd8
 80024ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024f0:	2302      	movs	r3, #2
 80024f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80024f4:	2302      	movs	r3, #2
 80024f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024f8:	f107 0320 	add.w	r3, r7, #32
 80024fc:	4618      	mov	r0, r3
 80024fe:	f003 f8d1 	bl	80056a4 <HAL_RCC_OscConfig>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002508:	f000 fb70 	bl	8002bec <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800250c:	f003 f87a 	bl	8005604 <HAL_PWREx_EnableOverDrive>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002516:	f000 fb69 	bl	8002bec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800251a:	230f      	movs	r3, #15
 800251c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800251e:	2302      	movs	r3, #2
 8002520:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002522:	2300      	movs	r3, #0
 8002524:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002526:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800252a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800252c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002530:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002532:	f107 030c 	add.w	r3, r7, #12
 8002536:	2107      	movs	r1, #7
 8002538:	4618      	mov	r0, r3
 800253a:	f003 fb57 	bl	8005bec <HAL_RCC_ClockConfig>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002544:	f000 fb52 	bl	8002bec <Error_Handler>
  }
}
 8002548:	bf00      	nop
 800254a:	3750      	adds	r7, #80	; 0x50
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	40023800 	.word	0x40023800
 8002554:	40007000 	.word	0x40007000

08002558 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800255c:	4b17      	ldr	r3, [pc, #92]	; (80025bc <MX_CAN1_Init+0x64>)
 800255e:	4a18      	ldr	r2, [pc, #96]	; (80025c0 <MX_CAN1_Init+0x68>)
 8002560:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 27;
 8002562:	4b16      	ldr	r3, [pc, #88]	; (80025bc <MX_CAN1_Init+0x64>)
 8002564:	221b      	movs	r2, #27
 8002566:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002568:	4b14      	ldr	r3, [pc, #80]	; (80025bc <MX_CAN1_Init+0x64>)
 800256a:	2200      	movs	r2, #0
 800256c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800256e:	4b13      	ldr	r3, [pc, #76]	; (80025bc <MX_CAN1_Init+0x64>)
 8002570:	2200      	movs	r2, #0
 8002572:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8002574:	4b11      	ldr	r3, [pc, #68]	; (80025bc <MX_CAN1_Init+0x64>)
 8002576:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800257a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800257c:	4b0f      	ldr	r3, [pc, #60]	; (80025bc <MX_CAN1_Init+0x64>)
 800257e:	2200      	movs	r2, #0
 8002580:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002582:	4b0e      	ldr	r3, [pc, #56]	; (80025bc <MX_CAN1_Init+0x64>)
 8002584:	2200      	movs	r2, #0
 8002586:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8002588:	4b0c      	ldr	r3, [pc, #48]	; (80025bc <MX_CAN1_Init+0x64>)
 800258a:	2201      	movs	r2, #1
 800258c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800258e:	4b0b      	ldr	r3, [pc, #44]	; (80025bc <MX_CAN1_Init+0x64>)
 8002590:	2200      	movs	r2, #0
 8002592:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002594:	4b09      	ldr	r3, [pc, #36]	; (80025bc <MX_CAN1_Init+0x64>)
 8002596:	2200      	movs	r2, #0
 8002598:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800259a:	4b08      	ldr	r3, [pc, #32]	; (80025bc <MX_CAN1_Init+0x64>)
 800259c:	2200      	movs	r2, #0
 800259e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80025a0:	4b06      	ldr	r3, [pc, #24]	; (80025bc <MX_CAN1_Init+0x64>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80025a6:	4805      	ldr	r0, [pc, #20]	; (80025bc <MX_CAN1_Init+0x64>)
 80025a8:	f001 fdae 	bl	8004108 <HAL_CAN_Init>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 80025b2:	f000 fb1b 	bl	8002bec <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	2000022c 	.word	0x2000022c
 80025c0:	40006400 	.word	0x40006400

080025c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b08e      	sub	sp, #56	; 0x38
 80025c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
 80025d2:	605a      	str	r2, [r3, #4]
 80025d4:	609a      	str	r2, [r3, #8]
 80025d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025d8:	f107 031c 	add.w	r3, r7, #28
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	605a      	str	r2, [r3, #4]
 80025e2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025e4:	463b      	mov	r3, r7
 80025e6:	2200      	movs	r2, #0
 80025e8:	601a      	str	r2, [r3, #0]
 80025ea:	605a      	str	r2, [r3, #4]
 80025ec:	609a      	str	r2, [r3, #8]
 80025ee:	60da      	str	r2, [r3, #12]
 80025f0:	611a      	str	r2, [r3, #16]
 80025f2:	615a      	str	r2, [r3, #20]
 80025f4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025f6:	4b2d      	ldr	r3, [pc, #180]	; (80026ac <MX_TIM2_Init+0xe8>)
 80025f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025fc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 108-1;
 80025fe:	4b2b      	ldr	r3, [pc, #172]	; (80026ac <MX_TIM2_Init+0xe8>)
 8002600:	226b      	movs	r2, #107	; 0x6b
 8002602:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002604:	4b29      	ldr	r3, [pc, #164]	; (80026ac <MX_TIM2_Init+0xe8>)
 8002606:	2200      	movs	r2, #0
 8002608:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 263-1;
 800260a:	4b28      	ldr	r3, [pc, #160]	; (80026ac <MX_TIM2_Init+0xe8>)
 800260c:	f44f 7283 	mov.w	r2, #262	; 0x106
 8002610:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002612:	4b26      	ldr	r3, [pc, #152]	; (80026ac <MX_TIM2_Init+0xe8>)
 8002614:	2200      	movs	r2, #0
 8002616:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002618:	4b24      	ldr	r3, [pc, #144]	; (80026ac <MX_TIM2_Init+0xe8>)
 800261a:	2200      	movs	r2, #0
 800261c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800261e:	4823      	ldr	r0, [pc, #140]	; (80026ac <MX_TIM2_Init+0xe8>)
 8002620:	f004 f8fa 	bl	8006818 <HAL_TIM_Base_Init>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800262a:	f000 fadf 	bl	8002bec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800262e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002632:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002634:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002638:	4619      	mov	r1, r3
 800263a:	481c      	ldr	r0, [pc, #112]	; (80026ac <MX_TIM2_Init+0xe8>)
 800263c:	f004 fdc8 	bl	80071d0 <HAL_TIM_ConfigClockSource>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002646:	f000 fad1 	bl	8002bec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800264a:	4818      	ldr	r0, [pc, #96]	; (80026ac <MX_TIM2_Init+0xe8>)
 800264c:	f004 f9e3 	bl	8006a16 <HAL_TIM_PWM_Init>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002656:	f000 fac9 	bl	8002bec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800265a:	2300      	movs	r3, #0
 800265c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800265e:	2300      	movs	r3, #0
 8002660:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002662:	f107 031c 	add.w	r3, r7, #28
 8002666:	4619      	mov	r1, r3
 8002668:	4810      	ldr	r0, [pc, #64]	; (80026ac <MX_TIM2_Init+0xe8>)
 800266a:	f005 fa61 	bl	8007b30 <HAL_TIMEx_MasterConfigSynchronization>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002674:	f000 faba 	bl	8002bec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002678:	2360      	movs	r3, #96	; 0x60
 800267a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 131-1;
 800267c:	2382      	movs	r3, #130	; 0x82
 800267e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002680:	2300      	movs	r3, #0
 8002682:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002684:	2300      	movs	r3, #0
 8002686:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002688:	463b      	mov	r3, r7
 800268a:	2200      	movs	r2, #0
 800268c:	4619      	mov	r1, r3
 800268e:	4807      	ldr	r0, [pc, #28]	; (80026ac <MX_TIM2_Init+0xe8>)
 8002690:	f004 fc8a 	bl	8006fa8 <HAL_TIM_PWM_ConfigChannel>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800269a:	f000 faa7 	bl	8002bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800269e:	4803      	ldr	r0, [pc, #12]	; (80026ac <MX_TIM2_Init+0xe8>)
 80026a0:	f001 fa82 	bl	8003ba8 <HAL_TIM_MspPostInit>

}
 80026a4:	bf00      	nop
 80026a6:	3738      	adds	r7, #56	; 0x38
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	20000254 	.word	0x20000254

080026b0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b088      	sub	sp, #32
 80026b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026b6:	f107 0310 	add.w	r3, r7, #16
 80026ba:	2200      	movs	r2, #0
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	605a      	str	r2, [r3, #4]
 80026c0:	609a      	str	r2, [r3, #8]
 80026c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026c4:	1d3b      	adds	r3, r7, #4
 80026c6:	2200      	movs	r2, #0
 80026c8:	601a      	str	r2, [r3, #0]
 80026ca:	605a      	str	r2, [r3, #4]
 80026cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80026ce:	4b1d      	ldr	r3, [pc, #116]	; (8002744 <MX_TIM5_Init+0x94>)
 80026d0:	4a1d      	ldr	r2, [pc, #116]	; (8002748 <MX_TIM5_Init+0x98>)
 80026d2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 108-1;
 80026d4:	4b1b      	ldr	r3, [pc, #108]	; (8002744 <MX_TIM5_Init+0x94>)
 80026d6:	226b      	movs	r2, #107	; 0x6b
 80026d8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026da:	4b1a      	ldr	r3, [pc, #104]	; (8002744 <MX_TIM5_Init+0x94>)
 80026dc:	2200      	movs	r2, #0
 80026de:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 500-1;
 80026e0:	4b18      	ldr	r3, [pc, #96]	; (8002744 <MX_TIM5_Init+0x94>)
 80026e2:	f240 12f3 	movw	r2, #499	; 0x1f3
 80026e6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026e8:	4b16      	ldr	r3, [pc, #88]	; (8002744 <MX_TIM5_Init+0x94>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026ee:	4b15      	ldr	r3, [pc, #84]	; (8002744 <MX_TIM5_Init+0x94>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80026f4:	4813      	ldr	r0, [pc, #76]	; (8002744 <MX_TIM5_Init+0x94>)
 80026f6:	f004 f88f 	bl	8006818 <HAL_TIM_Base_Init>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d001      	beq.n	8002704 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002700:	f000 fa74 	bl	8002bec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002704:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002708:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800270a:	f107 0310 	add.w	r3, r7, #16
 800270e:	4619      	mov	r1, r3
 8002710:	480c      	ldr	r0, [pc, #48]	; (8002744 <MX_TIM5_Init+0x94>)
 8002712:	f004 fd5d 	bl	80071d0 <HAL_TIM_ConfigClockSource>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800271c:	f000 fa66 	bl	8002bec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002720:	2300      	movs	r3, #0
 8002722:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002724:	2300      	movs	r3, #0
 8002726:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002728:	1d3b      	adds	r3, r7, #4
 800272a:	4619      	mov	r1, r3
 800272c:	4805      	ldr	r0, [pc, #20]	; (8002744 <MX_TIM5_Init+0x94>)
 800272e:	f005 f9ff 	bl	8007b30 <HAL_TIMEx_MasterConfigSynchronization>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8002738:	f000 fa58 	bl	8002bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800273c:	bf00      	nop
 800273e:	3720      	adds	r7, #32
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	200002a0 	.word	0x200002a0
 8002748:	40000c00 	.word	0x40000c00

0800274c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002752:	1d3b      	adds	r3, r7, #4
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
 8002758:	605a      	str	r2, [r3, #4]
 800275a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800275c:	4b14      	ldr	r3, [pc, #80]	; (80027b0 <MX_TIM6_Init+0x64>)
 800275e:	4a15      	ldr	r2, [pc, #84]	; (80027b4 <MX_TIM6_Init+0x68>)
 8002760:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 108-1;
 8002762:	4b13      	ldr	r3, [pc, #76]	; (80027b0 <MX_TIM6_Init+0x64>)
 8002764:	226b      	movs	r2, #107	; 0x6b
 8002766:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002768:	4b11      	ldr	r3, [pc, #68]	; (80027b0 <MX_TIM6_Init+0x64>)
 800276a:	2200      	movs	r2, #0
 800276c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 800276e:	4b10      	ldr	r3, [pc, #64]	; (80027b0 <MX_TIM6_Init+0x64>)
 8002770:	f242 720f 	movw	r2, #9999	; 0x270f
 8002774:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002776:	4b0e      	ldr	r3, [pc, #56]	; (80027b0 <MX_TIM6_Init+0x64>)
 8002778:	2200      	movs	r2, #0
 800277a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800277c:	480c      	ldr	r0, [pc, #48]	; (80027b0 <MX_TIM6_Init+0x64>)
 800277e:	f004 f84b 	bl	8006818 <HAL_TIM_Base_Init>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d001      	beq.n	800278c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002788:	f000 fa30 	bl	8002bec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800278c:	2300      	movs	r3, #0
 800278e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002790:	2300      	movs	r3, #0
 8002792:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002794:	1d3b      	adds	r3, r7, #4
 8002796:	4619      	mov	r1, r3
 8002798:	4805      	ldr	r0, [pc, #20]	; (80027b0 <MX_TIM6_Init+0x64>)
 800279a:	f005 f9c9 	bl	8007b30 <HAL_TIMEx_MasterConfigSynchronization>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80027a4:	f000 fa22 	bl	8002bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80027a8:	bf00      	nop
 80027aa:	3710      	adds	r7, #16
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	200002ec 	.word	0x200002ec
 80027b4:	40001000 	.word	0x40001000

080027b8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027be:	1d3b      	adds	r3, r7, #4
 80027c0:	2200      	movs	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	605a      	str	r2, [r3, #4]
 80027c6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80027c8:	4b14      	ldr	r3, [pc, #80]	; (800281c <MX_TIM7_Init+0x64>)
 80027ca:	4a15      	ldr	r2, [pc, #84]	; (8002820 <MX_TIM7_Init+0x68>)
 80027cc:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 108-1;
 80027ce:	4b13      	ldr	r3, [pc, #76]	; (800281c <MX_TIM7_Init+0x64>)
 80027d0:	226b      	movs	r2, #107	; 0x6b
 80027d2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027d4:	4b11      	ldr	r3, [pc, #68]	; (800281c <MX_TIM7_Init+0x64>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 80027da:	4b10      	ldr	r3, [pc, #64]	; (800281c <MX_TIM7_Init+0x64>)
 80027dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80027e0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027e2:	4b0e      	ldr	r3, [pc, #56]	; (800281c <MX_TIM7_Init+0x64>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80027e8:	480c      	ldr	r0, [pc, #48]	; (800281c <MX_TIM7_Init+0x64>)
 80027ea:	f004 f815 	bl	8006818 <HAL_TIM_Base_Init>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80027f4:	f000 f9fa 	bl	8002bec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027f8:	2300      	movs	r3, #0
 80027fa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027fc:	2300      	movs	r3, #0
 80027fe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002800:	1d3b      	adds	r3, r7, #4
 8002802:	4619      	mov	r1, r3
 8002804:	4805      	ldr	r0, [pc, #20]	; (800281c <MX_TIM7_Init+0x64>)
 8002806:	f005 f993 	bl	8007b30 <HAL_TIMEx_MasterConfigSynchronization>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d001      	beq.n	8002814 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002810:	f000 f9ec 	bl	8002bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002814:	bf00      	nop
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	20000338 	.word	0x20000338
 8002820:	40001400 	.word	0x40001400

08002824 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800282a:	463b      	mov	r3, r7
 800282c:	2200      	movs	r2, #0
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	605a      	str	r2, [r3, #4]
 8002832:	609a      	str	r2, [r3, #8]
 8002834:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002836:	4b16      	ldr	r3, [pc, #88]	; (8002890 <MX_TIM9_Init+0x6c>)
 8002838:	4a16      	ldr	r2, [pc, #88]	; (8002894 <MX_TIM9_Init+0x70>)
 800283a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 216-1;
 800283c:	4b14      	ldr	r3, [pc, #80]	; (8002890 <MX_TIM9_Init+0x6c>)
 800283e:	22d7      	movs	r2, #215	; 0xd7
 8002840:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002842:	4b13      	ldr	r3, [pc, #76]	; (8002890 <MX_TIM9_Init+0x6c>)
 8002844:	2200      	movs	r2, #0
 8002846:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 562-1;
 8002848:	4b11      	ldr	r3, [pc, #68]	; (8002890 <MX_TIM9_Init+0x6c>)
 800284a:	f240 2231 	movw	r2, #561	; 0x231
 800284e:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002850:	4b0f      	ldr	r3, [pc, #60]	; (8002890 <MX_TIM9_Init+0x6c>)
 8002852:	2200      	movs	r2, #0
 8002854:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002856:	4b0e      	ldr	r3, [pc, #56]	; (8002890 <MX_TIM9_Init+0x6c>)
 8002858:	2200      	movs	r2, #0
 800285a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800285c:	480c      	ldr	r0, [pc, #48]	; (8002890 <MX_TIM9_Init+0x6c>)
 800285e:	f003 ffdb 	bl	8006818 <HAL_TIM_Base_Init>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8002868:	f000 f9c0 	bl	8002bec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800286c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002870:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002872:	463b      	mov	r3, r7
 8002874:	4619      	mov	r1, r3
 8002876:	4806      	ldr	r0, [pc, #24]	; (8002890 <MX_TIM9_Init+0x6c>)
 8002878:	f004 fcaa 	bl	80071d0 <HAL_TIM_ConfigClockSource>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d001      	beq.n	8002886 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8002882:	f000 f9b3 	bl	8002bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002886:	bf00      	nop
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	20000384 	.word	0x20000384
 8002894:	40014000 	.word	0x40014000

08002898 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 800289c:	4b0d      	ldr	r3, [pc, #52]	; (80028d4 <MX_TIM14_Init+0x3c>)
 800289e:	4a0e      	ldr	r2, [pc, #56]	; (80028d8 <MX_TIM14_Init+0x40>)
 80028a0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 108;
 80028a2:	4b0c      	ldr	r3, [pc, #48]	; (80028d4 <MX_TIM14_Init+0x3c>)
 80028a4:	226c      	movs	r2, #108	; 0x6c
 80028a6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028a8:	4b0a      	ldr	r3, [pc, #40]	; (80028d4 <MX_TIM14_Init+0x3c>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1-1;
 80028ae:	4b09      	ldr	r3, [pc, #36]	; (80028d4 <MX_TIM14_Init+0x3c>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028b4:	4b07      	ldr	r3, [pc, #28]	; (80028d4 <MX_TIM14_Init+0x3c>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028ba:	4b06      	ldr	r3, [pc, #24]	; (80028d4 <MX_TIM14_Init+0x3c>)
 80028bc:	2200      	movs	r2, #0
 80028be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80028c0:	4804      	ldr	r0, [pc, #16]	; (80028d4 <MX_TIM14_Init+0x3c>)
 80028c2:	f003 ffa9 	bl	8006818 <HAL_TIM_Base_Init>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d001      	beq.n	80028d0 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 80028cc:	f000 f98e 	bl	8002bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80028d0:	bf00      	nop
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	200003d0 	.word	0x200003d0
 80028d8:	40002000 	.word	0x40002000

080028dc <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 80028e0:	4b14      	ldr	r3, [pc, #80]	; (8002934 <MX_UART8_Init+0x58>)
 80028e2:	4a15      	ldr	r2, [pc, #84]	; (8002938 <MX_UART8_Init+0x5c>)
 80028e4:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 80028e6:	4b13      	ldr	r3, [pc, #76]	; (8002934 <MX_UART8_Init+0x58>)
 80028e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80028ec:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80028ee:	4b11      	ldr	r3, [pc, #68]	; (8002934 <MX_UART8_Init+0x58>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80028f4:	4b0f      	ldr	r3, [pc, #60]	; (8002934 <MX_UART8_Init+0x58>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80028fa:	4b0e      	ldr	r3, [pc, #56]	; (8002934 <MX_UART8_Init+0x58>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8002900:	4b0c      	ldr	r3, [pc, #48]	; (8002934 <MX_UART8_Init+0x58>)
 8002902:	220c      	movs	r2, #12
 8002904:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002906:	4b0b      	ldr	r3, [pc, #44]	; (8002934 <MX_UART8_Init+0x58>)
 8002908:	2200      	movs	r2, #0
 800290a:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 800290c:	4b09      	ldr	r3, [pc, #36]	; (8002934 <MX_UART8_Init+0x58>)
 800290e:	2200      	movs	r2, #0
 8002910:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002912:	4b08      	ldr	r3, [pc, #32]	; (8002934 <MX_UART8_Init+0x58>)
 8002914:	2200      	movs	r2, #0
 8002916:	621a      	str	r2, [r3, #32]
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002918:	4b06      	ldr	r3, [pc, #24]	; (8002934 <MX_UART8_Init+0x58>)
 800291a:	2200      	movs	r2, #0
 800291c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart8) != HAL_OK)
 800291e:	4805      	ldr	r0, [pc, #20]	; (8002934 <MX_UART8_Init+0x58>)
 8002920:	f005 f9b2 	bl	8007c88 <HAL_UART_Init>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <MX_UART8_Init+0x52>
  {
    Error_Handler();
 800292a:	f000 f95f 	bl	8002bec <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 800292e:	bf00      	nop
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	2000041c 	.word	0x2000041c
 8002938:	40007c00 	.word	0x40007c00

0800293c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002940:	4b14      	ldr	r3, [pc, #80]	; (8002994 <MX_USART1_UART_Init+0x58>)
 8002942:	4a15      	ldr	r2, [pc, #84]	; (8002998 <MX_USART1_UART_Init+0x5c>)
 8002944:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002946:	4b13      	ldr	r3, [pc, #76]	; (8002994 <MX_USART1_UART_Init+0x58>)
 8002948:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800294c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800294e:	4b11      	ldr	r3, [pc, #68]	; (8002994 <MX_USART1_UART_Init+0x58>)
 8002950:	2200      	movs	r2, #0
 8002952:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002954:	4b0f      	ldr	r3, [pc, #60]	; (8002994 <MX_USART1_UART_Init+0x58>)
 8002956:	2200      	movs	r2, #0
 8002958:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800295a:	4b0e      	ldr	r3, [pc, #56]	; (8002994 <MX_USART1_UART_Init+0x58>)
 800295c:	2200      	movs	r2, #0
 800295e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002960:	4b0c      	ldr	r3, [pc, #48]	; (8002994 <MX_USART1_UART_Init+0x58>)
 8002962:	220c      	movs	r2, #12
 8002964:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002966:	4b0b      	ldr	r3, [pc, #44]	; (8002994 <MX_USART1_UART_Init+0x58>)
 8002968:	2200      	movs	r2, #0
 800296a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800296c:	4b09      	ldr	r3, [pc, #36]	; (8002994 <MX_USART1_UART_Init+0x58>)
 800296e:	2200      	movs	r2, #0
 8002970:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002972:	4b08      	ldr	r3, [pc, #32]	; (8002994 <MX_USART1_UART_Init+0x58>)
 8002974:	2200      	movs	r2, #0
 8002976:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002978:	4b06      	ldr	r3, [pc, #24]	; (8002994 <MX_USART1_UART_Init+0x58>)
 800297a:	2200      	movs	r2, #0
 800297c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800297e:	4805      	ldr	r0, [pc, #20]	; (8002994 <MX_USART1_UART_Init+0x58>)
 8002980:	f005 f982 	bl	8007c88 <HAL_UART_Init>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800298a:	f000 f92f 	bl	8002bec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800298e:	bf00      	nop
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	200004a0 	.word	0x200004a0
 8002998:	40011000 	.word	0x40011000

0800299c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b08c      	sub	sp, #48	; 0x30
 80029a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a2:	f107 031c 	add.w	r3, r7, #28
 80029a6:	2200      	movs	r2, #0
 80029a8:	601a      	str	r2, [r3, #0]
 80029aa:	605a      	str	r2, [r3, #4]
 80029ac:	609a      	str	r2, [r3, #8]
 80029ae:	60da      	str	r2, [r3, #12]
 80029b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80029b2:	4b87      	ldr	r3, [pc, #540]	; (8002bd0 <MX_GPIO_Init+0x234>)
 80029b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b6:	4a86      	ldr	r2, [pc, #536]	; (8002bd0 <MX_GPIO_Init+0x234>)
 80029b8:	f043 0320 	orr.w	r3, r3, #32
 80029bc:	6313      	str	r3, [r2, #48]	; 0x30
 80029be:	4b84      	ldr	r3, [pc, #528]	; (8002bd0 <MX_GPIO_Init+0x234>)
 80029c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c2:	f003 0320 	and.w	r3, r3, #32
 80029c6:	61bb      	str	r3, [r7, #24]
 80029c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80029ca:	4b81      	ldr	r3, [pc, #516]	; (8002bd0 <MX_GPIO_Init+0x234>)
 80029cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ce:	4a80      	ldr	r2, [pc, #512]	; (8002bd0 <MX_GPIO_Init+0x234>)
 80029d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029d4:	6313      	str	r3, [r2, #48]	; 0x30
 80029d6:	4b7e      	ldr	r3, [pc, #504]	; (8002bd0 <MX_GPIO_Init+0x234>)
 80029d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029de:	617b      	str	r3, [r7, #20]
 80029e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029e2:	4b7b      	ldr	r3, [pc, #492]	; (8002bd0 <MX_GPIO_Init+0x234>)
 80029e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e6:	4a7a      	ldr	r2, [pc, #488]	; (8002bd0 <MX_GPIO_Init+0x234>)
 80029e8:	f043 0301 	orr.w	r3, r3, #1
 80029ec:	6313      	str	r3, [r2, #48]	; 0x30
 80029ee:	4b78      	ldr	r3, [pc, #480]	; (8002bd0 <MX_GPIO_Init+0x234>)
 80029f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	613b      	str	r3, [r7, #16]
 80029f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80029fa:	4b75      	ldr	r3, [pc, #468]	; (8002bd0 <MX_GPIO_Init+0x234>)
 80029fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fe:	4a74      	ldr	r2, [pc, #464]	; (8002bd0 <MX_GPIO_Init+0x234>)
 8002a00:	f043 0310 	orr.w	r3, r3, #16
 8002a04:	6313      	str	r3, [r2, #48]	; 0x30
 8002a06:	4b72      	ldr	r3, [pc, #456]	; (8002bd0 <MX_GPIO_Init+0x234>)
 8002a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0a:	f003 0310 	and.w	r3, r3, #16
 8002a0e:	60fb      	str	r3, [r7, #12]
 8002a10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a12:	4b6f      	ldr	r3, [pc, #444]	; (8002bd0 <MX_GPIO_Init+0x234>)
 8002a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a16:	4a6e      	ldr	r2, [pc, #440]	; (8002bd0 <MX_GPIO_Init+0x234>)
 8002a18:	f043 0302 	orr.w	r3, r3, #2
 8002a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a1e:	4b6c      	ldr	r3, [pc, #432]	; (8002bd0 <MX_GPIO_Init+0x234>)
 8002a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	60bb      	str	r3, [r7, #8]
 8002a28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a2a:	4b69      	ldr	r3, [pc, #420]	; (8002bd0 <MX_GPIO_Init+0x234>)
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2e:	4a68      	ldr	r2, [pc, #416]	; (8002bd0 <MX_GPIO_Init+0x234>)
 8002a30:	f043 0308 	orr.w	r3, r3, #8
 8002a34:	6313      	str	r3, [r2, #48]	; 0x30
 8002a36:	4b66      	ldr	r3, [pc, #408]	; (8002bd0 <MX_GPIO_Init+0x234>)
 8002a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3a:	f003 0308 	and.w	r3, r3, #8
 8002a3e:	607b      	str	r3, [r7, #4]
 8002a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a42:	4b63      	ldr	r3, [pc, #396]	; (8002bd0 <MX_GPIO_Init+0x234>)
 8002a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a46:	4a62      	ldr	r2, [pc, #392]	; (8002bd0 <MX_GPIO_Init+0x234>)
 8002a48:	f043 0304 	orr.w	r3, r3, #4
 8002a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a4e:	4b60      	ldr	r3, [pc, #384]	; (8002bd0 <MX_GPIO_Init+0x234>)
 8002a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a52:	f003 0304 	and.w	r3, r3, #4
 8002a56:	603b      	str	r3, [r7, #0]
 8002a58:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_RESET);
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	2180      	movs	r1, #128	; 0x80
 8002a5e:	485d      	ldr	r0, [pc, #372]	; (8002bd4 <MX_GPIO_Init+0x238>)
 8002a60:	f002 fd84 	bl	800556c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, REDtest_Pin|BLUEtest_Pin, GPIO_PIN_RESET);
 8002a64:	2200      	movs	r2, #0
 8002a66:	f44f 4182 	mov.w	r1, #16640	; 0x4100
 8002a6a:	485b      	ldr	r0, [pc, #364]	; (8002bd8 <MX_GPIO_Init+0x23c>)
 8002a6c:	f002 fd7e 	bl	800556c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|USS_Trigger1_Pin, GPIO_PIN_RESET);
 8002a70:	2200      	movs	r2, #0
 8002a72:	f44f 7190 	mov.w	r1, #288	; 0x120
 8002a76:	4859      	ldr	r0, [pc, #356]	; (8002bdc <MX_GPIO_Init+0x240>)
 8002a78:	f002 fd78 	bl	800556c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_10|GPIO_PIN_12, GPIO_PIN_RESET);
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f44f 51a2 	mov.w	r1, #5184	; 0x1440
 8002a82:	4857      	ldr	r0, [pc, #348]	; (8002be0 <MX_GPIO_Init+0x244>)
 8002a84:	f002 fd72 	bl	800556c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002a88:	2380      	movs	r3, #128	; 0x80
 8002a8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a90:	2300      	movs	r3, #0
 8002a92:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a94:	2300      	movs	r3, #0
 8002a96:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002a98:	f107 031c 	add.w	r3, r7, #28
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	484d      	ldr	r0, [pc, #308]	; (8002bd4 <MX_GPIO_Init+0x238>)
 8002aa0:	f002 fba0 	bl	80051e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8002aa4:	231e      	movs	r3, #30
 8002aa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aac:	2300      	movs	r3, #0
 8002aae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab0:	f107 031c 	add.w	r3, r7, #28
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	484b      	ldr	r0, [pc, #300]	; (8002be4 <MX_GPIO_Init+0x248>)
 8002ab8:	f002 fb94 	bl	80051e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : evt_rxpin_Pin */
  GPIO_InitStruct.Pin = evt_rxpin_Pin;
 8002abc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002ac0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002ac2:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002ac6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(evt_rxpin_GPIO_Port, &GPIO_InitStruct);
 8002acc:	f107 031c 	add.w	r3, r7, #28
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	4845      	ldr	r0, [pc, #276]	; (8002be8 <MX_GPIO_Init+0x24c>)
 8002ad4:	f002 fb86 	bl	80051e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : REDtest_Pin BLUEtest_Pin */
  GPIO_InitStruct.Pin = REDtest_Pin|BLUEtest_Pin;
 8002ad8:	f44f 4382 	mov.w	r3, #16640	; 0x4100
 8002adc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aea:	f107 031c 	add.w	r3, r7, #28
 8002aee:	4619      	mov	r1, r3
 8002af0:	4839      	ldr	r0, [pc, #228]	; (8002bd8 <MX_GPIO_Init+0x23c>)
 8002af2:	f002 fb77 	bl	80051e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 USS_Trigger1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|USS_Trigger1_Pin;
 8002af6:	f44f 7390 	mov.w	r3, #288	; 0x120
 8002afa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002afc:	2301      	movs	r3, #1
 8002afe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b00:	2300      	movs	r3, #0
 8002b02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b04:	2300      	movs	r3, #0
 8002b06:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b08:	f107 031c 	add.w	r3, r7, #28
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	4833      	ldr	r0, [pc, #204]	; (8002bdc <MX_GPIO_Init+0x240>)
 8002b10:	f002 fb68 	bl	80051e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_2;
 8002b14:	f44f 7301 	mov.w	r3, #516	; 0x204
 8002b18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b1a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002b1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b20:	2300      	movs	r3, #0
 8002b22:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b24:	f107 031c 	add.w	r3, r7, #28
 8002b28:	4619      	mov	r1, r3
 8002b2a:	482c      	ldr	r0, [pc, #176]	; (8002bdc <MX_GPIO_Init+0x240>)
 8002b2c:	f002 fb5a 	bl	80051e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002b30:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002b34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b36:	2302      	movs	r3, #2
 8002b38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002b42:	2302      	movs	r3, #2
 8002b44:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b46:	f107 031c 	add.w	r3, r7, #28
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	4823      	ldr	r0, [pc, #140]	; (8002bdc <MX_GPIO_Init+0x240>)
 8002b4e:	f002 fb49 	bl	80051e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC10 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10|GPIO_PIN_12;
 8002b52:	f44f 53a2 	mov.w	r3, #5184	; 0x1440
 8002b56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b60:	2300      	movs	r3, #0
 8002b62:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b64:	f107 031c 	add.w	r3, r7, #28
 8002b68:	4619      	mov	r1, r3
 8002b6a:	481d      	ldr	r0, [pc, #116]	; (8002be0 <MX_GPIO_Init+0x244>)
 8002b6c:	f002 fb3a 	bl	80051e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_11;
 8002b70:	f44f 6308 	mov.w	r3, #2176	; 0x880
 8002b74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b76:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002b7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b80:	f107 031c 	add.w	r3, r7, #28
 8002b84:	4619      	mov	r1, r3
 8002b86:	4816      	ldr	r0, [pc, #88]	; (8002be0 <MX_GPIO_Init+0x244>)
 8002b88:	f002 fb2c 	bl	80051e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USS_Data1_Pin */
  GPIO_InitStruct.Pin = USS_Data1_Pin;
 8002b8c:	2340      	movs	r3, #64	; 0x40
 8002b8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b90:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002b94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b96:	2301      	movs	r3, #1
 8002b98:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USS_Data1_GPIO_Port, &GPIO_InitStruct);
 8002b9a:	f107 031c 	add.w	r3, r7, #28
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	480e      	ldr	r0, [pc, #56]	; (8002bdc <MX_GPIO_Init+0x240>)
 8002ba2:	f002 fb1f 	bl	80051e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	2100      	movs	r1, #0
 8002baa:	2017      	movs	r0, #23
 8002bac:	f002 fa43 	bl	8005036 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002bb0:	2017      	movs	r0, #23
 8002bb2:	f002 fa5c 	bl	800506e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	2100      	movs	r1, #0
 8002bba:	2028      	movs	r0, #40	; 0x28
 8002bbc:	f002 fa3b 	bl	8005036 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002bc0:	2028      	movs	r0, #40	; 0x28
 8002bc2:	f002 fa54 	bl	800506e <HAL_NVIC_EnableIRQ>

}
 8002bc6:	bf00      	nop
 8002bc8:	3730      	adds	r7, #48	; 0x30
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	40023800 	.word	0x40023800
 8002bd4:	40021400 	.word	0x40021400
 8002bd8:	40020400 	.word	0x40020400
 8002bdc:	40020c00 	.word	0x40020c00
 8002be0:	40020800 	.word	0x40020800
 8002be4:	40020000 	.word	0x40020000
 8002be8:	40021000 	.word	0x40021000

08002bec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bf0:	b672      	cpsid	i
}
 8002bf2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bf4:	e7fe      	b.n	8002bf4 <Error_Handler+0x8>

08002bf6 <velocityMode>:

#include "motor_driver_114.h"
#include "define.h"

void velocityMode()
{
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b084      	sub	sp, #16
 8002bfa:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2f;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	1c5a      	adds	r2, r3, #1
 8002c04:	60fa      	str	r2, [r7, #12]
 8002c06:	3310      	adds	r3, #16
 8002c08:	443b      	add	r3, r7
 8002c0a:	222f      	movs	r2, #47	; 0x2f
 8002c0c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	1c5a      	adds	r2, r3, #1
 8002c14:	60fa      	str	r2, [r7, #12]
 8002c16:	3310      	adds	r3, #16
 8002c18:	443b      	add	r3, r7
 8002c1a:	2260      	movs	r2, #96	; 0x60
 8002c1c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	1c5a      	adds	r2, r3, #1
 8002c24:	60fa      	str	r2, [r7, #12]
 8002c26:	3310      	adds	r3, #16
 8002c28:	443b      	add	r3, r7
 8002c2a:	2260      	movs	r2, #96	; 0x60
 8002c2c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	1c5a      	adds	r2, r3, #1
 8002c34:	60fa      	str	r2, [r7, #12]
 8002c36:	3310      	adds	r3, #16
 8002c38:	443b      	add	r3, r7
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	1c5a      	adds	r2, r3, #1
 8002c44:	60fa      	str	r2, [r7, #12]
 8002c46:	3310      	adds	r3, #16
 8002c48:	443b      	add	r3, r7
 8002c4a:	2203      	movs	r2, #3
 8002c4c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	1c5a      	adds	r2, r3, #1
 8002c54:	60fa      	str	r2, [r7, #12]
 8002c56:	3310      	adds	r3, #16
 8002c58:	443b      	add	r3, r7
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	1c5a      	adds	r2, r3, #1
 8002c64:	60fa      	str	r2, [r7, #12]
 8002c66:	3310      	adds	r3, #16
 8002c68:	443b      	add	r3, r7
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8002c70:	1d3a      	adds	r2, r7, #4
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	4413      	add	r3, r2
 8002c76:	2200      	movs	r2, #0
 8002c78:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8002c7a:	1d39      	adds	r1, r7, #4
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	2208      	movs	r2, #8
 8002c80:	f240 6001 	movw	r0, #1537	; 0x601
 8002c84:	f7ff fb4e 	bl	8002324 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8002c88:	2064      	movs	r0, #100	; 0x64
 8002c8a:	f001 fa19 	bl	80040c0 <HAL_Delay>
}
 8002c8e:	bf00      	nop
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <synchronousMode>:

void synchronousMode()
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b084      	sub	sp, #16
 8002c9a:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	1c5a      	adds	r2, r3, #1
 8002ca4:	60fa      	str	r2, [r7, #12]
 8002ca6:	3310      	adds	r3, #16
 8002ca8:	443b      	add	r3, r7
 8002caa:	222b      	movs	r2, #43	; 0x2b
 8002cac:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x0f;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	1c5a      	adds	r2, r3, #1
 8002cb4:	60fa      	str	r2, [r7, #12]
 8002cb6:	3310      	adds	r3, #16
 8002cb8:	443b      	add	r3, r7
 8002cba:	220f      	movs	r2, #15
 8002cbc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	1c5a      	adds	r2, r3, #1
 8002cc4:	60fa      	str	r2, [r7, #12]
 8002cc6:	3310      	adds	r3, #16
 8002cc8:	443b      	add	r3, r7
 8002cca:	2220      	movs	r2, #32
 8002ccc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	1c5a      	adds	r2, r3, #1
 8002cd4:	60fa      	str	r2, [r7, #12]
 8002cd6:	3310      	adds	r3, #16
 8002cd8:	443b      	add	r3, r7
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x01;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	1c5a      	adds	r2, r3, #1
 8002ce4:	60fa      	str	r2, [r7, #12]
 8002ce6:	3310      	adds	r3, #16
 8002ce8:	443b      	add	r3, r7
 8002cea:	2201      	movs	r2, #1
 8002cec:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	1c5a      	adds	r2, r3, #1
 8002cf4:	60fa      	str	r2, [r7, #12]
 8002cf6:	3310      	adds	r3, #16
 8002cf8:	443b      	add	r3, r7
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	1c5a      	adds	r2, r3, #1
 8002d04:	60fa      	str	r2, [r7, #12]
 8002d06:	3310      	adds	r3, #16
 8002d08:	443b      	add	r3, r7
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8002d10:	1d3a      	adds	r2, r7, #4
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	4413      	add	r3, r2
 8002d16:	2200      	movs	r2, #0
 8002d18:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8002d1a:	1d39      	adds	r1, r7, #4
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	2208      	movs	r2, #8
 8002d20:	f240 6001 	movw	r0, #1537	; 0x601
 8002d24:	f7ff fafe 	bl	8002324 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8002d28:	2064      	movs	r0, #100	; 0x64
 8002d2a:	f001 f9c9 	bl	80040c0 <HAL_Delay>
}
 8002d2e:	bf00      	nop
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <settingEnc>:

void settingEnc(int16_t enc)
{
 8002d36:	b580      	push	{r7, lr}
 8002d38:	b086      	sub	sp, #24
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]
 8002d44:	e055      	b.n	8002df2 <settingEnc+0xbc>
    {
        int index = 0;
 8002d46:	2300      	movs	r3, #0
 8002d48:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	1c5a      	adds	r2, r3, #1
 8002d4e:	613a      	str	r2, [r7, #16]
 8002d50:	3318      	adds	r3, #24
 8002d52:	443b      	add	r3, r7
 8002d54:	222b      	movs	r2, #43	; 0x2b
 8002d56:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x0e;
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	1c5a      	adds	r2, r3, #1
 8002d5e:	613a      	str	r2, [r7, #16]
 8002d60:	3318      	adds	r3, #24
 8002d62:	443b      	add	r3, r7
 8002d64:	220e      	movs	r2, #14
 8002d66:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	1c5a      	adds	r2, r3, #1
 8002d6e:	613a      	str	r2, [r7, #16]
 8002d70:	3318      	adds	r3, #24
 8002d72:	443b      	add	r3, r7
 8002d74:	2220      	movs	r2, #32
 8002d76:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	b2da      	uxtb	r2, r3
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	1c59      	adds	r1, r3, #1
 8002d82:	6139      	str	r1, [r7, #16]
 8002d84:	3201      	adds	r2, #1
 8002d86:	b2d2      	uxtb	r2, r2
 8002d88:	3318      	adds	r3, #24
 8002d8a:	443b      	add	r3, r7
 8002d8c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (enc & 0xff);
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	1c5a      	adds	r2, r3, #1
 8002d94:	613a      	str	r2, [r7, #16]
 8002d96:	88fa      	ldrh	r2, [r7, #6]
 8002d98:	b2d2      	uxtb	r2, r2
 8002d9a:	3318      	adds	r3, #24
 8002d9c:	443b      	add	r3, r7
 8002d9e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (enc>>8) & 0xff;
 8002da2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002da6:	121b      	asrs	r3, r3, #8
 8002da8:	b219      	sxth	r1, r3
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	1c5a      	adds	r2, r3, #1
 8002dae:	613a      	str	r2, [r7, #16]
 8002db0:	b2ca      	uxtb	r2, r1
 8002db2:	3318      	adds	r3, #24
 8002db4:	443b      	add	r3, r7
 8002db6:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	1c5a      	adds	r2, r3, #1
 8002dbe:	613a      	str	r2, [r7, #16]
 8002dc0:	3318      	adds	r3, #24
 8002dc2:	443b      	add	r3, r7
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8002dca:	f107 0208 	add.w	r2, r7, #8
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	4413      	add	r3, r2
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8002dd6:	f107 0108 	add.w	r1, r7, #8
 8002dda:	2300      	movs	r3, #0
 8002ddc:	2208      	movs	r2, #8
 8002dde:	f240 6001 	movw	r0, #1537	; 0x601
 8002de2:	f7ff fa9f 	bl	8002324 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 8002de6:	2064      	movs	r0, #100	; 0x64
 8002de8:	f001 f96a 	bl	80040c0 <HAL_Delay>
    for(int i=0;i<2;i++)
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	3301      	adds	r3, #1
 8002df0:	617b      	str	r3, [r7, #20]
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	dda6      	ble.n	8002d46 <settingEnc+0x10>
    }
}
 8002df8:	bf00      	nop
 8002dfa:	bf00      	nop
 8002dfc:	3718      	adds	r7, #24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}

08002e02 <settingPole>:

void settingPole(int16_t pole)
{
 8002e02:	b580      	push	{r7, lr}
 8002e04:	b086      	sub	sp, #24
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	4603      	mov	r3, r0
 8002e0a:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	617b      	str	r3, [r7, #20]
 8002e10:	e055      	b.n	8002ebe <settingPole+0xbc>
    {
        int index = 0;
 8002e12:	2300      	movs	r3, #0
 8002e14:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	1c5a      	adds	r2, r3, #1
 8002e1a:	613a      	str	r2, [r7, #16]
 8002e1c:	3318      	adds	r3, #24
 8002e1e:	443b      	add	r3, r7
 8002e20:	222b      	movs	r2, #43	; 0x2b
 8002e22:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x0c;
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	1c5a      	adds	r2, r3, #1
 8002e2a:	613a      	str	r2, [r7, #16]
 8002e2c:	3318      	adds	r3, #24
 8002e2e:	443b      	add	r3, r7
 8002e30:	220c      	movs	r2, #12
 8002e32:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	1c5a      	adds	r2, r3, #1
 8002e3a:	613a      	str	r2, [r7, #16]
 8002e3c:	3318      	adds	r3, #24
 8002e3e:	443b      	add	r3, r7
 8002e40:	2220      	movs	r2, #32
 8002e42:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	b2da      	uxtb	r2, r3
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	1c59      	adds	r1, r3, #1
 8002e4e:	6139      	str	r1, [r7, #16]
 8002e50:	3201      	adds	r2, #1
 8002e52:	b2d2      	uxtb	r2, r2
 8002e54:	3318      	adds	r3, #24
 8002e56:	443b      	add	r3, r7
 8002e58:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (pole & 0xff);
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	1c5a      	adds	r2, r3, #1
 8002e60:	613a      	str	r2, [r7, #16]
 8002e62:	88fa      	ldrh	r2, [r7, #6]
 8002e64:	b2d2      	uxtb	r2, r2
 8002e66:	3318      	adds	r3, #24
 8002e68:	443b      	add	r3, r7
 8002e6a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (pole>>8) & 0xff;
 8002e6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e72:	121b      	asrs	r3, r3, #8
 8002e74:	b219      	sxth	r1, r3
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1c5a      	adds	r2, r3, #1
 8002e7a:	613a      	str	r2, [r7, #16]
 8002e7c:	b2ca      	uxtb	r2, r1
 8002e7e:	3318      	adds	r3, #24
 8002e80:	443b      	add	r3, r7
 8002e82:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1c5a      	adds	r2, r3, #1
 8002e8a:	613a      	str	r2, [r7, #16]
 8002e8c:	3318      	adds	r3, #24
 8002e8e:	443b      	add	r3, r7
 8002e90:	2200      	movs	r2, #0
 8002e92:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8002e96:	f107 0208 	add.w	r2, r7, #8
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8002ea2:	f107 0108 	add.w	r1, r7, #8
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	2208      	movs	r2, #8
 8002eaa:	f240 6001 	movw	r0, #1537	; 0x601
 8002eae:	f7ff fa39 	bl	8002324 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 8002eb2:	2064      	movs	r0, #100	; 0x64
 8002eb4:	f001 f904 	bl	80040c0 <HAL_Delay>
    for(int i=0;i<2;i++)
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	3301      	adds	r3, #1
 8002ebc:	617b      	str	r3, [r7, #20]
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	dda6      	ble.n	8002e12 <settingPole+0x10>
    }
}
 8002ec4:	bf00      	nop
 8002ec6:	bf00      	nop
 8002ec8:	3718      	adds	r7, #24
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}

08002ece <settingBreak>:

void settingBreak(uint8_t enable)
{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	b086      	sub	sp, #24
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	71fb      	strb	r3, [r7, #7]
    char buf[8];
    int index = 0;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x2b;
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	1c5a      	adds	r2, r3, #1
 8002ee0:	617a      	str	r2, [r7, #20]
 8002ee2:	3318      	adds	r3, #24
 8002ee4:	443b      	add	r3, r7
 8002ee6:	222b      	movs	r2, #43	; 0x2b
 8002ee8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x07;
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	1c5a      	adds	r2, r3, #1
 8002ef0:	617a      	str	r2, [r7, #20]
 8002ef2:	3318      	adds	r3, #24
 8002ef4:	443b      	add	r3, r7
 8002ef6:	2207      	movs	r2, #7
 8002ef8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	1c5a      	adds	r2, r3, #1
 8002f00:	617a      	str	r2, [r7, #20]
 8002f02:	3318      	adds	r3, #24
 8002f04:	443b      	add	r3, r7
 8002f06:	2220      	movs	r2, #32
 8002f08:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	1c5a      	adds	r2, r3, #1
 8002f10:	617a      	str	r2, [r7, #20]
 8002f12:	3318      	adds	r3, #24
 8002f14:	443b      	add	r3, r7
 8002f16:	2200      	movs	r2, #0
 8002f18:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (char)enable;
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	1c5a      	adds	r2, r3, #1
 8002f20:	617a      	str	r2, [r7, #20]
 8002f22:	3318      	adds	r3, #24
 8002f24:	443b      	add	r3, r7
 8002f26:	79fa      	ldrb	r2, [r7, #7]
 8002f28:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	1c5a      	adds	r2, r3, #1
 8002f30:	617a      	str	r2, [r7, #20]
 8002f32:	3318      	adds	r3, #24
 8002f34:	443b      	add	r3, r7
 8002f36:	2200      	movs	r2, #0
 8002f38:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	1c5a      	adds	r2, r3, #1
 8002f40:	617a      	str	r2, [r7, #20]
 8002f42:	3318      	adds	r3, #24
 8002f44:	443b      	add	r3, r7
 8002f46:	2200      	movs	r2, #0
 8002f48:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8002f4c:	f107 020c 	add.w	r2, r7, #12
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	4413      	add	r3, r2
 8002f54:	2200      	movs	r2, #0
 8002f56:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8002f58:	f107 010c 	add.w	r1, r7, #12
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	2208      	movs	r2, #8
 8002f60:	f240 6001 	movw	r0, #1537	; 0x601
 8002f64:	f7ff f9de 	bl	8002324 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8002f68:	2064      	movs	r0, #100	; 0x64
 8002f6a:	f001 f8a9 	bl	80040c0 <HAL_Delay>
}
 8002f6e:	bf00      	nop
 8002f70:	3718      	adds	r7, #24
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <settingMaxRPM>:

void settingMaxRPM(int16_t rpm)
{
 8002f76:	b580      	push	{r7, lr}
 8002f78:	b086      	sub	sp, #24
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    int index = 0;
 8002f80:	2300      	movs	r3, #0
 8002f82:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x2b;
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	1c5a      	adds	r2, r3, #1
 8002f88:	617a      	str	r2, [r7, #20]
 8002f8a:	3318      	adds	r3, #24
 8002f8c:	443b      	add	r3, r7
 8002f8e:	222b      	movs	r2, #43	; 0x2b
 8002f90:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x08;
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	1c5a      	adds	r2, r3, #1
 8002f98:	617a      	str	r2, [r7, #20]
 8002f9a:	3318      	adds	r3, #24
 8002f9c:	443b      	add	r3, r7
 8002f9e:	2208      	movs	r2, #8
 8002fa0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	1c5a      	adds	r2, r3, #1
 8002fa8:	617a      	str	r2, [r7, #20]
 8002faa:	3318      	adds	r3, #24
 8002fac:	443b      	add	r3, r7
 8002fae:	2220      	movs	r2, #32
 8002fb0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	1c5a      	adds	r2, r3, #1
 8002fb8:	617a      	str	r2, [r7, #20]
 8002fba:	3318      	adds	r3, #24
 8002fbc:	443b      	add	r3, r7
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (rpm & 0xff);
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	1c5a      	adds	r2, r3, #1
 8002fc8:	617a      	str	r2, [r7, #20]
 8002fca:	88fa      	ldrh	r2, [r7, #6]
 8002fcc:	b2d2      	uxtb	r2, r2
 8002fce:	3318      	adds	r3, #24
 8002fd0:	443b      	add	r3, r7
 8002fd2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (rpm>>8) & 0xff;
 8002fd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fda:	121b      	asrs	r3, r3, #8
 8002fdc:	b219      	sxth	r1, r3
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	1c5a      	adds	r2, r3, #1
 8002fe2:	617a      	str	r2, [r7, #20]
 8002fe4:	b2ca      	uxtb	r2, r1
 8002fe6:	3318      	adds	r3, #24
 8002fe8:	443b      	add	r3, r7
 8002fea:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	1c5a      	adds	r2, r3, #1
 8002ff2:	617a      	str	r2, [r7, #20]
 8002ff4:	3318      	adds	r3, #24
 8002ff6:	443b      	add	r3, r7
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8002ffe:	f107 020c 	add.w	r2, r7, #12
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	4413      	add	r3, r2
 8003006:	2200      	movs	r2, #0
 8003008:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800300a:	f107 010c 	add.w	r1, r7, #12
 800300e:	2300      	movs	r3, #0
 8003010:	2208      	movs	r2, #8
 8003012:	f240 6001 	movw	r0, #1537	; 0x601
 8003016:	f7ff f985 	bl	8002324 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 800301a:	2064      	movs	r0, #100	; 0x64
 800301c:	f001 f850 	bl	80040c0 <HAL_Delay>
}
 8003020:	bf00      	nop
 8003022:	3718      	adds	r7, #24
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <settingRatedCurrent>:

void settingRatedCurrent(double curr)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b086      	sub	sp, #24
 800302c:	af00      	add	r7, sp, #0
 800302e:	ed87 0b00 	vstr	d0, [r7]
    char buf[8];
    for(int i=0;i<2;i++)
 8003032:	2300      	movs	r3, #0
 8003034:	617b      	str	r3, [r7, #20]
 8003036:	e05e      	b.n	80030f6 <settingRatedCurrent+0xce>
    {
        int index = 0;
 8003038:	2300      	movs	r3, #0
 800303a:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	1c5a      	adds	r2, r3, #1
 8003040:	613a      	str	r2, [r7, #16]
 8003042:	3318      	adds	r3, #24
 8003044:	443b      	add	r3, r7
 8003046:	222b      	movs	r2, #43	; 0x2b
 8003048:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x14;
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	1c5a      	adds	r2, r3, #1
 8003050:	613a      	str	r2, [r7, #16]
 8003052:	3318      	adds	r3, #24
 8003054:	443b      	add	r3, r7
 8003056:	2214      	movs	r2, #20
 8003058:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	1c5a      	adds	r2, r3, #1
 8003060:	613a      	str	r2, [r7, #16]
 8003062:	3318      	adds	r3, #24
 8003064:	443b      	add	r3, r7
 8003066:	2220      	movs	r2, #32
 8003068:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	b2da      	uxtb	r2, r3
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	1c59      	adds	r1, r3, #1
 8003074:	6139      	str	r1, [r7, #16]
 8003076:	3201      	adds	r2, #1
 8003078:	b2d2      	uxtb	r2, r2
 800307a:	3318      	adds	r3, #24
 800307c:	443b      	add	r3, r7
 800307e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (int)(curr*10);
 8003082:	f04f 0200 	mov.w	r2, #0
 8003086:	4b20      	ldr	r3, [pc, #128]	; (8003108 <settingRatedCurrent+0xe0>)
 8003088:	e9d7 0100 	ldrd	r0, r1, [r7]
 800308c:	f7fd facc 	bl	8000628 <__aeabi_dmul>
 8003090:	4602      	mov	r2, r0
 8003092:	460b      	mov	r3, r1
 8003094:	4610      	mov	r0, r2
 8003096:	4619      	mov	r1, r3
 8003098:	f7fd fcd8 	bl	8000a4c <__aeabi_d2iz>
 800309c:	4601      	mov	r1, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1c5a      	adds	r2, r3, #1
 80030a2:	613a      	str	r2, [r7, #16]
 80030a4:	b2ca      	uxtb	r2, r1
 80030a6:	3318      	adds	r3, #24
 80030a8:	443b      	add	r3, r7
 80030aa:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1c5a      	adds	r2, r3, #1
 80030b2:	613a      	str	r2, [r7, #16]
 80030b4:	3318      	adds	r3, #24
 80030b6:	443b      	add	r3, r7
 80030b8:	2200      	movs	r2, #0
 80030ba:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	1c5a      	adds	r2, r3, #1
 80030c2:	613a      	str	r2, [r7, #16]
 80030c4:	3318      	adds	r3, #24
 80030c6:	443b      	add	r3, r7
 80030c8:	2200      	movs	r2, #0
 80030ca:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 80030ce:	f107 0208 	add.w	r2, r7, #8
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	4413      	add	r3, r2
 80030d6:	2200      	movs	r2, #0
 80030d8:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80030da:	f107 0108 	add.w	r1, r7, #8
 80030de:	2300      	movs	r3, #0
 80030e0:	2208      	movs	r2, #8
 80030e2:	f240 6001 	movw	r0, #1537	; 0x601
 80030e6:	f7ff f91d 	bl	8002324 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 80030ea:	2064      	movs	r0, #100	; 0x64
 80030ec:	f000 ffe8 	bl	80040c0 <HAL_Delay>
    for(int i=0;i<2;i++)
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	3301      	adds	r3, #1
 80030f4:	617b      	str	r3, [r7, #20]
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	dd9d      	ble.n	8003038 <settingRatedCurrent+0x10>
    }
}
 80030fc:	bf00      	nop
 80030fe:	bf00      	nop
 8003100:	3718      	adds	r7, #24
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	40240000 	.word	0x40240000

0800310c <settingMaxCurrent>:

void settingMaxCurrent(double curr)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b086      	sub	sp, #24
 8003110:	af00      	add	r7, sp, #0
 8003112:	ed87 0b00 	vstr	d0, [r7]
    char buf[8];
    for(int i=0;i<2;i++)
 8003116:	2300      	movs	r3, #0
 8003118:	617b      	str	r3, [r7, #20]
 800311a:	e05e      	b.n	80031da <settingMaxCurrent+0xce>
    {
        int index = 0;
 800311c:	2300      	movs	r3, #0
 800311e:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	1c5a      	adds	r2, r3, #1
 8003124:	613a      	str	r2, [r7, #16]
 8003126:	3318      	adds	r3, #24
 8003128:	443b      	add	r3, r7
 800312a:	222b      	movs	r2, #43	; 0x2b
 800312c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x15;
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	1c5a      	adds	r2, r3, #1
 8003134:	613a      	str	r2, [r7, #16]
 8003136:	3318      	adds	r3, #24
 8003138:	443b      	add	r3, r7
 800313a:	2215      	movs	r2, #21
 800313c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	1c5a      	adds	r2, r3, #1
 8003144:	613a      	str	r2, [r7, #16]
 8003146:	3318      	adds	r3, #24
 8003148:	443b      	add	r3, r7
 800314a:	2220      	movs	r2, #32
 800314c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	b2da      	uxtb	r2, r3
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	1c59      	adds	r1, r3, #1
 8003158:	6139      	str	r1, [r7, #16]
 800315a:	3201      	adds	r2, #1
 800315c:	b2d2      	uxtb	r2, r2
 800315e:	3318      	adds	r3, #24
 8003160:	443b      	add	r3, r7
 8003162:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (int)(curr*10);
 8003166:	f04f 0200 	mov.w	r2, #0
 800316a:	4b20      	ldr	r3, [pc, #128]	; (80031ec <settingMaxCurrent+0xe0>)
 800316c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003170:	f7fd fa5a 	bl	8000628 <__aeabi_dmul>
 8003174:	4602      	mov	r2, r0
 8003176:	460b      	mov	r3, r1
 8003178:	4610      	mov	r0, r2
 800317a:	4619      	mov	r1, r3
 800317c:	f7fd fc66 	bl	8000a4c <__aeabi_d2iz>
 8003180:	4601      	mov	r1, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1c5a      	adds	r2, r3, #1
 8003186:	613a      	str	r2, [r7, #16]
 8003188:	b2ca      	uxtb	r2, r1
 800318a:	3318      	adds	r3, #24
 800318c:	443b      	add	r3, r7
 800318e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	1c5a      	adds	r2, r3, #1
 8003196:	613a      	str	r2, [r7, #16]
 8003198:	3318      	adds	r3, #24
 800319a:	443b      	add	r3, r7
 800319c:	2200      	movs	r2, #0
 800319e:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	1c5a      	adds	r2, r3, #1
 80031a6:	613a      	str	r2, [r7, #16]
 80031a8:	3318      	adds	r3, #24
 80031aa:	443b      	add	r3, r7
 80031ac:	2200      	movs	r2, #0
 80031ae:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 80031b2:	f107 0208 	add.w	r2, r7, #8
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	4413      	add	r3, r2
 80031ba:	2200      	movs	r2, #0
 80031bc:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80031be:	f107 0108 	add.w	r1, r7, #8
 80031c2:	2300      	movs	r3, #0
 80031c4:	2208      	movs	r2, #8
 80031c6:	f240 6001 	movw	r0, #1537	; 0x601
 80031ca:	f7ff f8ab 	bl	8002324 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 80031ce:	2064      	movs	r0, #100	; 0x64
 80031d0:	f000 ff76 	bl	80040c0 <HAL_Delay>
    for(int i=0;i<2;i++)
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	3301      	adds	r3, #1
 80031d8:	617b      	str	r3, [r7, #20]
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	dd9d      	ble.n	800311c <settingMaxCurrent+0x10>
    }
}
 80031e0:	bf00      	nop
 80031e2:	bf00      	nop
 80031e4:	3718      	adds	r7, #24
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	40240000 	.word	0x40240000

080031f0 <settingHallOffset>:

void settingHallOffset(int16_t degree)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b086      	sub	sp, #24
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	4603      	mov	r3, r0
 80031f8:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 80031fa:	2300      	movs	r3, #0
 80031fc:	617b      	str	r3, [r7, #20]
 80031fe:	e055      	b.n	80032ac <settingHallOffset+0xbc>
    {
        int index = 0;
 8003200:	2300      	movs	r3, #0
 8003202:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	1c5a      	adds	r2, r3, #1
 8003208:	613a      	str	r2, [r7, #16]
 800320a:	3318      	adds	r3, #24
 800320c:	443b      	add	r3, r7
 800320e:	222b      	movs	r2, #43	; 0x2b
 8003210:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x11;
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	1c5a      	adds	r2, r3, #1
 8003218:	613a      	str	r2, [r7, #16]
 800321a:	3318      	adds	r3, #24
 800321c:	443b      	add	r3, r7
 800321e:	2211      	movs	r2, #17
 8003220:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	1c5a      	adds	r2, r3, #1
 8003228:	613a      	str	r2, [r7, #16]
 800322a:	3318      	adds	r3, #24
 800322c:	443b      	add	r3, r7
 800322e:	2220      	movs	r2, #32
 8003230:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	b2da      	uxtb	r2, r3
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	1c59      	adds	r1, r3, #1
 800323c:	6139      	str	r1, [r7, #16]
 800323e:	3201      	adds	r2, #1
 8003240:	b2d2      	uxtb	r2, r2
 8003242:	3318      	adds	r3, #24
 8003244:	443b      	add	r3, r7
 8003246:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (degree & 0xff);
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1c5a      	adds	r2, r3, #1
 800324e:	613a      	str	r2, [r7, #16]
 8003250:	88fa      	ldrh	r2, [r7, #6]
 8003252:	b2d2      	uxtb	r2, r2
 8003254:	3318      	adds	r3, #24
 8003256:	443b      	add	r3, r7
 8003258:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (degree>>8) & 0xff;
 800325c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003260:	121b      	asrs	r3, r3, #8
 8003262:	b219      	sxth	r1, r3
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	1c5a      	adds	r2, r3, #1
 8003268:	613a      	str	r2, [r7, #16]
 800326a:	b2ca      	uxtb	r2, r1
 800326c:	3318      	adds	r3, #24
 800326e:	443b      	add	r3, r7
 8003270:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	1c5a      	adds	r2, r3, #1
 8003278:	613a      	str	r2, [r7, #16]
 800327a:	3318      	adds	r3, #24
 800327c:	443b      	add	r3, r7
 800327e:	2200      	movs	r2, #0
 8003280:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 8003284:	f107 0208 	add.w	r2, r7, #8
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	4413      	add	r3, r2
 800328c:	2200      	movs	r2, #0
 800328e:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003290:	f107 0108 	add.w	r1, r7, #8
 8003294:	2300      	movs	r3, #0
 8003296:	2208      	movs	r2, #8
 8003298:	f240 6001 	movw	r0, #1537	; 0x601
 800329c:	f7ff f842 	bl	8002324 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 80032a0:	2064      	movs	r0, #100	; 0x64
 80032a2:	f000 ff0d 	bl	80040c0 <HAL_Delay>
    for(int i=0;i<2;i++)
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	3301      	adds	r3, #1
 80032aa:	617b      	str	r3, [r7, #20]
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	dda6      	ble.n	8003200 <settingHallOffset+0x10>
    }
}
 80032b2:	bf00      	nop
 80032b4:	bf00      	nop
 80032b6:	3718      	adds	r7, #24
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <save>:

void save()
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 80032c2:	2300      	movs	r3, #0
 80032c4:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	1c5a      	adds	r2, r3, #1
 80032ca:	60fa      	str	r2, [r7, #12]
 80032cc:	3310      	adds	r3, #16
 80032ce:	443b      	add	r3, r7
 80032d0:	222b      	movs	r2, #43	; 0x2b
 80032d2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x10;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	1c5a      	adds	r2, r3, #1
 80032da:	60fa      	str	r2, [r7, #12]
 80032dc:	3310      	adds	r3, #16
 80032de:	443b      	add	r3, r7
 80032e0:	2210      	movs	r2, #16
 80032e2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x20;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	1c5a      	adds	r2, r3, #1
 80032ea:	60fa      	str	r2, [r7, #12]
 80032ec:	3310      	adds	r3, #16
 80032ee:	443b      	add	r3, r7
 80032f0:	2220      	movs	r2, #32
 80032f2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	1c5a      	adds	r2, r3, #1
 80032fa:	60fa      	str	r2, [r7, #12]
 80032fc:	3310      	adds	r3, #16
 80032fe:	443b      	add	r3, r7
 8003300:	2200      	movs	r2, #0
 8003302:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x01;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	1c5a      	adds	r2, r3, #1
 800330a:	60fa      	str	r2, [r7, #12]
 800330c:	3310      	adds	r3, #16
 800330e:	443b      	add	r3, r7
 8003310:	2201      	movs	r2, #1
 8003312:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] =  0x00;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	1c5a      	adds	r2, r3, #1
 800331a:	60fa      	str	r2, [r7, #12]
 800331c:	3310      	adds	r3, #16
 800331e:	443b      	add	r3, r7
 8003320:	2200      	movs	r2, #0
 8003322:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	1c5a      	adds	r2, r3, #1
 800332a:	60fa      	str	r2, [r7, #12]
 800332c:	3310      	adds	r3, #16
 800332e:	443b      	add	r3, r7
 8003330:	2200      	movs	r2, #0
 8003332:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8003336:	1d3a      	adds	r2, r7, #4
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	4413      	add	r3, r2
 800333c:	2200      	movs	r2, #0
 800333e:	701a      	strb	r2, [r3, #0]
    index = 0;
 8003340:	2300      	movs	r3, #0
 8003342:	60fb      	str	r3, [r7, #12]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003344:	1d39      	adds	r1, r7, #4
 8003346:	2300      	movs	r3, #0
 8003348:	2208      	movs	r2, #8
 800334a:	f240 6001 	movw	r0, #1537	; 0x601
 800334e:	f7fe ffe9 	bl	8002324 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8003352:	2064      	movs	r0, #100	; 0x64
 8003354:	f000 feb4 	bl	80040c0 <HAL_Delay>
}
 8003358:	bf00      	nop
 800335a:	3710      	adds	r7, #16
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <startMotor>:



void startMotor()
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0
    enable();
 8003364:	f000 f806 	bl	8003374 <enable>
    velocityMode();
 8003368:	f7ff fc45 	bl	8002bf6 <velocityMode>
    synchronousMode();
 800336c:	f7ff fc93 	bl	8002c96 <synchronousMode>
}
 8003370:	bf00      	nop
 8003372:	bd80      	pop	{r7, pc}

08003374 <enable>:

void enable()
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0
    char buf[8];
    char seq[4] = {0x00,0x06,0x07,0x0f};
 800337a:	4b2f      	ldr	r3, [pc, #188]	; (8003438 <enable+0xc4>)
 800337c:	607b      	str	r3, [r7, #4]
    for(int i =0;i<4;i++)
 800337e:	2300      	movs	r3, #0
 8003380:	617b      	str	r3, [r7, #20]
 8003382:	e050      	b.n	8003426 <enable+0xb2>
    {
        int index = 0;
 8003384:	2300      	movs	r3, #0
 8003386:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x2b;
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	1c5a      	adds	r2, r3, #1
 800338c:	613a      	str	r2, [r7, #16]
 800338e:	3318      	adds	r3, #24
 8003390:	443b      	add	r3, r7
 8003392:	222b      	movs	r2, #43	; 0x2b
 8003394:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x40;
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	1c5a      	adds	r2, r3, #1
 800339c:	613a      	str	r2, [r7, #16]
 800339e:	3318      	adds	r3, #24
 80033a0:	443b      	add	r3, r7
 80033a2:	2240      	movs	r2, #64	; 0x40
 80033a4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x60;
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	1c5a      	adds	r2, r3, #1
 80033ac:	613a      	str	r2, [r7, #16]
 80033ae:	3318      	adds	r3, #24
 80033b0:	443b      	add	r3, r7
 80033b2:	2260      	movs	r2, #96	; 0x60
 80033b4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	1c5a      	adds	r2, r3, #1
 80033bc:	613a      	str	r2, [r7, #16]
 80033be:	3318      	adds	r3, #24
 80033c0:	443b      	add	r3, r7
 80033c2:	2200      	movs	r2, #0
 80033c4:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = seq[i];
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	1c5a      	adds	r2, r3, #1
 80033cc:	613a      	str	r2, [r7, #16]
 80033ce:	1d39      	adds	r1, r7, #4
 80033d0:	697a      	ldr	r2, [r7, #20]
 80033d2:	440a      	add	r2, r1
 80033d4:	7812      	ldrb	r2, [r2, #0]
 80033d6:	3318      	adds	r3, #24
 80033d8:	443b      	add	r3, r7
 80033da:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	1c5a      	adds	r2, r3, #1
 80033e2:	613a      	str	r2, [r7, #16]
 80033e4:	3318      	adds	r3, #24
 80033e6:	443b      	add	r3, r7
 80033e8:	2200      	movs	r2, #0
 80033ea:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1c5a      	adds	r2, r3, #1
 80033f2:	613a      	str	r2, [r7, #16]
 80033f4:	3318      	adds	r3, #24
 80033f6:	443b      	add	r3, r7
 80033f8:	2200      	movs	r2, #0
 80033fa:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 80033fe:	f107 0208 	add.w	r2, r7, #8
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	4413      	add	r3, r2
 8003406:	2200      	movs	r2, #0
 8003408:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800340a:	f107 0108 	add.w	r1, r7, #8
 800340e:	2300      	movs	r3, #0
 8003410:	2208      	movs	r2, #8
 8003412:	f240 6001 	movw	r0, #1537	; 0x601
 8003416:	f7fe ff85 	bl	8002324 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 800341a:	2064      	movs	r0, #100	; 0x64
 800341c:	f000 fe50 	bl	80040c0 <HAL_Delay>
    for(int i =0;i<4;i++)
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	3301      	adds	r3, #1
 8003424:	617b      	str	r3, [r7, #20]
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	2b03      	cmp	r3, #3
 800342a:	ddab      	ble.n	8003384 <enable+0x10>
    }
}
 800342c:	bf00      	nop
 800342e:	bf00      	nop
 8003430:	3718      	adds	r7, #24
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	0f070600 	.word	0x0f070600

0800343c <disable>:

void disable()
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8003442:	2300      	movs	r3, #0
 8003444:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	1c5a      	adds	r2, r3, #1
 800344a:	60fa      	str	r2, [r7, #12]
 800344c:	3310      	adds	r3, #16
 800344e:	443b      	add	r3, r7
 8003450:	222b      	movs	r2, #43	; 0x2b
 8003452:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x40;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	1c5a      	adds	r2, r3, #1
 800345a:	60fa      	str	r2, [r7, #12]
 800345c:	3310      	adds	r3, #16
 800345e:	443b      	add	r3, r7
 8003460:	2240      	movs	r2, #64	; 0x40
 8003462:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	1c5a      	adds	r2, r3, #1
 800346a:	60fa      	str	r2, [r7, #12]
 800346c:	3310      	adds	r3, #16
 800346e:	443b      	add	r3, r7
 8003470:	2260      	movs	r2, #96	; 0x60
 8003472:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	1c5a      	adds	r2, r3, #1
 800347a:	60fa      	str	r2, [r7, #12]
 800347c:	3310      	adds	r3, #16
 800347e:	443b      	add	r3, r7
 8003480:	2200      	movs	r2, #0
 8003482:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	1c5a      	adds	r2, r3, #1
 800348a:	60fa      	str	r2, [r7, #12]
 800348c:	3310      	adds	r3, #16
 800348e:	443b      	add	r3, r7
 8003490:	2200      	movs	r2, #0
 8003492:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] =  0x00;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	1c5a      	adds	r2, r3, #1
 800349a:	60fa      	str	r2, [r7, #12]
 800349c:	3310      	adds	r3, #16
 800349e:	443b      	add	r3, r7
 80034a0:	2200      	movs	r2, #0
 80034a2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	1c5a      	adds	r2, r3, #1
 80034aa:	60fa      	str	r2, [r7, #12]
 80034ac:	3310      	adds	r3, #16
 80034ae:	443b      	add	r3, r7
 80034b0:	2200      	movs	r2, #0
 80034b2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 80034b6:	1d3a      	adds	r2, r7, #4
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	4413      	add	r3, r2
 80034bc:	2200      	movs	r2, #0
 80034be:	701a      	strb	r2, [r3, #0]
    index = 0;
 80034c0:	2300      	movs	r3, #0
 80034c2:	60fb      	str	r3, [r7, #12]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80034c4:	1d39      	adds	r1, r7, #4
 80034c6:	2300      	movs	r3, #0
 80034c8:	2208      	movs	r2, #8
 80034ca:	f240 6001 	movw	r0, #1537	; 0x601
 80034ce:	f7fe ff29 	bl	8002324 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 80034d2:	2064      	movs	r0, #100	; 0x64
 80034d4:	f000 fdf4 	bl	80040c0 <HAL_Delay>
}
 80034d8:	bf00      	nop
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <reset>:

void reset()
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b084      	sub	sp, #16
 80034e4:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 80034e6:	2300      	movs	r3, #0
 80034e8:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x2b;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	1c5a      	adds	r2, r3, #1
 80034ee:	60fa      	str	r2, [r7, #12]
 80034f0:	3310      	adds	r3, #16
 80034f2:	443b      	add	r3, r7
 80034f4:	222b      	movs	r2, #43	; 0x2b
 80034f6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x40;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	1c5a      	adds	r2, r3, #1
 80034fe:	60fa      	str	r2, [r7, #12]
 8003500:	3310      	adds	r3, #16
 8003502:	443b      	add	r3, r7
 8003504:	2240      	movs	r2, #64	; 0x40
 8003506:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	1c5a      	adds	r2, r3, #1
 800350e:	60fa      	str	r2, [r7, #12]
 8003510:	3310      	adds	r3, #16
 8003512:	443b      	add	r3, r7
 8003514:	2260      	movs	r2, #96	; 0x60
 8003516:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	1c5a      	adds	r2, r3, #1
 800351e:	60fa      	str	r2, [r7, #12]
 8003520:	3310      	adds	r3, #16
 8003522:	443b      	add	r3, r7
 8003524:	2200      	movs	r2, #0
 8003526:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x80;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	1c5a      	adds	r2, r3, #1
 800352e:	60fa      	str	r2, [r7, #12]
 8003530:	3310      	adds	r3, #16
 8003532:	443b      	add	r3, r7
 8003534:	2280      	movs	r2, #128	; 0x80
 8003536:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	1c5a      	adds	r2, r3, #1
 800353e:	60fa      	str	r2, [r7, #12]
 8003540:	3310      	adds	r3, #16
 8003542:	443b      	add	r3, r7
 8003544:	2200      	movs	r2, #0
 8003546:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	1c5a      	adds	r2, r3, #1
 800354e:	60fa      	str	r2, [r7, #12]
 8003550:	3310      	adds	r3, #16
 8003552:	443b      	add	r3, r7
 8003554:	2200      	movs	r2, #0
 8003556:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 800355a:	1d3a      	adds	r2, r7, #4
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	4413      	add	r3, r2
 8003560:	2200      	movs	r2, #0
 8003562:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003564:	1d39      	adds	r1, r7, #4
 8003566:	2300      	movs	r3, #0
 8003568:	2208      	movs	r2, #8
 800356a:	f240 6001 	movw	r0, #1537	; 0x601
 800356e:	f7fe fed9 	bl	8002324 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
//    ThisThread::sleep_for(100);
    HAL_Delay(100);
 8003572:	2064      	movs	r0, #100	; 0x64
 8003574:	f000 fda4 	bl	80040c0 <HAL_Delay>
}
 8003578:	bf00      	nop
 800357a:	3710      	adds	r7, #16
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}

08003580 <reqEnc>:

void reqEnc()
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8003586:	2300      	movs	r3, #0
 8003588:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x40;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	1c5a      	adds	r2, r3, #1
 800358e:	60fa      	str	r2, [r7, #12]
 8003590:	3310      	adds	r3, #16
 8003592:	443b      	add	r3, r7
 8003594:	2240      	movs	r2, #64	; 0x40
 8003596:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x6c;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	1c5a      	adds	r2, r3, #1
 800359e:	60fa      	str	r2, [r7, #12]
 80035a0:	3310      	adds	r3, #16
 80035a2:	443b      	add	r3, r7
 80035a4:	226c      	movs	r2, #108	; 0x6c
 80035a6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	1c5a      	adds	r2, r3, #1
 80035ae:	60fa      	str	r2, [r7, #12]
 80035b0:	3310      	adds	r3, #16
 80035b2:	443b      	add	r3, r7
 80035b4:	2260      	movs	r2, #96	; 0x60
 80035b6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	1c5a      	adds	r2, r3, #1
 80035be:	60fa      	str	r2, [r7, #12]
 80035c0:	3310      	adds	r3, #16
 80035c2:	443b      	add	r3, r7
 80035c4:	2203      	movs	r2, #3
 80035c6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	1c5a      	adds	r2, r3, #1
 80035ce:	60fa      	str	r2, [r7, #12]
 80035d0:	3310      	adds	r3, #16
 80035d2:	443b      	add	r3, r7
 80035d4:	2200      	movs	r2, #0
 80035d6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	1c5a      	adds	r2, r3, #1
 80035de:	60fa      	str	r2, [r7, #12]
 80035e0:	3310      	adds	r3, #16
 80035e2:	443b      	add	r3, r7
 80035e4:	2200      	movs	r2, #0
 80035e6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	1c5a      	adds	r2, r3, #1
 80035ee:	60fa      	str	r2, [r7, #12]
 80035f0:	3310      	adds	r3, #16
 80035f2:	443b      	add	r3, r7
 80035f4:	2200      	movs	r2, #0
 80035f6:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 80035fa:	1d3a      	adds	r2, r7, #4
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	4413      	add	r3, r2
 8003600:	2200      	movs	r2, #0
 8003602:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003604:	1d39      	adds	r1, r7, #4
 8003606:	2300      	movs	r3, #0
 8003608:	2208      	movs	r2, #8
 800360a:	f240 6001 	movw	r0, #1537	; 0x601
 800360e:	f7fe fe89 	bl	8002324 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 8003612:	bf00      	nop
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <reqState>:

void reqState()
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b084      	sub	sp, #16
 800361e:	af00      	add	r7, sp, #0
    char buf[8];
    int index = 0;
 8003620:	2300      	movs	r3, #0
 8003622:	60fb      	str	r3, [r7, #12]
    buf[index++] = 0x40;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	1c5a      	adds	r2, r3, #1
 8003628:	60fa      	str	r2, [r7, #12]
 800362a:	3310      	adds	r3, #16
 800362c:	443b      	add	r3, r7
 800362e:	2240      	movs	r2, #64	; 0x40
 8003630:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x3f;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	1c5a      	adds	r2, r3, #1
 8003638:	60fa      	str	r2, [r7, #12]
 800363a:	3310      	adds	r3, #16
 800363c:	443b      	add	r3, r7
 800363e:	223f      	movs	r2, #63	; 0x3f
 8003640:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	1c5a      	adds	r2, r3, #1
 8003648:	60fa      	str	r2, [r7, #12]
 800364a:	3310      	adds	r3, #16
 800364c:	443b      	add	r3, r7
 800364e:	2260      	movs	r2, #96	; 0x60
 8003650:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	1c5a      	adds	r2, r3, #1
 8003658:	60fa      	str	r2, [r7, #12]
 800365a:	3310      	adds	r3, #16
 800365c:	443b      	add	r3, r7
 800365e:	2200      	movs	r2, #0
 8003660:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	1c5a      	adds	r2, r3, #1
 8003668:	60fa      	str	r2, [r7, #12]
 800366a:	3310      	adds	r3, #16
 800366c:	443b      	add	r3, r7
 800366e:	2200      	movs	r2, #0
 8003670:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	1c5a      	adds	r2, r3, #1
 8003678:	60fa      	str	r2, [r7, #12]
 800367a:	3310      	adds	r3, #16
 800367c:	443b      	add	r3, r7
 800367e:	2200      	movs	r2, #0
 8003680:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x00;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	1c5a      	adds	r2, r3, #1
 8003688:	60fa      	str	r2, [r7, #12]
 800368a:	3310      	adds	r3, #16
 800368c:	443b      	add	r3, r7
 800368e:	2200      	movs	r2, #0
 8003690:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = 0x00;
 8003694:	1d3a      	adds	r2, r7, #4
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	4413      	add	r3, r2
 800369a:	2200      	movs	r2, #0
 800369c:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800369e:	1d39      	adds	r1, r7, #4
 80036a0:	2300      	movs	r3, #0
 80036a2:	2208      	movs	r2, #8
 80036a4:	f240 6001 	movw	r0, #1537	; 0x601
 80036a8:	f7fe fe3c 	bl	8002324 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 80036ac:	bf00      	nop
 80036ae:	3710      	adds	r7, #16
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <control>:

void control(int16_t lrpm,int16_t rrpm)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	460a      	mov	r2, r1
 80036be:	80fb      	strh	r3, [r7, #6]
 80036c0:	4613      	mov	r3, r2
 80036c2:	80bb      	strh	r3, [r7, #4]
    lrpm = -1*lrpm;
 80036c4:	88fb      	ldrh	r3, [r7, #6]
 80036c6:	425b      	negs	r3, r3
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    int index = 0;
 80036cc:	2300      	movs	r3, #0
 80036ce:	617b      	str	r3, [r7, #20]
    buf[index++] = 0x23;
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	1c5a      	adds	r2, r3, #1
 80036d4:	617a      	str	r2, [r7, #20]
 80036d6:	3318      	adds	r3, #24
 80036d8:	443b      	add	r3, r7
 80036da:	2223      	movs	r2, #35	; 0x23
 80036dc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0xff;
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	1c5a      	adds	r2, r3, #1
 80036e4:	617a      	str	r2, [r7, #20]
 80036e6:	3318      	adds	r3, #24
 80036e8:	443b      	add	r3, r7
 80036ea:	22ff      	movs	r2, #255	; 0xff
 80036ec:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x60;
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	1c5a      	adds	r2, r3, #1
 80036f4:	617a      	str	r2, [r7, #20]
 80036f6:	3318      	adds	r3, #24
 80036f8:	443b      	add	r3, r7
 80036fa:	2260      	movs	r2, #96	; 0x60
 80036fc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = 0x03;
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	1c5a      	adds	r2, r3, #1
 8003704:	617a      	str	r2, [r7, #20]
 8003706:	3318      	adds	r3, #24
 8003708:	443b      	add	r3, r7
 800370a:	2203      	movs	r2, #3
 800370c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (lrpm & 0xff);
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	1c5a      	adds	r2, r3, #1
 8003714:	617a      	str	r2, [r7, #20]
 8003716:	88fa      	ldrh	r2, [r7, #6]
 8003718:	b2d2      	uxtb	r2, r2
 800371a:	3318      	adds	r3, #24
 800371c:	443b      	add	r3, r7
 800371e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = (lrpm>>8) & 0xff;
 8003722:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003726:	121b      	asrs	r3, r3, #8
 8003728:	b219      	sxth	r1, r3
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	1c5a      	adds	r2, r3, #1
 800372e:	617a      	str	r2, [r7, #20]
 8003730:	b2ca      	uxtb	r2, r1
 8003732:	3318      	adds	r3, #24
 8003734:	443b      	add	r3, r7
 8003736:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index++] = rrpm & 0xff;
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	1c5a      	adds	r2, r3, #1
 800373e:	617a      	str	r2, [r7, #20]
 8003740:	88ba      	ldrh	r2, [r7, #4]
 8003742:	b2d2      	uxtb	r2, r2
 8003744:	3318      	adds	r3, #24
 8003746:	443b      	add	r3, r7
 8003748:	f803 2c0c 	strb.w	r2, [r3, #-12]
    buf[index] = (rrpm>>8) & 0xff;
 800374c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003750:	121b      	asrs	r3, r3, #8
 8003752:	b21b      	sxth	r3, r3
 8003754:	b2d9      	uxtb	r1, r3
 8003756:	f107 020c 	add.w	r2, r7, #12
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	4413      	add	r3, r2
 800375e:	460a      	mov	r2, r1
 8003760:	701a      	strb	r2, [r3, #0]
    sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 8003762:	f107 010c 	add.w	r1, r7, #12
 8003766:	2300      	movs	r3, #0
 8003768:	2208      	movs	r2, #8
 800376a:	f240 6001 	movw	r0, #1537	; 0x601
 800376e:	f7fe fdd9 	bl	8002324 <sendCan>
//    can->sendMsg(MOTOR114_REQ_ID,buf,false);
}
 8003772:	bf00      	nop
 8003774:	3718      	adds	r7, #24
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}

0800377a <settingKP>:

void settingKP(int16_t kp)
{
 800377a:	b580      	push	{r7, lr}
 800377c:	b086      	sub	sp, #24
 800377e:	af00      	add	r7, sp, #0
 8003780:	4603      	mov	r3, r0
 8003782:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8003784:	2300      	movs	r3, #0
 8003786:	617b      	str	r3, [r7, #20]
 8003788:	e055      	b.n	8003836 <settingKP+0xbc>
    {
        int index = 0;
 800378a:	2300      	movs	r3, #0
 800378c:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x1d;
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1c5a      	adds	r2, r3, #1
 8003792:	613a      	str	r2, [r7, #16]
 8003794:	3318      	adds	r3, #24
 8003796:	443b      	add	r3, r7
 8003798:	221d      	movs	r2, #29
 800379a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	1c5a      	adds	r2, r3, #1
 80037a2:	613a      	str	r2, [r7, #16]
 80037a4:	3318      	adds	r3, #24
 80037a6:	443b      	add	r3, r7
 80037a8:	2220      	movs	r2, #32
 80037aa:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1c5a      	adds	r2, r3, #1
 80037b2:	613a      	str	r2, [r7, #16]
 80037b4:	3318      	adds	r3, #24
 80037b6:	443b      	add	r3, r7
 80037b8:	2220      	movs	r2, #32
 80037ba:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	b2da      	uxtb	r2, r3
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1c59      	adds	r1, r3, #1
 80037c6:	6139      	str	r1, [r7, #16]
 80037c8:	3201      	adds	r2, #1
 80037ca:	b2d2      	uxtb	r2, r2
 80037cc:	3318      	adds	r3, #24
 80037ce:	443b      	add	r3, r7
 80037d0:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (kp & 0xff);
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	1c5a      	adds	r2, r3, #1
 80037d8:	613a      	str	r2, [r7, #16]
 80037da:	88fa      	ldrh	r2, [r7, #6]
 80037dc:	b2d2      	uxtb	r2, r2
 80037de:	3318      	adds	r3, #24
 80037e0:	443b      	add	r3, r7
 80037e2:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (kp>>8) & 0xff;
 80037e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037ea:	121b      	asrs	r3, r3, #8
 80037ec:	b219      	sxth	r1, r3
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1c5a      	adds	r2, r3, #1
 80037f2:	613a      	str	r2, [r7, #16]
 80037f4:	b2ca      	uxtb	r2, r1
 80037f6:	3318      	adds	r3, #24
 80037f8:	443b      	add	r3, r7
 80037fa:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	1c5a      	adds	r2, r3, #1
 8003802:	613a      	str	r2, [r7, #16]
 8003804:	3318      	adds	r3, #24
 8003806:	443b      	add	r3, r7
 8003808:	2200      	movs	r2, #0
 800380a:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 800380e:	f107 0208 	add.w	r2, r7, #8
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	4413      	add	r3, r2
 8003816:	2200      	movs	r2, #0
 8003818:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 800381a:	f107 0108 	add.w	r1, r7, #8
 800381e:	2300      	movs	r3, #0
 8003820:	2208      	movs	r2, #8
 8003822:	f240 6001 	movw	r0, #1537	; 0x601
 8003826:	f7fe fd7d 	bl	8002324 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(1c0);
        HAL_Delay(100);
 800382a:	2064      	movs	r0, #100	; 0x64
 800382c:	f000 fc48 	bl	80040c0 <HAL_Delay>
    for(int i=0;i<2;i++)
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	3301      	adds	r3, #1
 8003834:	617b      	str	r3, [r7, #20]
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	2b01      	cmp	r3, #1
 800383a:	dda6      	ble.n	800378a <settingKP+0x10>
    }
}
 800383c:	bf00      	nop
 800383e:	bf00      	nop
 8003840:	3718      	adds	r7, #24
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}

08003846 <settingKI>:

void settingKI(int16_t ki)
{
 8003846:	b580      	push	{r7, lr}
 8003848:	b086      	sub	sp, #24
 800384a:	af00      	add	r7, sp, #0
 800384c:	4603      	mov	r3, r0
 800384e:	80fb      	strh	r3, [r7, #6]
    char buf[8];
    for(int i=0;i<2;i++)
 8003850:	2300      	movs	r3, #0
 8003852:	617b      	str	r3, [r7, #20]
 8003854:	e055      	b.n	8003902 <settingKI+0xbc>
    {
        int index = 0;
 8003856:	2300      	movs	r3, #0
 8003858:	613b      	str	r3, [r7, #16]
        buf[index++] = 0x1e;
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	1c5a      	adds	r2, r3, #1
 800385e:	613a      	str	r2, [r7, #16]
 8003860:	3318      	adds	r3, #24
 8003862:	443b      	add	r3, r7
 8003864:	221e      	movs	r2, #30
 8003866:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	1c5a      	adds	r2, r3, #1
 800386e:	613a      	str	r2, [r7, #16]
 8003870:	3318      	adds	r3, #24
 8003872:	443b      	add	r3, r7
 8003874:	2220      	movs	r2, #32
 8003876:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x20;
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1c5a      	adds	r2, r3, #1
 800387e:	613a      	str	r2, [r7, #16]
 8003880:	3318      	adds	r3, #24
 8003882:	443b      	add	r3, r7
 8003884:	2220      	movs	r2, #32
 8003886:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = i+1;
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	b2da      	uxtb	r2, r3
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	1c59      	adds	r1, r3, #1
 8003892:	6139      	str	r1, [r7, #16]
 8003894:	3201      	adds	r2, #1
 8003896:	b2d2      	uxtb	r2, r2
 8003898:	3318      	adds	r3, #24
 800389a:	443b      	add	r3, r7
 800389c:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (ki & 0xff);
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	1c5a      	adds	r2, r3, #1
 80038a4:	613a      	str	r2, [r7, #16]
 80038a6:	88fa      	ldrh	r2, [r7, #6]
 80038a8:	b2d2      	uxtb	r2, r2
 80038aa:	3318      	adds	r3, #24
 80038ac:	443b      	add	r3, r7
 80038ae:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = (ki>>8) & 0xff;
 80038b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80038b6:	121b      	asrs	r3, r3, #8
 80038b8:	b219      	sxth	r1, r3
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1c5a      	adds	r2, r3, #1
 80038be:	613a      	str	r2, [r7, #16]
 80038c0:	b2ca      	uxtb	r2, r1
 80038c2:	3318      	adds	r3, #24
 80038c4:	443b      	add	r3, r7
 80038c6:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index++] = 0x00;
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	1c5a      	adds	r2, r3, #1
 80038ce:	613a      	str	r2, [r7, #16]
 80038d0:	3318      	adds	r3, #24
 80038d2:	443b      	add	r3, r7
 80038d4:	2200      	movs	r2, #0
 80038d6:	f803 2c10 	strb.w	r2, [r3, #-16]
        buf[index] = 0x00;
 80038da:	f107 0208 	add.w	r2, r7, #8
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	4413      	add	r3, r2
 80038e2:	2200      	movs	r2, #0
 80038e4:	701a      	strb	r2, [r3, #0]
        sendCan(MOTOR114_REQ_ID, buf, 8, 0);
 80038e6:	f107 0108 	add.w	r1, r7, #8
 80038ea:	2300      	movs	r3, #0
 80038ec:	2208      	movs	r2, #8
 80038ee:	f240 6001 	movw	r0, #1537	; 0x601
 80038f2:	f7fe fd17 	bl	8002324 <sendCan>
//        can->sendMsg(MOTOR114_REQ_ID,buf,false);
//        ThisThread::sleep_for(100);
        HAL_Delay(100);
 80038f6:	2064      	movs	r0, #100	; 0x64
 80038f8:	f000 fbe2 	bl	80040c0 <HAL_Delay>
    for(int i=0;i<2;i++)
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	3301      	adds	r3, #1
 8003900:	617b      	str	r3, [r7, #20]
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	2b01      	cmp	r3, #1
 8003906:	dda6      	ble.n	8003856 <settingKI+0x10>
    }
}
 8003908:	bf00      	nop
 800390a:	bf00      	nop
 800390c:	3718      	adds	r7, #24
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	0000      	movs	r0, r0
 8003914:	0000      	movs	r0, r0
	...

08003918 <settingMotor>:
void settingMotor()
{
 8003918:	b580      	push	{r7, lr}
 800391a:	af00      	add	r7, sp, #0
    settingEnc(ENC_RESOLUTION);
 800391c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003920:	f7ff fa09 	bl	8002d36 <settingEnc>
    settingPole(POLE_PAIR);
 8003924:	200a      	movs	r0, #10
 8003926:	f7ff fa6c 	bl	8002e02 <settingPole>
    settingBreak(BREAK_OPTION);
 800392a:	2001      	movs	r0, #1
 800392c:	f7ff facf 	bl	8002ece <settingBreak>
    settingMaxRPM(MAX_RPM);
 8003930:	20c8      	movs	r0, #200	; 0xc8
 8003932:	f7ff fb20 	bl	8002f76 <settingMaxRPM>
    settingRatedCurrent(RATED_CURRENT);
 8003936:	ed9f 0b0c 	vldr	d0, [pc, #48]	; 8003968 <settingMotor+0x50>
 800393a:	f7ff fb75 	bl	8003028 <settingRatedCurrent>
    settingMaxCurrent(MAX_CURRENT);
 800393e:	ed9f 0b0c 	vldr	d0, [pc, #48]	; 8003970 <settingMotor+0x58>
 8003942:	f7ff fbe3 	bl	800310c <settingMaxCurrent>
    settingHallOffset(HALL_OFFSET);
 8003946:	20f0      	movs	r0, #240	; 0xf0
 8003948:	f7ff fc52 	bl	80031f0 <settingHallOffset>
    settingKP(KP_GAIN);
 800394c:	f240 2026 	movw	r0, #550	; 0x226
 8003950:	f7ff ff13 	bl	800377a <settingKP>
    settingKI(KI_GAIN);
 8003954:	206e      	movs	r0, #110	; 0x6e
 8003956:	f7ff ff76 	bl	8003846 <settingKI>
    save();
 800395a:	f7ff fcaf 	bl	80032bc <save>
}
 800395e:	bf00      	nop
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	f3af 8000 	nop.w
 8003968:	00000000 	.word	0x00000000
 800396c:	40200000 	.word	0x40200000
 8003970:	00000000 	.word	0x00000000
 8003974:	40300000 	.word	0x40300000

08003978 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800397e:	4b0f      	ldr	r3, [pc, #60]	; (80039bc <HAL_MspInit+0x44>)
 8003980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003982:	4a0e      	ldr	r2, [pc, #56]	; (80039bc <HAL_MspInit+0x44>)
 8003984:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003988:	6413      	str	r3, [r2, #64]	; 0x40
 800398a:	4b0c      	ldr	r3, [pc, #48]	; (80039bc <HAL_MspInit+0x44>)
 800398c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003992:	607b      	str	r3, [r7, #4]
 8003994:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003996:	4b09      	ldr	r3, [pc, #36]	; (80039bc <HAL_MspInit+0x44>)
 8003998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800399a:	4a08      	ldr	r2, [pc, #32]	; (80039bc <HAL_MspInit+0x44>)
 800399c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039a0:	6453      	str	r3, [r2, #68]	; 0x44
 80039a2:	4b06      	ldr	r3, [pc, #24]	; (80039bc <HAL_MspInit+0x44>)
 80039a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039aa:	603b      	str	r3, [r7, #0]
 80039ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039ae:	bf00      	nop
 80039b0:	370c      	adds	r7, #12
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	40023800 	.word	0x40023800

080039c0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b08a      	sub	sp, #40	; 0x28
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039c8:	f107 0314 	add.w	r3, r7, #20
 80039cc:	2200      	movs	r2, #0
 80039ce:	601a      	str	r2, [r3, #0]
 80039d0:	605a      	str	r2, [r3, #4]
 80039d2:	609a      	str	r2, [r3, #8]
 80039d4:	60da      	str	r2, [r3, #12]
 80039d6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a1b      	ldr	r2, [pc, #108]	; (8003a4c <HAL_CAN_MspInit+0x8c>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d12f      	bne.n	8003a42 <HAL_CAN_MspInit+0x82>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80039e2:	4b1b      	ldr	r3, [pc, #108]	; (8003a50 <HAL_CAN_MspInit+0x90>)
 80039e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e6:	4a1a      	ldr	r2, [pc, #104]	; (8003a50 <HAL_CAN_MspInit+0x90>)
 80039e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80039ec:	6413      	str	r3, [r2, #64]	; 0x40
 80039ee:	4b18      	ldr	r3, [pc, #96]	; (8003a50 <HAL_CAN_MspInit+0x90>)
 80039f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039f6:	613b      	str	r3, [r7, #16]
 80039f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80039fa:	4b15      	ldr	r3, [pc, #84]	; (8003a50 <HAL_CAN_MspInit+0x90>)
 80039fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fe:	4a14      	ldr	r2, [pc, #80]	; (8003a50 <HAL_CAN_MspInit+0x90>)
 8003a00:	f043 0308 	orr.w	r3, r3, #8
 8003a04:	6313      	str	r3, [r2, #48]	; 0x30
 8003a06:	4b12      	ldr	r3, [pc, #72]	; (8003a50 <HAL_CAN_MspInit+0x90>)
 8003a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a0a:	f003 0308 	and.w	r3, r3, #8
 8003a0e:	60fb      	str	r3, [r7, #12]
 8003a10:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003a12:	2303      	movs	r3, #3
 8003a14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a16:	2302      	movs	r3, #2
 8003a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003a22:	2309      	movs	r3, #9
 8003a24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a26:	f107 0314 	add.w	r3, r7, #20
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	4809      	ldr	r0, [pc, #36]	; (8003a54 <HAL_CAN_MspInit+0x94>)
 8003a2e:	f001 fbd9 	bl	80051e4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8003a32:	2200      	movs	r2, #0
 8003a34:	2100      	movs	r1, #0
 8003a36:	2014      	movs	r0, #20
 8003a38:	f001 fafd 	bl	8005036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003a3c:	2014      	movs	r0, #20
 8003a3e:	f001 fb16 	bl	800506e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8003a42:	bf00      	nop
 8003a44:	3728      	adds	r7, #40	; 0x28
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	40006400 	.word	0x40006400
 8003a50:	40023800 	.word	0x40023800
 8003a54:	40020c00 	.word	0x40020c00

08003a58 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b088      	sub	sp, #32
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a68:	d10c      	bne.n	8003a84 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a6a:	4b49      	ldr	r3, [pc, #292]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6e:	4a48      	ldr	r2, [pc, #288]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003a70:	f043 0301 	orr.w	r3, r3, #1
 8003a74:	6413      	str	r3, [r2, #64]	; 0x40
 8003a76:	4b46      	ldr	r3, [pc, #280]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	61fb      	str	r3, [r7, #28]
 8003a80:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8003a82:	e080      	b.n	8003b86 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM5)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a42      	ldr	r2, [pc, #264]	; (8003b94 <HAL_TIM_Base_MspInit+0x13c>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d114      	bne.n	8003ab8 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003a8e:	4b40      	ldr	r3, [pc, #256]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a92:	4a3f      	ldr	r2, [pc, #252]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003a94:	f043 0308 	orr.w	r3, r3, #8
 8003a98:	6413      	str	r3, [r2, #64]	; 0x40
 8003a9a:	4b3d      	ldr	r3, [pc, #244]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9e:	f003 0308 	and.w	r3, r3, #8
 8003aa2:	61bb      	str	r3, [r7, #24]
 8003aa4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	2032      	movs	r0, #50	; 0x32
 8003aac:	f001 fac3 	bl	8005036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003ab0:	2032      	movs	r0, #50	; 0x32
 8003ab2:	f001 fadc 	bl	800506e <HAL_NVIC_EnableIRQ>
}
 8003ab6:	e066      	b.n	8003b86 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM6)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a36      	ldr	r2, [pc, #216]	; (8003b98 <HAL_TIM_Base_MspInit+0x140>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d114      	bne.n	8003aec <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003ac2:	4b33      	ldr	r3, [pc, #204]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac6:	4a32      	ldr	r2, [pc, #200]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003ac8:	f043 0310 	orr.w	r3, r3, #16
 8003acc:	6413      	str	r3, [r2, #64]	; 0x40
 8003ace:	4b30      	ldr	r3, [pc, #192]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad2:	f003 0310 	and.w	r3, r3, #16
 8003ad6:	617b      	str	r3, [r7, #20]
 8003ad8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003ada:	2200      	movs	r2, #0
 8003adc:	2100      	movs	r1, #0
 8003ade:	2036      	movs	r0, #54	; 0x36
 8003ae0:	f001 faa9 	bl	8005036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003ae4:	2036      	movs	r0, #54	; 0x36
 8003ae6:	f001 fac2 	bl	800506e <HAL_NVIC_EnableIRQ>
}
 8003aea:	e04c      	b.n	8003b86 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM7)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a2a      	ldr	r2, [pc, #168]	; (8003b9c <HAL_TIM_Base_MspInit+0x144>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d114      	bne.n	8003b20 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003af6:	4b26      	ldr	r3, [pc, #152]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afa:	4a25      	ldr	r2, [pc, #148]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003afc:	f043 0320 	orr.w	r3, r3, #32
 8003b00:	6413      	str	r3, [r2, #64]	; 0x40
 8003b02:	4b23      	ldr	r3, [pc, #140]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b06:	f003 0320 	and.w	r3, r3, #32
 8003b0a:	613b      	str	r3, [r7, #16]
 8003b0c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003b0e:	2200      	movs	r2, #0
 8003b10:	2100      	movs	r1, #0
 8003b12:	2037      	movs	r0, #55	; 0x37
 8003b14:	f001 fa8f 	bl	8005036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003b18:	2037      	movs	r0, #55	; 0x37
 8003b1a:	f001 faa8 	bl	800506e <HAL_NVIC_EnableIRQ>
}
 8003b1e:	e032      	b.n	8003b86 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM9)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a1e      	ldr	r2, [pc, #120]	; (8003ba0 <HAL_TIM_Base_MspInit+0x148>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d114      	bne.n	8003b54 <HAL_TIM_Base_MspInit+0xfc>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003b2a:	4b19      	ldr	r3, [pc, #100]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b2e:	4a18      	ldr	r2, [pc, #96]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003b30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b34:	6453      	str	r3, [r2, #68]	; 0x44
 8003b36:	4b16      	ldr	r3, [pc, #88]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b3e:	60fb      	str	r3, [r7, #12]
 8003b40:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003b42:	2200      	movs	r2, #0
 8003b44:	2100      	movs	r1, #0
 8003b46:	2018      	movs	r0, #24
 8003b48:	f001 fa75 	bl	8005036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003b4c:	2018      	movs	r0, #24
 8003b4e:	f001 fa8e 	bl	800506e <HAL_NVIC_EnableIRQ>
}
 8003b52:	e018      	b.n	8003b86 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM14)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a12      	ldr	r2, [pc, #72]	; (8003ba4 <HAL_TIM_Base_MspInit+0x14c>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d113      	bne.n	8003b86 <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003b5e:	4b0c      	ldr	r3, [pc, #48]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b62:	4a0b      	ldr	r2, [pc, #44]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003b64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b68:	6413      	str	r3, [r2, #64]	; 0x40
 8003b6a:	4b09      	ldr	r3, [pc, #36]	; (8003b90 <HAL_TIM_Base_MspInit+0x138>)
 8003b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b72:	60bb      	str	r3, [r7, #8]
 8003b74:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8003b76:	2200      	movs	r2, #0
 8003b78:	2100      	movs	r1, #0
 8003b7a:	202d      	movs	r0, #45	; 0x2d
 8003b7c:	f001 fa5b 	bl	8005036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8003b80:	202d      	movs	r0, #45	; 0x2d
 8003b82:	f001 fa74 	bl	800506e <HAL_NVIC_EnableIRQ>
}
 8003b86:	bf00      	nop
 8003b88:	3720      	adds	r7, #32
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	40023800 	.word	0x40023800
 8003b94:	40000c00 	.word	0x40000c00
 8003b98:	40001000 	.word	0x40001000
 8003b9c:	40001400 	.word	0x40001400
 8003ba0:	40014000 	.word	0x40014000
 8003ba4:	40002000 	.word	0x40002000

08003ba8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b088      	sub	sp, #32
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bb0:	f107 030c 	add.w	r3, r7, #12
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	601a      	str	r2, [r3, #0]
 8003bb8:	605a      	str	r2, [r3, #4]
 8003bba:	609a      	str	r2, [r3, #8]
 8003bbc:	60da      	str	r2, [r3, #12]
 8003bbe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bc8:	d11b      	bne.n	8003c02 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bca:	4b10      	ldr	r3, [pc, #64]	; (8003c0c <HAL_TIM_MspPostInit+0x64>)
 8003bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bce:	4a0f      	ldr	r2, [pc, #60]	; (8003c0c <HAL_TIM_MspPostInit+0x64>)
 8003bd0:	f043 0301 	orr.w	r3, r3, #1
 8003bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8003bd6:	4b0d      	ldr	r3, [pc, #52]	; (8003c0c <HAL_TIM_MspPostInit+0x64>)
 8003bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bda:	f003 0301 	and.w	r3, r3, #1
 8003bde:	60bb      	str	r3, [r7, #8]
 8003be0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003be2:	2320      	movs	r3, #32
 8003be4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be6:	2302      	movs	r3, #2
 8003be8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bea:	2300      	movs	r3, #0
 8003bec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bf6:	f107 030c 	add.w	r3, r7, #12
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	4804      	ldr	r0, [pc, #16]	; (8003c10 <HAL_TIM_MspPostInit+0x68>)
 8003bfe:	f001 faf1 	bl	80051e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003c02:	bf00      	nop
 8003c04:	3720      	adds	r7, #32
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	40023800 	.word	0x40023800
 8003c10:	40020000 	.word	0x40020000

08003c14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b0ac      	sub	sp, #176	; 0xb0
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c1c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003c20:	2200      	movs	r2, #0
 8003c22:	601a      	str	r2, [r3, #0]
 8003c24:	605a      	str	r2, [r3, #4]
 8003c26:	609a      	str	r2, [r3, #8]
 8003c28:	60da      	str	r2, [r3, #12]
 8003c2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c2c:	f107 0318 	add.w	r3, r7, #24
 8003c30:	2284      	movs	r2, #132	; 0x84
 8003c32:	2100      	movs	r1, #0
 8003c34:	4618      	mov	r0, r3
 8003c36:	f005 f8bd 	bl	8008db4 <memset>
  if(huart->Instance==UART8)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a46      	ldr	r2, [pc, #280]	; (8003d58 <HAL_UART_MspInit+0x144>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d144      	bne.n	8003cce <HAL_UART_MspInit+0xba>

  /* USER CODE END UART8_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8003c44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c48:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Uart8ClockSelection = RCC_UART8CLKSOURCE_PCLK1;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c4e:	f107 0318 	add.w	r3, r7, #24
 8003c52:	4618      	mov	r0, r3
 8003c54:	f002 f9f0 	bl	8006038 <HAL_RCCEx_PeriphCLKConfig>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003c5e:	f7fe ffc5 	bl	8002bec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 8003c62:	4b3e      	ldr	r3, [pc, #248]	; (8003d5c <HAL_UART_MspInit+0x148>)
 8003c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c66:	4a3d      	ldr	r2, [pc, #244]	; (8003d5c <HAL_UART_MspInit+0x148>)
 8003c68:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003c6c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c6e:	4b3b      	ldr	r3, [pc, #236]	; (8003d5c <HAL_UART_MspInit+0x148>)
 8003c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c72:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003c76:	617b      	str	r3, [r7, #20]
 8003c78:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c7a:	4b38      	ldr	r3, [pc, #224]	; (8003d5c <HAL_UART_MspInit+0x148>)
 8003c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7e:	4a37      	ldr	r2, [pc, #220]	; (8003d5c <HAL_UART_MspInit+0x148>)
 8003c80:	f043 0310 	orr.w	r3, r3, #16
 8003c84:	6313      	str	r3, [r2, #48]	; 0x30
 8003c86:	4b35      	ldr	r3, [pc, #212]	; (8003d5c <HAL_UART_MspInit+0x148>)
 8003c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8a:	f003 0310 	and.w	r3, r3, #16
 8003c8e:	613b      	str	r3, [r7, #16]
 8003c90:	693b      	ldr	r3, [r7, #16]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003c92:	2303      	movs	r3, #3
 8003c94:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c98:	2302      	movs	r3, #2
 8003c9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8003caa:	2308      	movs	r3, #8
 8003cac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003cb0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	482a      	ldr	r0, [pc, #168]	; (8003d60 <HAL_UART_MspInit+0x14c>)
 8003cb8:	f001 fa94 	bl	80051e4 <HAL_GPIO_Init>

    /* UART8 interrupt Init */
    HAL_NVIC_SetPriority(UART8_IRQn, 0, 0);
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	2100      	movs	r1, #0
 8003cc0:	2053      	movs	r0, #83	; 0x53
 8003cc2:	f001 f9b8 	bl	8005036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 8003cc6:	2053      	movs	r0, #83	; 0x53
 8003cc8:	f001 f9d1 	bl	800506e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003ccc:	e03f      	b.n	8003d4e <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART1)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a24      	ldr	r2, [pc, #144]	; (8003d64 <HAL_UART_MspInit+0x150>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d13a      	bne.n	8003d4e <HAL_UART_MspInit+0x13a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003cd8:	2340      	movs	r3, #64	; 0x40
 8003cda:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ce0:	f107 0318 	add.w	r3, r7, #24
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f002 f9a7 	bl	8006038 <HAL_RCCEx_PeriphCLKConfig>
 8003cea:	4603      	mov	r3, r0
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d001      	beq.n	8003cf4 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8003cf0:	f7fe ff7c 	bl	8002bec <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003cf4:	4b19      	ldr	r3, [pc, #100]	; (8003d5c <HAL_UART_MspInit+0x148>)
 8003cf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cf8:	4a18      	ldr	r2, [pc, #96]	; (8003d5c <HAL_UART_MspInit+0x148>)
 8003cfa:	f043 0310 	orr.w	r3, r3, #16
 8003cfe:	6453      	str	r3, [r2, #68]	; 0x44
 8003d00:	4b16      	ldr	r3, [pc, #88]	; (8003d5c <HAL_UART_MspInit+0x148>)
 8003d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d04:	f003 0310 	and.w	r3, r3, #16
 8003d08:	60fb      	str	r3, [r7, #12]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d0c:	4b13      	ldr	r3, [pc, #76]	; (8003d5c <HAL_UART_MspInit+0x148>)
 8003d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d10:	4a12      	ldr	r2, [pc, #72]	; (8003d5c <HAL_UART_MspInit+0x148>)
 8003d12:	f043 0302 	orr.w	r3, r3, #2
 8003d16:	6313      	str	r3, [r2, #48]	; 0x30
 8003d18:	4b10      	ldr	r3, [pc, #64]	; (8003d5c <HAL_UART_MspInit+0x148>)
 8003d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1c:	f003 0302 	and.w	r3, r3, #2
 8003d20:	60bb      	str	r3, [r7, #8]
 8003d22:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003d24:	23c0      	movs	r3, #192	; 0xc0
 8003d26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d2a:	2302      	movs	r3, #2
 8003d2c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d30:	2300      	movs	r3, #0
 8003d32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d36:	2303      	movs	r3, #3
 8003d38:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003d3c:	2307      	movs	r3, #7
 8003d3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d42:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003d46:	4619      	mov	r1, r3
 8003d48:	4807      	ldr	r0, [pc, #28]	; (8003d68 <HAL_UART_MspInit+0x154>)
 8003d4a:	f001 fa4b 	bl	80051e4 <HAL_GPIO_Init>
}
 8003d4e:	bf00      	nop
 8003d50:	37b0      	adds	r7, #176	; 0xb0
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	40007c00 	.word	0x40007c00
 8003d5c:	40023800 	.word	0x40023800
 8003d60:	40021000 	.word	0x40021000
 8003d64:	40011000 	.word	0x40011000
 8003d68:	40020400 	.word	0x40020400

08003d6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003d70:	e7fe      	b.n	8003d70 <NMI_Handler+0x4>

08003d72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d72:	b480      	push	{r7}
 8003d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d76:	e7fe      	b.n	8003d76 <HardFault_Handler+0x4>

08003d78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d7c:	e7fe      	b.n	8003d7c <MemManage_Handler+0x4>

08003d7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d82:	e7fe      	b.n	8003d82 <BusFault_Handler+0x4>

08003d84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d84:	b480      	push	{r7}
 8003d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d88:	e7fe      	b.n	8003d88 <UsageFault_Handler+0x4>

08003d8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d8a:	b480      	push	{r7}
 8003d8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d8e:	bf00      	nop
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d9c:	bf00      	nop
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr

08003da6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003da6:	b480      	push	{r7}
 8003da8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003daa:	bf00      	nop
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003db8:	f000 f962 	bl	8004080 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003dbc:	bf00      	nop
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003dc4:	4802      	ldr	r0, [pc, #8]	; (8003dd0 <CAN1_RX0_IRQHandler+0x10>)
 8003dc6:	f000 fe07 	bl	80049d8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003dca:	bf00      	nop
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	2000022c 	.word	0x2000022c

08003dd4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USS_Data1_Pin);
 8003dd8:	2040      	movs	r0, #64	; 0x40
 8003dda:	f001 fbfb 	bl	80055d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003dde:	2080      	movs	r0, #128	; 0x80
 8003de0:	f001 fbf8 	bl	80055d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003de4:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003de8:	f001 fbf4 	bl	80055d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003dec:	bf00      	nop
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8003df4:	4802      	ldr	r0, [pc, #8]	; (8003e00 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8003df6:	f002 ffb7 	bl	8006d68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8003dfa:	bf00      	nop
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	20000384 	.word	0x20000384

08003e04 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8003e08:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003e0c:	f001 fbe2 	bl	80055d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(evt_rxpin_Pin);
 8003e10:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003e14:	f001 fbde 	bl	80055d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003e18:	bf00      	nop
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003e20:	4802      	ldr	r0, [pc, #8]	; (8003e2c <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8003e22:	f002 ffa1 	bl	8006d68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8003e26:	bf00      	nop
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	200003d0 	.word	0x200003d0

08003e30 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003e34:	4802      	ldr	r0, [pc, #8]	; (8003e40 <TIM5_IRQHandler+0x10>)
 8003e36:	f002 ff97 	bl	8006d68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003e3a:	bf00      	nop
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	200002a0 	.word	0x200002a0

08003e44 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003e48:	4802      	ldr	r0, [pc, #8]	; (8003e54 <TIM6_DAC_IRQHandler+0x10>)
 8003e4a:	f002 ff8d 	bl	8006d68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003e4e:	bf00      	nop
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	200002ec 	.word	0x200002ec

08003e58 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003e5c:	4802      	ldr	r0, [pc, #8]	; (8003e68 <TIM7_IRQHandler+0x10>)
 8003e5e:	f002 ff83 	bl	8006d68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003e62:	bf00      	nop
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	20000338 	.word	0x20000338

08003e6c <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 8003e70:	4802      	ldr	r0, [pc, #8]	; (8003e7c <UART8_IRQHandler+0x10>)
 8003e72:	f003 ffeb 	bl	8007e4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 8003e76:	bf00      	nop
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	2000041c 	.word	0x2000041c

08003e80 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	617b      	str	r3, [r7, #20]
 8003e90:	e00a      	b.n	8003ea8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003e92:	f3af 8000 	nop.w
 8003e96:	4601      	mov	r1, r0
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	1c5a      	adds	r2, r3, #1
 8003e9c:	60ba      	str	r2, [r7, #8]
 8003e9e:	b2ca      	uxtb	r2, r1
 8003ea0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	617b      	str	r3, [r7, #20]
 8003ea8:	697a      	ldr	r2, [r7, #20]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	dbf0      	blt.n	8003e92 <_read+0x12>
	}

return len;
 8003eb0:	687b      	ldr	r3, [r7, #4]
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3718      	adds	r7, #24
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <_close>:
	}
	return len;
}

int _close(int file)
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b083      	sub	sp, #12
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
	return -1;
 8003ec2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	370c      	adds	r7, #12
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr

08003ed2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ed2:	b480      	push	{r7}
 8003ed4:	b083      	sub	sp, #12
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
 8003eda:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003ee2:	605a      	str	r2, [r3, #4]
	return 0;
 8003ee4:	2300      	movs	r3, #0
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	370c      	adds	r7, #12
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr

08003ef2 <_isatty>:

int _isatty(int file)
{
 8003ef2:	b480      	push	{r7}
 8003ef4:	b083      	sub	sp, #12
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
	return 1;
 8003efa:	2301      	movs	r3, #1
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b085      	sub	sp, #20
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	60f8      	str	r0, [r7, #12]
 8003f10:	60b9      	str	r1, [r7, #8]
 8003f12:	607a      	str	r2, [r7, #4]
	return 0;
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3714      	adds	r7, #20
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
	...

08003f24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f2c:	4a14      	ldr	r2, [pc, #80]	; (8003f80 <_sbrk+0x5c>)
 8003f2e:	4b15      	ldr	r3, [pc, #84]	; (8003f84 <_sbrk+0x60>)
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f38:	4b13      	ldr	r3, [pc, #76]	; (8003f88 <_sbrk+0x64>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d102      	bne.n	8003f46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f40:	4b11      	ldr	r3, [pc, #68]	; (8003f88 <_sbrk+0x64>)
 8003f42:	4a12      	ldr	r2, [pc, #72]	; (8003f8c <_sbrk+0x68>)
 8003f44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f46:	4b10      	ldr	r3, [pc, #64]	; (8003f88 <_sbrk+0x64>)
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4413      	add	r3, r2
 8003f4e:	693a      	ldr	r2, [r7, #16]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d207      	bcs.n	8003f64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003f54:	f004 ff04 	bl	8008d60 <__errno>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	220c      	movs	r2, #12
 8003f5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8003f62:	e009      	b.n	8003f78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003f64:	4b08      	ldr	r3, [pc, #32]	; (8003f88 <_sbrk+0x64>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003f6a:	4b07      	ldr	r3, [pc, #28]	; (8003f88 <_sbrk+0x64>)
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4413      	add	r3, r2
 8003f72:	4a05      	ldr	r2, [pc, #20]	; (8003f88 <_sbrk+0x64>)
 8003f74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003f76:	68fb      	ldr	r3, [r7, #12]
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3718      	adds	r7, #24
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	20050000 	.word	0x20050000
 8003f84:	00000400 	.word	0x00000400
 8003f88:	20000524 	.word	0x20000524
 8003f8c:	20000540 	.word	0x20000540

08003f90 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003f90:	b480      	push	{r7}
 8003f92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003f94:	4b06      	ldr	r3, [pc, #24]	; (8003fb0 <SystemInit+0x20>)
 8003f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f9a:	4a05      	ldr	r2, [pc, #20]	; (8003fb0 <SystemInit+0x20>)
 8003f9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003fa0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003fa4:	bf00      	nop
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	e000ed00 	.word	0xe000ed00

08003fb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003fb4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003fec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003fb8:	480d      	ldr	r0, [pc, #52]	; (8003ff0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003fba:	490e      	ldr	r1, [pc, #56]	; (8003ff4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003fbc:	4a0e      	ldr	r2, [pc, #56]	; (8003ff8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003fbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003fc0:	e002      	b.n	8003fc8 <LoopCopyDataInit>

08003fc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003fc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003fc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003fc6:	3304      	adds	r3, #4

08003fc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003fc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003fca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003fcc:	d3f9      	bcc.n	8003fc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003fce:	4a0b      	ldr	r2, [pc, #44]	; (8003ffc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003fd0:	4c0b      	ldr	r4, [pc, #44]	; (8004000 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003fd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003fd4:	e001      	b.n	8003fda <LoopFillZerobss>

08003fd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003fd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003fd8:	3204      	adds	r2, #4

08003fda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003fda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003fdc:	d3fb      	bcc.n	8003fd6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003fde:	f7ff ffd7 	bl	8003f90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003fe2:	f004 fec3 	bl	8008d6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003fe6:	f7fe fa0b 	bl	8002400 <main>
  bx  lr    
 8003fea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003fec:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8003ff0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ff4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8003ff8:	08009e1c 	.word	0x08009e1c
  ldr r2, =_sbss
 8003ffc:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8004000:	2000053c 	.word	0x2000053c

08004004 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004004:	e7fe      	b.n	8004004 <ADC_IRQHandler>

08004006 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800400a:	2003      	movs	r0, #3
 800400c:	f001 f808 	bl	8005020 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004010:	200f      	movs	r0, #15
 8004012:	f000 f805 	bl	8004020 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004016:	f7ff fcaf 	bl	8003978 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800401a:	2300      	movs	r3, #0
}
 800401c:	4618      	mov	r0, r3
 800401e:	bd80      	pop	{r7, pc}

08004020 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004028:	4b12      	ldr	r3, [pc, #72]	; (8004074 <HAL_InitTick+0x54>)
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	4b12      	ldr	r3, [pc, #72]	; (8004078 <HAL_InitTick+0x58>)
 800402e:	781b      	ldrb	r3, [r3, #0]
 8004030:	4619      	mov	r1, r3
 8004032:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004036:	fbb3 f3f1 	udiv	r3, r3, r1
 800403a:	fbb2 f3f3 	udiv	r3, r2, r3
 800403e:	4618      	mov	r0, r3
 8004040:	f001 f831 	bl	80050a6 <HAL_SYSTICK_Config>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d001      	beq.n	800404e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e00e      	b.n	800406c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2b0f      	cmp	r3, #15
 8004052:	d80a      	bhi.n	800406a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004054:	2200      	movs	r2, #0
 8004056:	6879      	ldr	r1, [r7, #4]
 8004058:	f04f 30ff 	mov.w	r0, #4294967295
 800405c:	f000 ffeb 	bl	8005036 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004060:	4a06      	ldr	r2, [pc, #24]	; (800407c <HAL_InitTick+0x5c>)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004066:	2300      	movs	r3, #0
 8004068:	e000      	b.n	800406c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
}
 800406c:	4618      	mov	r0, r3
 800406e:	3708      	adds	r7, #8
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	20000008 	.word	0x20000008
 8004078:	20000010 	.word	0x20000010
 800407c:	2000000c 	.word	0x2000000c

08004080 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004080:	b480      	push	{r7}
 8004082:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004084:	4b06      	ldr	r3, [pc, #24]	; (80040a0 <HAL_IncTick+0x20>)
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	461a      	mov	r2, r3
 800408a:	4b06      	ldr	r3, [pc, #24]	; (80040a4 <HAL_IncTick+0x24>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4413      	add	r3, r2
 8004090:	4a04      	ldr	r2, [pc, #16]	; (80040a4 <HAL_IncTick+0x24>)
 8004092:	6013      	str	r3, [r2, #0]
}
 8004094:	bf00      	nop
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	20000010 	.word	0x20000010
 80040a4:	20000528 	.word	0x20000528

080040a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80040a8:	b480      	push	{r7}
 80040aa:	af00      	add	r7, sp, #0
  return uwTick;
 80040ac:	4b03      	ldr	r3, [pc, #12]	; (80040bc <HAL_GetTick+0x14>)
 80040ae:	681b      	ldr	r3, [r3, #0]
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	20000528 	.word	0x20000528

080040c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80040c8:	f7ff ffee 	bl	80040a8 <HAL_GetTick>
 80040cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d8:	d005      	beq.n	80040e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80040da:	4b0a      	ldr	r3, [pc, #40]	; (8004104 <HAL_Delay+0x44>)
 80040dc:	781b      	ldrb	r3, [r3, #0]
 80040de:	461a      	mov	r2, r3
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	4413      	add	r3, r2
 80040e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80040e6:	bf00      	nop
 80040e8:	f7ff ffde 	bl	80040a8 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d8f7      	bhi.n	80040e8 <HAL_Delay+0x28>
  {
  }
}
 80040f8:	bf00      	nop
 80040fa:	bf00      	nop
 80040fc:	3710      	adds	r7, #16
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	20000010 	.word	0x20000010

08004108 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d101      	bne.n	800411a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e0ed      	b.n	80042f6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004120:	b2db      	uxtb	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d102      	bne.n	800412c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f7ff fc4a 	bl	80039c0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f042 0201 	orr.w	r2, r2, #1
 800413a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800413c:	f7ff ffb4 	bl	80040a8 <HAL_GetTick>
 8004140:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004142:	e012      	b.n	800416a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004144:	f7ff ffb0 	bl	80040a8 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	2b0a      	cmp	r3, #10
 8004150:	d90b      	bls.n	800416a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004156:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2205      	movs	r2, #5
 8004162:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e0c5      	b.n	80042f6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f003 0301 	and.w	r3, r3, #1
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0e5      	beq.n	8004144 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f022 0202 	bic.w	r2, r2, #2
 8004186:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004188:	f7ff ff8e 	bl	80040a8 <HAL_GetTick>
 800418c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800418e:	e012      	b.n	80041b6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004190:	f7ff ff8a 	bl	80040a8 <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	2b0a      	cmp	r3, #10
 800419c:	d90b      	bls.n	80041b6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2205      	movs	r2, #5
 80041ae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e09f      	b.n	80042f6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	f003 0302 	and.w	r3, r3, #2
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1e5      	bne.n	8004190 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	7e1b      	ldrb	r3, [r3, #24]
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d108      	bne.n	80041de <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80041da:	601a      	str	r2, [r3, #0]
 80041dc:	e007      	b.n	80041ee <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	7e5b      	ldrb	r3, [r3, #25]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d108      	bne.n	8004208 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004204:	601a      	str	r2, [r3, #0]
 8004206:	e007      	b.n	8004218 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004216:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	7e9b      	ldrb	r3, [r3, #26]
 800421c:	2b01      	cmp	r3, #1
 800421e:	d108      	bne.n	8004232 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f042 0220 	orr.w	r2, r2, #32
 800422e:	601a      	str	r2, [r3, #0]
 8004230:	e007      	b.n	8004242 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 0220 	bic.w	r2, r2, #32
 8004240:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	7edb      	ldrb	r3, [r3, #27]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d108      	bne.n	800425c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 0210 	bic.w	r2, r2, #16
 8004258:	601a      	str	r2, [r3, #0]
 800425a:	e007      	b.n	800426c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f042 0210 	orr.w	r2, r2, #16
 800426a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	7f1b      	ldrb	r3, [r3, #28]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d108      	bne.n	8004286 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f042 0208 	orr.w	r2, r2, #8
 8004282:	601a      	str	r2, [r3, #0]
 8004284:	e007      	b.n	8004296 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f022 0208 	bic.w	r2, r2, #8
 8004294:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	7f5b      	ldrb	r3, [r3, #29]
 800429a:	2b01      	cmp	r3, #1
 800429c:	d108      	bne.n	80042b0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f042 0204 	orr.w	r2, r2, #4
 80042ac:	601a      	str	r2, [r3, #0]
 80042ae:	e007      	b.n	80042c0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f022 0204 	bic.w	r2, r2, #4
 80042be:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689a      	ldr	r2, [r3, #8]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	431a      	orrs	r2, r3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	691b      	ldr	r3, [r3, #16]
 80042ce:	431a      	orrs	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	695b      	ldr	r3, [r3, #20]
 80042d4:	ea42 0103 	orr.w	r1, r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	1e5a      	subs	r2, r3, #1
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	430a      	orrs	r2, r1
 80042e4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
	...

08004300 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004300:	b480      	push	{r7}
 8004302:	b087      	sub	sp, #28
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004316:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004318:	7cfb      	ldrb	r3, [r7, #19]
 800431a:	2b01      	cmp	r3, #1
 800431c:	d003      	beq.n	8004326 <HAL_CAN_ConfigFilter+0x26>
 800431e:	7cfb      	ldrb	r3, [r7, #19]
 8004320:	2b02      	cmp	r3, #2
 8004322:	f040 80be 	bne.w	80044a2 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004326:	4b65      	ldr	r3, [pc, #404]	; (80044bc <HAL_CAN_ConfigFilter+0x1bc>)
 8004328:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004330:	f043 0201 	orr.w	r2, r3, #1
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004340:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004354:	021b      	lsls	r3, r3, #8
 8004356:	431a      	orrs	r2, r3
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	f003 031f 	and.w	r3, r3, #31
 8004366:	2201      	movs	r2, #1
 8004368:	fa02 f303 	lsl.w	r3, r2, r3
 800436c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	43db      	mvns	r3, r3
 8004378:	401a      	ands	r2, r3
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	69db      	ldr	r3, [r3, #28]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d123      	bne.n	80043d0 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	43db      	mvns	r3, r3
 8004392:	401a      	ands	r2, r3
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80043a6:	683a      	ldr	r2, [r7, #0]
 80043a8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80043aa:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	3248      	adds	r2, #72	; 0x48
 80043b0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80043c4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80043c6:	6979      	ldr	r1, [r7, #20]
 80043c8:	3348      	adds	r3, #72	; 0x48
 80043ca:	00db      	lsls	r3, r3, #3
 80043cc:	440b      	add	r3, r1
 80043ce:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	69db      	ldr	r3, [r3, #28]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d122      	bne.n	800441e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	431a      	orrs	r2, r3
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80043f4:	683a      	ldr	r2, [r7, #0]
 80043f6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80043f8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	3248      	adds	r2, #72	; 0x48
 80043fe:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004412:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004414:	6979      	ldr	r1, [r7, #20]
 8004416:	3348      	adds	r3, #72	; 0x48
 8004418:	00db      	lsls	r3, r3, #3
 800441a:	440b      	add	r3, r1
 800441c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d109      	bne.n	800443a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	43db      	mvns	r3, r3
 8004430:	401a      	ands	r2, r3
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004438:	e007      	b.n	800444a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	431a      	orrs	r2, r3
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d109      	bne.n	8004466 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	43db      	mvns	r3, r3
 800445c:	401a      	ands	r2, r3
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004464:	e007      	b.n	8004476 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	431a      	orrs	r2, r3
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	6a1b      	ldr	r3, [r3, #32]
 800447a:	2b01      	cmp	r3, #1
 800447c:	d107      	bne.n	800448e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	431a      	orrs	r2, r3
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004494:	f023 0201 	bic.w	r2, r3, #1
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800449e:	2300      	movs	r3, #0
 80044a0:	e006      	b.n	80044b0 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
  }
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	371c      	adds	r7, #28
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr
 80044bc:	40006400 	.word	0x40006400

080044c0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b084      	sub	sp, #16
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d12e      	bne.n	8004532 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2202      	movs	r2, #2
 80044d8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f022 0201 	bic.w	r2, r2, #1
 80044ea:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80044ec:	f7ff fddc 	bl	80040a8 <HAL_GetTick>
 80044f0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80044f2:	e012      	b.n	800451a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80044f4:	f7ff fdd8 	bl	80040a8 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	2b0a      	cmp	r3, #10
 8004500:	d90b      	bls.n	800451a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004506:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2205      	movs	r2, #5
 8004512:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e012      	b.n	8004540 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	f003 0301 	and.w	r3, r3, #1
 8004524:	2b00      	cmp	r3, #0
 8004526:	d1e5      	bne.n	80044f4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800452e:	2300      	movs	r3, #0
 8004530:	e006      	b.n	8004540 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004536:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
  }
}
 8004540:	4618      	mov	r0, r3
 8004542:	3710      	adds	r7, #16
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}

08004548 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8004548:	b480      	push	{r7}
 800454a:	b089      	sub	sp, #36	; 0x24
 800454c:	af00      	add	r7, sp, #0
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	60b9      	str	r1, [r7, #8]
 8004552:	607a      	str	r2, [r7, #4]
 8004554:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f893 3020 	ldrb.w	r3, [r3, #32]
 800455c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004566:	7ffb      	ldrb	r3, [r7, #31]
 8004568:	2b01      	cmp	r3, #1
 800456a:	d003      	beq.n	8004574 <HAL_CAN_AddTxMessage+0x2c>
 800456c:	7ffb      	ldrb	r3, [r7, #31]
 800456e:	2b02      	cmp	r3, #2
 8004570:	f040 80b8 	bne.w	80046e4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004574:	69bb      	ldr	r3, [r7, #24]
 8004576:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d10a      	bne.n	8004594 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800457e:	69bb      	ldr	r3, [r7, #24]
 8004580:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004584:	2b00      	cmp	r3, #0
 8004586:	d105      	bne.n	8004594 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800458e:	2b00      	cmp	r3, #0
 8004590:	f000 80a0 	beq.w	80046d4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	0e1b      	lsrs	r3, r3, #24
 8004598:	f003 0303 	and.w	r3, r3, #3
 800459c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d907      	bls.n	80045b4 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e09e      	b.n	80046f2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80045b4:	2201      	movs	r2, #1
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	409a      	lsls	r2, r3
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d10d      	bne.n	80045e2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80045d0:	68f9      	ldr	r1, [r7, #12]
 80045d2:	6809      	ldr	r1, [r1, #0]
 80045d4:	431a      	orrs	r2, r3
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	3318      	adds	r3, #24
 80045da:	011b      	lsls	r3, r3, #4
 80045dc:	440b      	add	r3, r1
 80045de:	601a      	str	r2, [r3, #0]
 80045e0:	e00f      	b.n	8004602 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80045ec:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80045f2:	68f9      	ldr	r1, [r7, #12]
 80045f4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80045f6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	3318      	adds	r3, #24
 80045fc:	011b      	lsls	r3, r3, #4
 80045fe:	440b      	add	r3, r1
 8004600:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6819      	ldr	r1, [r3, #0]
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	691a      	ldr	r2, [r3, #16]
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	3318      	adds	r3, #24
 800460e:	011b      	lsls	r3, r3, #4
 8004610:	440b      	add	r3, r1
 8004612:	3304      	adds	r3, #4
 8004614:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	7d1b      	ldrb	r3, [r3, #20]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d111      	bne.n	8004642 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	3318      	adds	r3, #24
 8004626:	011b      	lsls	r3, r3, #4
 8004628:	4413      	add	r3, r2
 800462a:	3304      	adds	r3, #4
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	6811      	ldr	r1, [r2, #0]
 8004632:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	3318      	adds	r3, #24
 800463a:	011b      	lsls	r3, r3, #4
 800463c:	440b      	add	r3, r1
 800463e:	3304      	adds	r3, #4
 8004640:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	3307      	adds	r3, #7
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	061a      	lsls	r2, r3, #24
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	3306      	adds	r3, #6
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	041b      	lsls	r3, r3, #16
 8004652:	431a      	orrs	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	3305      	adds	r3, #5
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	021b      	lsls	r3, r3, #8
 800465c:	4313      	orrs	r3, r2
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	3204      	adds	r2, #4
 8004662:	7812      	ldrb	r2, [r2, #0]
 8004664:	4610      	mov	r0, r2
 8004666:	68fa      	ldr	r2, [r7, #12]
 8004668:	6811      	ldr	r1, [r2, #0]
 800466a:	ea43 0200 	orr.w	r2, r3, r0
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	011b      	lsls	r3, r3, #4
 8004672:	440b      	add	r3, r1
 8004674:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004678:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	3303      	adds	r3, #3
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	061a      	lsls	r2, r3, #24
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	3302      	adds	r3, #2
 8004686:	781b      	ldrb	r3, [r3, #0]
 8004688:	041b      	lsls	r3, r3, #16
 800468a:	431a      	orrs	r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	3301      	adds	r3, #1
 8004690:	781b      	ldrb	r3, [r3, #0]
 8004692:	021b      	lsls	r3, r3, #8
 8004694:	4313      	orrs	r3, r2
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	7812      	ldrb	r2, [r2, #0]
 800469a:	4610      	mov	r0, r2
 800469c:	68fa      	ldr	r2, [r7, #12]
 800469e:	6811      	ldr	r1, [r2, #0]
 80046a0:	ea43 0200 	orr.w	r2, r3, r0
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	011b      	lsls	r3, r3, #4
 80046a8:	440b      	add	r3, r1
 80046aa:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80046ae:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	3318      	adds	r3, #24
 80046b8:	011b      	lsls	r3, r3, #4
 80046ba:	4413      	add	r3, r2
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68fa      	ldr	r2, [r7, #12]
 80046c0:	6811      	ldr	r1, [r2, #0]
 80046c2:	f043 0201 	orr.w	r2, r3, #1
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	3318      	adds	r3, #24
 80046ca:	011b      	lsls	r3, r3, #4
 80046cc:	440b      	add	r3, r1
 80046ce:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80046d0:	2300      	movs	r3, #0
 80046d2:	e00e      	b.n	80046f2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e006      	b.n	80046f2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
  }
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3724      	adds	r7, #36	; 0x24
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr

080046fe <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80046fe:	b480      	push	{r7}
 8004700:	b085      	sub	sp, #20
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8004706:	2300      	movs	r3, #0
 8004708:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004710:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8004712:	7afb      	ldrb	r3, [r7, #11]
 8004714:	2b01      	cmp	r3, #1
 8004716:	d002      	beq.n	800471e <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8004718:	7afb      	ldrb	r3, [r7, #11]
 800471a:	2b02      	cmp	r3, #2
 800471c:	d11d      	bne.n	800475a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004728:	2b00      	cmp	r3, #0
 800472a:	d002      	beq.n	8004732 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	3301      	adds	r3, #1
 8004730:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800473c:	2b00      	cmp	r3, #0
 800473e:	d002      	beq.n	8004746 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	3301      	adds	r3, #1
 8004744:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004750:	2b00      	cmp	r3, #0
 8004752:	d002      	beq.n	800475a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	3301      	adds	r3, #1
 8004758:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800475a:	68fb      	ldr	r3, [r7, #12]
}
 800475c:	4618      	mov	r0, r3
 800475e:	3714      	adds	r7, #20
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr

08004768 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004768:	b480      	push	{r7}
 800476a:	b087      	sub	sp, #28
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
 8004774:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f893 3020 	ldrb.w	r3, [r3, #32]
 800477c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800477e:	7dfb      	ldrb	r3, [r7, #23]
 8004780:	2b01      	cmp	r3, #1
 8004782:	d003      	beq.n	800478c <HAL_CAN_GetRxMessage+0x24>
 8004784:	7dfb      	ldrb	r3, [r7, #23]
 8004786:	2b02      	cmp	r3, #2
 8004788:	f040 80f3 	bne.w	8004972 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d10e      	bne.n	80047b0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	f003 0303 	and.w	r3, r3, #3
 800479c:	2b00      	cmp	r3, #0
 800479e:	d116      	bne.n	80047ce <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e0e7      	b.n	8004980 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	f003 0303 	and.w	r3, r3, #3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d107      	bne.n	80047ce <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e0d8      	b.n	8004980 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	331b      	adds	r3, #27
 80047d6:	011b      	lsls	r3, r3, #4
 80047d8:	4413      	add	r3, r2
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0204 	and.w	r2, r3, #4
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d10c      	bne.n	8004806 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	331b      	adds	r3, #27
 80047f4:	011b      	lsls	r3, r3, #4
 80047f6:	4413      	add	r3, r2
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	0d5b      	lsrs	r3, r3, #21
 80047fc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	601a      	str	r2, [r3, #0]
 8004804:	e00b      	b.n	800481e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	331b      	adds	r3, #27
 800480e:	011b      	lsls	r3, r3, #4
 8004810:	4413      	add	r3, r2
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	08db      	lsrs	r3, r3, #3
 8004816:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	331b      	adds	r3, #27
 8004826:	011b      	lsls	r3, r3, #4
 8004828:	4413      	add	r3, r2
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0202 	and.w	r2, r3, #2
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	331b      	adds	r3, #27
 800483c:	011b      	lsls	r3, r3, #4
 800483e:	4413      	add	r3, r2
 8004840:	3304      	adds	r3, #4
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 020f 	and.w	r2, r3, #15
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	331b      	adds	r3, #27
 8004854:	011b      	lsls	r3, r3, #4
 8004856:	4413      	add	r3, r2
 8004858:	3304      	adds	r3, #4
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	0a1b      	lsrs	r3, r3, #8
 800485e:	b2da      	uxtb	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	331b      	adds	r3, #27
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	4413      	add	r3, r2
 8004870:	3304      	adds	r3, #4
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	0c1b      	lsrs	r3, r3, #16
 8004876:	b29a      	uxth	r2, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	011b      	lsls	r3, r3, #4
 8004884:	4413      	add	r3, r2
 8004886:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	b2da      	uxtb	r2, r3
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	011b      	lsls	r3, r3, #4
 800489a:	4413      	add	r3, r2
 800489c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	0a1a      	lsrs	r2, r3, #8
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	3301      	adds	r3, #1
 80048a8:	b2d2      	uxtb	r2, r2
 80048aa:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	011b      	lsls	r3, r3, #4
 80048b4:	4413      	add	r3, r2
 80048b6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	0c1a      	lsrs	r2, r3, #16
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	3302      	adds	r3, #2
 80048c2:	b2d2      	uxtb	r2, r2
 80048c4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	011b      	lsls	r3, r3, #4
 80048ce:	4413      	add	r3, r2
 80048d0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	0e1a      	lsrs	r2, r3, #24
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	3303      	adds	r3, #3
 80048dc:	b2d2      	uxtb	r2, r2
 80048de:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	011b      	lsls	r3, r3, #4
 80048e8:	4413      	add	r3, r2
 80048ea:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	3304      	adds	r3, #4
 80048f4:	b2d2      	uxtb	r2, r2
 80048f6:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	011b      	lsls	r3, r3, #4
 8004900:	4413      	add	r3, r2
 8004902:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	0a1a      	lsrs	r2, r3, #8
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	3305      	adds	r3, #5
 800490e:	b2d2      	uxtb	r2, r2
 8004910:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	011b      	lsls	r3, r3, #4
 800491a:	4413      	add	r3, r2
 800491c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	0c1a      	lsrs	r2, r3, #16
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	3306      	adds	r3, #6
 8004928:	b2d2      	uxtb	r2, r2
 800492a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	011b      	lsls	r3, r3, #4
 8004934:	4413      	add	r3, r2
 8004936:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	0e1a      	lsrs	r2, r3, #24
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	3307      	adds	r3, #7
 8004942:	b2d2      	uxtb	r2, r2
 8004944:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d108      	bne.n	800495e <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68da      	ldr	r2, [r3, #12]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f042 0220 	orr.w	r2, r2, #32
 800495a:	60da      	str	r2, [r3, #12]
 800495c:	e007      	b.n	800496e <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	691a      	ldr	r2, [r3, #16]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f042 0220 	orr.w	r2, r2, #32
 800496c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800496e:	2300      	movs	r3, #0
 8004970:	e006      	b.n	8004980 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004976:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
  }
}
 8004980:	4618      	mov	r0, r3
 8004982:	371c      	adds	r7, #28
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr

0800498c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800498c:	b480      	push	{r7}
 800498e:	b085      	sub	sp, #20
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f893 3020 	ldrb.w	r3, [r3, #32]
 800499c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800499e:	7bfb      	ldrb	r3, [r7, #15]
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d002      	beq.n	80049aa <HAL_CAN_ActivateNotification+0x1e>
 80049a4:	7bfb      	ldrb	r3, [r7, #15]
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d109      	bne.n	80049be <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	6959      	ldr	r1, [r3, #20]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	683a      	ldr	r2, [r7, #0]
 80049b6:	430a      	orrs	r2, r1
 80049b8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80049ba:	2300      	movs	r3, #0
 80049bc:	e006      	b.n	80049cc <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
  }
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3714      	adds	r7, #20
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b08a      	sub	sp, #40	; 0x28
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80049e0:	2300      	movs	r3, #0
 80049e2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	695b      	ldr	r3, [r3, #20]
 80049ea:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	699b      	ldr	r3, [r3, #24]
 8004a12:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004a14:	6a3b      	ldr	r3, [r7, #32]
 8004a16:	f003 0301 	and.w	r3, r3, #1
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d07c      	beq.n	8004b18 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004a1e:	69bb      	ldr	r3, [r7, #24]
 8004a20:	f003 0301 	and.w	r3, r3, #1
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d023      	beq.n	8004a70 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	f003 0302 	and.w	r3, r3, #2
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d003      	beq.n	8004a42 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 f983 	bl	8004d46 <HAL_CAN_TxMailbox0CompleteCallback>
 8004a40:	e016      	b.n	8004a70 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	f003 0304 	and.w	r3, r3, #4
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d004      	beq.n	8004a56 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004a52:	627b      	str	r3, [r7, #36]	; 0x24
 8004a54:	e00c      	b.n	8004a70 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	f003 0308 	and.w	r3, r3, #8
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d004      	beq.n	8004a6a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a62:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004a66:	627b      	str	r3, [r7, #36]	; 0x24
 8004a68:	e002      	b.n	8004a70 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 f989 	bl	8004d82 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004a70:	69bb      	ldr	r3, [r7, #24]
 8004a72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d024      	beq.n	8004ac4 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a82:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004a84:	69bb      	ldr	r3, [r7, #24]
 8004a86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d003      	beq.n	8004a96 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 f963 	bl	8004d5a <HAL_CAN_TxMailbox1CompleteCallback>
 8004a94:	e016      	b.n	8004ac4 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004a96:	69bb      	ldr	r3, [r7, #24]
 8004a98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d004      	beq.n	8004aaa <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004aa6:	627b      	str	r3, [r7, #36]	; 0x24
 8004aa8:	e00c      	b.n	8004ac4 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d004      	beq.n	8004abe <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004aba:	627b      	str	r3, [r7, #36]	; 0x24
 8004abc:	e002      	b.n	8004ac4 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f969 	bl	8004d96 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d024      	beq.n	8004b18 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004ad6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d003      	beq.n	8004aea <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f943 	bl	8004d6e <HAL_CAN_TxMailbox2CompleteCallback>
 8004ae8:	e016      	b.n	8004b18 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d004      	beq.n	8004afe <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004afa:	627b      	str	r3, [r7, #36]	; 0x24
 8004afc:	e00c      	b.n	8004b18 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d004      	beq.n	8004b12 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b0e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b10:	e002      	b.n	8004b18 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f000 f949 	bl	8004daa <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004b18:	6a3b      	ldr	r3, [r7, #32]
 8004b1a:	f003 0308 	and.w	r3, r3, #8
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d00c      	beq.n	8004b3c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	f003 0310 	and.w	r3, r3, #16
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d007      	beq.n	8004b3c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b32:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2210      	movs	r2, #16
 8004b3a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004b3c:	6a3b      	ldr	r3, [r7, #32]
 8004b3e:	f003 0304 	and.w	r3, r3, #4
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d00b      	beq.n	8004b5e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	f003 0308 	and.w	r3, r3, #8
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d006      	beq.n	8004b5e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2208      	movs	r2, #8
 8004b56:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f000 f930 	bl	8004dbe <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004b5e:	6a3b      	ldr	r3, [r7, #32]
 8004b60:	f003 0302 	and.w	r3, r3, #2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d009      	beq.n	8004b7c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	f003 0303 	and.w	r3, r3, #3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d002      	beq.n	8004b7c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f7fd fc0e 	bl	8002398 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004b7c:	6a3b      	ldr	r3, [r7, #32]
 8004b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00c      	beq.n	8004ba0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	f003 0310 	and.w	r3, r3, #16
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d007      	beq.n	8004ba0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b96:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2210      	movs	r2, #16
 8004b9e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004ba0:	6a3b      	ldr	r3, [r7, #32]
 8004ba2:	f003 0320 	and.w	r3, r3, #32
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00b      	beq.n	8004bc2 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	f003 0308 	and.w	r3, r3, #8
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d006      	beq.n	8004bc2 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	2208      	movs	r2, #8
 8004bba:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f000 f912 	bl	8004de6 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004bc2:	6a3b      	ldr	r3, [r7, #32]
 8004bc4:	f003 0310 	and.w	r3, r3, #16
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d009      	beq.n	8004be0 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	691b      	ldr	r3, [r3, #16]
 8004bd2:	f003 0303 	and.w	r3, r3, #3
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d002      	beq.n	8004be0 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f000 f8f9 	bl	8004dd2 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004be0:	6a3b      	ldr	r3, [r7, #32]
 8004be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00b      	beq.n	8004c02 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	f003 0310 	and.w	r3, r3, #16
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d006      	beq.n	8004c02 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2210      	movs	r2, #16
 8004bfa:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f000 f8fc 	bl	8004dfa <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004c02:	6a3b      	ldr	r3, [r7, #32]
 8004c04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d00b      	beq.n	8004c24 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	f003 0308 	and.w	r3, r3, #8
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d006      	beq.n	8004c24 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2208      	movs	r2, #8
 8004c1c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 f8f5 	bl	8004e0e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004c24:	6a3b      	ldr	r3, [r7, #32]
 8004c26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d07b      	beq.n	8004d26 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	f003 0304 	and.w	r3, r3, #4
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d072      	beq.n	8004d1e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004c38:	6a3b      	ldr	r3, [r7, #32]
 8004c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d008      	beq.n	8004c54 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d003      	beq.n	8004c54 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4e:	f043 0301 	orr.w	r3, r3, #1
 8004c52:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004c54:	6a3b      	ldr	r3, [r7, #32]
 8004c56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d008      	beq.n	8004c70 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d003      	beq.n	8004c70 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c6a:	f043 0302 	orr.w	r3, r3, #2
 8004c6e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004c70:	6a3b      	ldr	r3, [r7, #32]
 8004c72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d008      	beq.n	8004c8c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d003      	beq.n	8004c8c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c86:	f043 0304 	orr.w	r3, r3, #4
 8004c8a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004c8c:	6a3b      	ldr	r3, [r7, #32]
 8004c8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d043      	beq.n	8004d1e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d03e      	beq.n	8004d1e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004ca6:	2b60      	cmp	r3, #96	; 0x60
 8004ca8:	d02b      	beq.n	8004d02 <HAL_CAN_IRQHandler+0x32a>
 8004caa:	2b60      	cmp	r3, #96	; 0x60
 8004cac:	d82e      	bhi.n	8004d0c <HAL_CAN_IRQHandler+0x334>
 8004cae:	2b50      	cmp	r3, #80	; 0x50
 8004cb0:	d022      	beq.n	8004cf8 <HAL_CAN_IRQHandler+0x320>
 8004cb2:	2b50      	cmp	r3, #80	; 0x50
 8004cb4:	d82a      	bhi.n	8004d0c <HAL_CAN_IRQHandler+0x334>
 8004cb6:	2b40      	cmp	r3, #64	; 0x40
 8004cb8:	d019      	beq.n	8004cee <HAL_CAN_IRQHandler+0x316>
 8004cba:	2b40      	cmp	r3, #64	; 0x40
 8004cbc:	d826      	bhi.n	8004d0c <HAL_CAN_IRQHandler+0x334>
 8004cbe:	2b30      	cmp	r3, #48	; 0x30
 8004cc0:	d010      	beq.n	8004ce4 <HAL_CAN_IRQHandler+0x30c>
 8004cc2:	2b30      	cmp	r3, #48	; 0x30
 8004cc4:	d822      	bhi.n	8004d0c <HAL_CAN_IRQHandler+0x334>
 8004cc6:	2b10      	cmp	r3, #16
 8004cc8:	d002      	beq.n	8004cd0 <HAL_CAN_IRQHandler+0x2f8>
 8004cca:	2b20      	cmp	r3, #32
 8004ccc:	d005      	beq.n	8004cda <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004cce:	e01d      	b.n	8004d0c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd2:	f043 0308 	orr.w	r3, r3, #8
 8004cd6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004cd8:	e019      	b.n	8004d0e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cdc:	f043 0310 	orr.w	r3, r3, #16
 8004ce0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004ce2:	e014      	b.n	8004d0e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce6:	f043 0320 	orr.w	r3, r3, #32
 8004cea:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004cec:	e00f      	b.n	8004d0e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cf4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004cf6:	e00a      	b.n	8004d0e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cfe:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004d00:	e005      	b.n	8004d0e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d08:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004d0a:	e000      	b.n	8004d0e <HAL_CAN_IRQHandler+0x336>
            break;
 8004d0c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	699a      	ldr	r2, [r3, #24]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004d1c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	2204      	movs	r2, #4
 8004d24:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d008      	beq.n	8004d3e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d32:	431a      	orrs	r2, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 f872 	bl	8004e22 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004d3e:	bf00      	nop
 8004d40:	3728      	adds	r7, #40	; 0x28
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}

08004d46 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004d46:	b480      	push	{r7}
 8004d48:	b083      	sub	sp, #12
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004d4e:	bf00      	nop
 8004d50:	370c      	adds	r7, #12
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr

08004d5a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004d5a:	b480      	push	{r7}
 8004d5c:	b083      	sub	sp, #12
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004d62:	bf00      	nop
 8004d64:	370c      	adds	r7, #12
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr

08004d6e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004d6e:	b480      	push	{r7}
 8004d70:	b083      	sub	sp, #12
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004d76:	bf00      	nop
 8004d78:	370c      	adds	r7, #12
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr

08004d82 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004d82:	b480      	push	{r7}
 8004d84:	b083      	sub	sp, #12
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004d8a:	bf00      	nop
 8004d8c:	370c      	adds	r7, #12
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr

08004d96 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004d96:	b480      	push	{r7}
 8004d98:	b083      	sub	sp, #12
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004d9e:	bf00      	nop
 8004da0:	370c      	adds	r7, #12
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr

08004daa <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004daa:	b480      	push	{r7}
 8004dac:	b083      	sub	sp, #12
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004db2:	bf00      	nop
 8004db4:	370c      	adds	r7, #12
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr

08004dbe <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004dbe:	b480      	push	{r7}
 8004dc0:	b083      	sub	sp, #12
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004dc6:	bf00      	nop
 8004dc8:	370c      	adds	r7, #12
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr

08004dd2 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b083      	sub	sp, #12
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004dda:	bf00      	nop
 8004ddc:	370c      	adds	r7, #12
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004de6:	b480      	push	{r7}
 8004de8:	b083      	sub	sp, #12
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004dee:	bf00      	nop
 8004df0:	370c      	adds	r7, #12
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr

08004dfa <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	b083      	sub	sp, #12
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004e02:	bf00      	nop
 8004e04:	370c      	adds	r7, #12
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr

08004e0e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004e0e:	b480      	push	{r7}
 8004e10:	b083      	sub	sp, #12
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004e16:	bf00      	nop
 8004e18:	370c      	adds	r7, #12
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr

08004e22 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004e22:	b480      	push	{r7}
 8004e24:	b083      	sub	sp, #12
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004e2a:	bf00      	nop
 8004e2c:	370c      	adds	r7, #12
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr
	...

08004e38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b085      	sub	sp, #20
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f003 0307 	and.w	r3, r3, #7
 8004e46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e48:	4b0b      	ldr	r3, [pc, #44]	; (8004e78 <__NVIC_SetPriorityGrouping+0x40>)
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e4e:	68ba      	ldr	r2, [r7, #8]
 8004e50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004e54:	4013      	ands	r3, r2
 8004e56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004e60:	4b06      	ldr	r3, [pc, #24]	; (8004e7c <__NVIC_SetPriorityGrouping+0x44>)
 8004e62:	4313      	orrs	r3, r2
 8004e64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e66:	4a04      	ldr	r2, [pc, #16]	; (8004e78 <__NVIC_SetPriorityGrouping+0x40>)
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	60d3      	str	r3, [r2, #12]
}
 8004e6c:	bf00      	nop
 8004e6e:	3714      	adds	r7, #20
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr
 8004e78:	e000ed00 	.word	0xe000ed00
 8004e7c:	05fa0000 	.word	0x05fa0000

08004e80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004e80:	b480      	push	{r7}
 8004e82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e84:	4b04      	ldr	r3, [pc, #16]	; (8004e98 <__NVIC_GetPriorityGrouping+0x18>)
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	0a1b      	lsrs	r3, r3, #8
 8004e8a:	f003 0307 	and.w	r3, r3, #7
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr
 8004e98:	e000ed00 	.word	0xe000ed00

08004e9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	db0b      	blt.n	8004ec6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004eae:	79fb      	ldrb	r3, [r7, #7]
 8004eb0:	f003 021f 	and.w	r2, r3, #31
 8004eb4:	4907      	ldr	r1, [pc, #28]	; (8004ed4 <__NVIC_EnableIRQ+0x38>)
 8004eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eba:	095b      	lsrs	r3, r3, #5
 8004ebc:	2001      	movs	r0, #1
 8004ebe:	fa00 f202 	lsl.w	r2, r0, r2
 8004ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004ec6:	bf00      	nop
 8004ec8:	370c      	adds	r7, #12
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	e000e100 	.word	0xe000e100

08004ed8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	4603      	mov	r3, r0
 8004ee0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	db12      	blt.n	8004f10 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004eea:	79fb      	ldrb	r3, [r7, #7]
 8004eec:	f003 021f 	and.w	r2, r3, #31
 8004ef0:	490a      	ldr	r1, [pc, #40]	; (8004f1c <__NVIC_DisableIRQ+0x44>)
 8004ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ef6:	095b      	lsrs	r3, r3, #5
 8004ef8:	2001      	movs	r0, #1
 8004efa:	fa00 f202 	lsl.w	r2, r0, r2
 8004efe:	3320      	adds	r3, #32
 8004f00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004f04:	f3bf 8f4f 	dsb	sy
}
 8004f08:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004f0a:	f3bf 8f6f 	isb	sy
}
 8004f0e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004f10:	bf00      	nop
 8004f12:	370c      	adds	r7, #12
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr
 8004f1c:	e000e100 	.word	0xe000e100

08004f20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	4603      	mov	r3, r0
 8004f28:	6039      	str	r1, [r7, #0]
 8004f2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	db0a      	blt.n	8004f4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	b2da      	uxtb	r2, r3
 8004f38:	490c      	ldr	r1, [pc, #48]	; (8004f6c <__NVIC_SetPriority+0x4c>)
 8004f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f3e:	0112      	lsls	r2, r2, #4
 8004f40:	b2d2      	uxtb	r2, r2
 8004f42:	440b      	add	r3, r1
 8004f44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004f48:	e00a      	b.n	8004f60 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	b2da      	uxtb	r2, r3
 8004f4e:	4908      	ldr	r1, [pc, #32]	; (8004f70 <__NVIC_SetPriority+0x50>)
 8004f50:	79fb      	ldrb	r3, [r7, #7]
 8004f52:	f003 030f 	and.w	r3, r3, #15
 8004f56:	3b04      	subs	r3, #4
 8004f58:	0112      	lsls	r2, r2, #4
 8004f5a:	b2d2      	uxtb	r2, r2
 8004f5c:	440b      	add	r3, r1
 8004f5e:	761a      	strb	r2, [r3, #24]
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr
 8004f6c:	e000e100 	.word	0xe000e100
 8004f70:	e000ed00 	.word	0xe000ed00

08004f74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b089      	sub	sp, #36	; 0x24
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	60b9      	str	r1, [r7, #8]
 8004f7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f003 0307 	and.w	r3, r3, #7
 8004f86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	f1c3 0307 	rsb	r3, r3, #7
 8004f8e:	2b04      	cmp	r3, #4
 8004f90:	bf28      	it	cs
 8004f92:	2304      	movcs	r3, #4
 8004f94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	3304      	adds	r3, #4
 8004f9a:	2b06      	cmp	r3, #6
 8004f9c:	d902      	bls.n	8004fa4 <NVIC_EncodePriority+0x30>
 8004f9e:	69fb      	ldr	r3, [r7, #28]
 8004fa0:	3b03      	subs	r3, #3
 8004fa2:	e000      	b.n	8004fa6 <NVIC_EncodePriority+0x32>
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fa8:	f04f 32ff 	mov.w	r2, #4294967295
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb2:	43da      	mvns	r2, r3
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	401a      	ands	r2, r3
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004fbc:	f04f 31ff 	mov.w	r1, #4294967295
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8004fc6:	43d9      	mvns	r1, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fcc:	4313      	orrs	r3, r2
         );
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3724      	adds	r7, #36	; 0x24
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr
	...

08004fdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	3b01      	subs	r3, #1
 8004fe8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004fec:	d301      	bcc.n	8004ff2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e00f      	b.n	8005012 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ff2:	4a0a      	ldr	r2, [pc, #40]	; (800501c <SysTick_Config+0x40>)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004ffa:	210f      	movs	r1, #15
 8004ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8005000:	f7ff ff8e 	bl	8004f20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005004:	4b05      	ldr	r3, [pc, #20]	; (800501c <SysTick_Config+0x40>)
 8005006:	2200      	movs	r2, #0
 8005008:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800500a:	4b04      	ldr	r3, [pc, #16]	; (800501c <SysTick_Config+0x40>)
 800500c:	2207      	movs	r2, #7
 800500e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3708      	adds	r7, #8
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	e000e010 	.word	0xe000e010

08005020 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b082      	sub	sp, #8
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f7ff ff05 	bl	8004e38 <__NVIC_SetPriorityGrouping>
}
 800502e:	bf00      	nop
 8005030:	3708      	adds	r7, #8
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}

08005036 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005036:	b580      	push	{r7, lr}
 8005038:	b086      	sub	sp, #24
 800503a:	af00      	add	r7, sp, #0
 800503c:	4603      	mov	r3, r0
 800503e:	60b9      	str	r1, [r7, #8]
 8005040:	607a      	str	r2, [r7, #4]
 8005042:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005044:	2300      	movs	r3, #0
 8005046:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005048:	f7ff ff1a 	bl	8004e80 <__NVIC_GetPriorityGrouping>
 800504c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	68b9      	ldr	r1, [r7, #8]
 8005052:	6978      	ldr	r0, [r7, #20]
 8005054:	f7ff ff8e 	bl	8004f74 <NVIC_EncodePriority>
 8005058:	4602      	mov	r2, r0
 800505a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800505e:	4611      	mov	r1, r2
 8005060:	4618      	mov	r0, r3
 8005062:	f7ff ff5d 	bl	8004f20 <__NVIC_SetPriority>
}
 8005066:	bf00      	nop
 8005068:	3718      	adds	r7, #24
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}

0800506e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800506e:	b580      	push	{r7, lr}
 8005070:	b082      	sub	sp, #8
 8005072:	af00      	add	r7, sp, #0
 8005074:	4603      	mov	r3, r0
 8005076:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800507c:	4618      	mov	r0, r3
 800507e:	f7ff ff0d 	bl	8004e9c <__NVIC_EnableIRQ>
}
 8005082:	bf00      	nop
 8005084:	3708      	adds	r7, #8
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}

0800508a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800508a:	b580      	push	{r7, lr}
 800508c:	b082      	sub	sp, #8
 800508e:	af00      	add	r7, sp, #0
 8005090:	4603      	mov	r3, r0
 8005092:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005098:	4618      	mov	r0, r3
 800509a:	f7ff ff1d 	bl	8004ed8 <__NVIC_DisableIRQ>
}
 800509e:	bf00      	nop
 80050a0:	3708      	adds	r7, #8
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b082      	sub	sp, #8
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7ff ff94 	bl	8004fdc <SysTick_Config>
 80050b4:	4603      	mov	r3, r0
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3708      	adds	r7, #8
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}

080050be <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80050be:	b580      	push	{r7, lr}
 80050c0:	b084      	sub	sp, #16
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ca:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80050cc:	f7fe ffec 	bl	80040a8 <HAL_GetTick>
 80050d0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b02      	cmp	r3, #2
 80050dc:	d008      	beq.n	80050f0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2280      	movs	r2, #128	; 0x80
 80050e2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e052      	b.n	8005196 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f022 0216 	bic.w	r2, r2, #22
 80050fe:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	695a      	ldr	r2, [r3, #20]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800510e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005114:	2b00      	cmp	r3, #0
 8005116:	d103      	bne.n	8005120 <HAL_DMA_Abort+0x62>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800511c:	2b00      	cmp	r3, #0
 800511e:	d007      	beq.n	8005130 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f022 0208 	bic.w	r2, r2, #8
 800512e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f022 0201 	bic.w	r2, r2, #1
 800513e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005140:	e013      	b.n	800516a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005142:	f7fe ffb1 	bl	80040a8 <HAL_GetTick>
 8005146:	4602      	mov	r2, r0
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	2b05      	cmp	r3, #5
 800514e:	d90c      	bls.n	800516a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2220      	movs	r2, #32
 8005154:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2203      	movs	r2, #3
 800515a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	e015      	b.n	8005196 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0301 	and.w	r3, r3, #1
 8005174:	2b00      	cmp	r3, #0
 8005176:	d1e4      	bne.n	8005142 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800517c:	223f      	movs	r2, #63	; 0x3f
 800517e:	409a      	lsls	r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3710      	adds	r7, #16
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}

0800519e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800519e:	b480      	push	{r7}
 80051a0:	b083      	sub	sp, #12
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	2b02      	cmp	r3, #2
 80051b0:	d004      	beq.n	80051bc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2280      	movs	r2, #128	; 0x80
 80051b6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e00c      	b.n	80051d6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2205      	movs	r2, #5
 80051c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f022 0201 	bic.w	r2, r2, #1
 80051d2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	370c      	adds	r7, #12
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
	...

080051e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b089      	sub	sp, #36	; 0x24
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80051ee:	2300      	movs	r3, #0
 80051f0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80051f2:	2300      	movs	r3, #0
 80051f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80051f6:	2300      	movs	r3, #0
 80051f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80051fa:	2300      	movs	r3, #0
 80051fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80051fe:	2300      	movs	r3, #0
 8005200:	61fb      	str	r3, [r7, #28]
 8005202:	e175      	b.n	80054f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005204:	2201      	movs	r2, #1
 8005206:	69fb      	ldr	r3, [r7, #28]
 8005208:	fa02 f303 	lsl.w	r3, r2, r3
 800520c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	697a      	ldr	r2, [r7, #20]
 8005214:	4013      	ands	r3, r2
 8005216:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005218:	693a      	ldr	r2, [r7, #16]
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	429a      	cmp	r2, r3
 800521e:	f040 8164 	bne.w	80054ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	f003 0303 	and.w	r3, r3, #3
 800522a:	2b01      	cmp	r3, #1
 800522c:	d005      	beq.n	800523a <HAL_GPIO_Init+0x56>
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	f003 0303 	and.w	r3, r3, #3
 8005236:	2b02      	cmp	r3, #2
 8005238:	d130      	bne.n	800529c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	005b      	lsls	r3, r3, #1
 8005244:	2203      	movs	r2, #3
 8005246:	fa02 f303 	lsl.w	r3, r2, r3
 800524a:	43db      	mvns	r3, r3
 800524c:	69ba      	ldr	r2, [r7, #24]
 800524e:	4013      	ands	r3, r2
 8005250:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	68da      	ldr	r2, [r3, #12]
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	005b      	lsls	r3, r3, #1
 800525a:	fa02 f303 	lsl.w	r3, r2, r3
 800525e:	69ba      	ldr	r2, [r7, #24]
 8005260:	4313      	orrs	r3, r2
 8005262:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	69ba      	ldr	r2, [r7, #24]
 8005268:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005270:	2201      	movs	r2, #1
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	fa02 f303 	lsl.w	r3, r2, r3
 8005278:	43db      	mvns	r3, r3
 800527a:	69ba      	ldr	r2, [r7, #24]
 800527c:	4013      	ands	r3, r2
 800527e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	091b      	lsrs	r3, r3, #4
 8005286:	f003 0201 	and.w	r2, r3, #1
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	fa02 f303 	lsl.w	r3, r2, r3
 8005290:	69ba      	ldr	r2, [r7, #24]
 8005292:	4313      	orrs	r3, r2
 8005294:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	69ba      	ldr	r2, [r7, #24]
 800529a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	f003 0303 	and.w	r3, r3, #3
 80052a4:	2b03      	cmp	r3, #3
 80052a6:	d017      	beq.n	80052d8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80052ae:	69fb      	ldr	r3, [r7, #28]
 80052b0:	005b      	lsls	r3, r3, #1
 80052b2:	2203      	movs	r2, #3
 80052b4:	fa02 f303 	lsl.w	r3, r2, r3
 80052b8:	43db      	mvns	r3, r3
 80052ba:	69ba      	ldr	r2, [r7, #24]
 80052bc:	4013      	ands	r3, r2
 80052be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	689a      	ldr	r2, [r3, #8]
 80052c4:	69fb      	ldr	r3, [r7, #28]
 80052c6:	005b      	lsls	r3, r3, #1
 80052c8:	fa02 f303 	lsl.w	r3, r2, r3
 80052cc:	69ba      	ldr	r2, [r7, #24]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	69ba      	ldr	r2, [r7, #24]
 80052d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	f003 0303 	and.w	r3, r3, #3
 80052e0:	2b02      	cmp	r3, #2
 80052e2:	d123      	bne.n	800532c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80052e4:	69fb      	ldr	r3, [r7, #28]
 80052e6:	08da      	lsrs	r2, r3, #3
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	3208      	adds	r2, #8
 80052ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	f003 0307 	and.w	r3, r3, #7
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	220f      	movs	r2, #15
 80052fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005300:	43db      	mvns	r3, r3
 8005302:	69ba      	ldr	r2, [r7, #24]
 8005304:	4013      	ands	r3, r2
 8005306:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	691a      	ldr	r2, [r3, #16]
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	f003 0307 	and.w	r3, r3, #7
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	fa02 f303 	lsl.w	r3, r2, r3
 8005318:	69ba      	ldr	r2, [r7, #24]
 800531a:	4313      	orrs	r3, r2
 800531c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	08da      	lsrs	r2, r3, #3
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	3208      	adds	r2, #8
 8005326:	69b9      	ldr	r1, [r7, #24]
 8005328:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	005b      	lsls	r3, r3, #1
 8005336:	2203      	movs	r2, #3
 8005338:	fa02 f303 	lsl.w	r3, r2, r3
 800533c:	43db      	mvns	r3, r3
 800533e:	69ba      	ldr	r2, [r7, #24]
 8005340:	4013      	ands	r3, r2
 8005342:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	f003 0203 	and.w	r2, r3, #3
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	005b      	lsls	r3, r3, #1
 8005350:	fa02 f303 	lsl.w	r3, r2, r3
 8005354:	69ba      	ldr	r2, [r7, #24]
 8005356:	4313      	orrs	r3, r2
 8005358:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	69ba      	ldr	r2, [r7, #24]
 800535e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005368:	2b00      	cmp	r3, #0
 800536a:	f000 80be 	beq.w	80054ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800536e:	4b66      	ldr	r3, [pc, #408]	; (8005508 <HAL_GPIO_Init+0x324>)
 8005370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005372:	4a65      	ldr	r2, [pc, #404]	; (8005508 <HAL_GPIO_Init+0x324>)
 8005374:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005378:	6453      	str	r3, [r2, #68]	; 0x44
 800537a:	4b63      	ldr	r3, [pc, #396]	; (8005508 <HAL_GPIO_Init+0x324>)
 800537c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800537e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005382:	60fb      	str	r3, [r7, #12]
 8005384:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005386:	4a61      	ldr	r2, [pc, #388]	; (800550c <HAL_GPIO_Init+0x328>)
 8005388:	69fb      	ldr	r3, [r7, #28]
 800538a:	089b      	lsrs	r3, r3, #2
 800538c:	3302      	adds	r3, #2
 800538e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005392:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005394:	69fb      	ldr	r3, [r7, #28]
 8005396:	f003 0303 	and.w	r3, r3, #3
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	220f      	movs	r2, #15
 800539e:	fa02 f303 	lsl.w	r3, r2, r3
 80053a2:	43db      	mvns	r3, r3
 80053a4:	69ba      	ldr	r2, [r7, #24]
 80053a6:	4013      	ands	r3, r2
 80053a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4a58      	ldr	r2, [pc, #352]	; (8005510 <HAL_GPIO_Init+0x32c>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d037      	beq.n	8005422 <HAL_GPIO_Init+0x23e>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a57      	ldr	r2, [pc, #348]	; (8005514 <HAL_GPIO_Init+0x330>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d031      	beq.n	800541e <HAL_GPIO_Init+0x23a>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	4a56      	ldr	r2, [pc, #344]	; (8005518 <HAL_GPIO_Init+0x334>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d02b      	beq.n	800541a <HAL_GPIO_Init+0x236>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4a55      	ldr	r2, [pc, #340]	; (800551c <HAL_GPIO_Init+0x338>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d025      	beq.n	8005416 <HAL_GPIO_Init+0x232>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4a54      	ldr	r2, [pc, #336]	; (8005520 <HAL_GPIO_Init+0x33c>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d01f      	beq.n	8005412 <HAL_GPIO_Init+0x22e>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a53      	ldr	r2, [pc, #332]	; (8005524 <HAL_GPIO_Init+0x340>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d019      	beq.n	800540e <HAL_GPIO_Init+0x22a>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a52      	ldr	r2, [pc, #328]	; (8005528 <HAL_GPIO_Init+0x344>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d013      	beq.n	800540a <HAL_GPIO_Init+0x226>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a51      	ldr	r2, [pc, #324]	; (800552c <HAL_GPIO_Init+0x348>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d00d      	beq.n	8005406 <HAL_GPIO_Init+0x222>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a50      	ldr	r2, [pc, #320]	; (8005530 <HAL_GPIO_Init+0x34c>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d007      	beq.n	8005402 <HAL_GPIO_Init+0x21e>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a4f      	ldr	r2, [pc, #316]	; (8005534 <HAL_GPIO_Init+0x350>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d101      	bne.n	80053fe <HAL_GPIO_Init+0x21a>
 80053fa:	2309      	movs	r3, #9
 80053fc:	e012      	b.n	8005424 <HAL_GPIO_Init+0x240>
 80053fe:	230a      	movs	r3, #10
 8005400:	e010      	b.n	8005424 <HAL_GPIO_Init+0x240>
 8005402:	2308      	movs	r3, #8
 8005404:	e00e      	b.n	8005424 <HAL_GPIO_Init+0x240>
 8005406:	2307      	movs	r3, #7
 8005408:	e00c      	b.n	8005424 <HAL_GPIO_Init+0x240>
 800540a:	2306      	movs	r3, #6
 800540c:	e00a      	b.n	8005424 <HAL_GPIO_Init+0x240>
 800540e:	2305      	movs	r3, #5
 8005410:	e008      	b.n	8005424 <HAL_GPIO_Init+0x240>
 8005412:	2304      	movs	r3, #4
 8005414:	e006      	b.n	8005424 <HAL_GPIO_Init+0x240>
 8005416:	2303      	movs	r3, #3
 8005418:	e004      	b.n	8005424 <HAL_GPIO_Init+0x240>
 800541a:	2302      	movs	r3, #2
 800541c:	e002      	b.n	8005424 <HAL_GPIO_Init+0x240>
 800541e:	2301      	movs	r3, #1
 8005420:	e000      	b.n	8005424 <HAL_GPIO_Init+0x240>
 8005422:	2300      	movs	r3, #0
 8005424:	69fa      	ldr	r2, [r7, #28]
 8005426:	f002 0203 	and.w	r2, r2, #3
 800542a:	0092      	lsls	r2, r2, #2
 800542c:	4093      	lsls	r3, r2
 800542e:	69ba      	ldr	r2, [r7, #24]
 8005430:	4313      	orrs	r3, r2
 8005432:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005434:	4935      	ldr	r1, [pc, #212]	; (800550c <HAL_GPIO_Init+0x328>)
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	089b      	lsrs	r3, r3, #2
 800543a:	3302      	adds	r3, #2
 800543c:	69ba      	ldr	r2, [r7, #24]
 800543e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005442:	4b3d      	ldr	r3, [pc, #244]	; (8005538 <HAL_GPIO_Init+0x354>)
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	43db      	mvns	r3, r3
 800544c:	69ba      	ldr	r2, [r7, #24]
 800544e:	4013      	ands	r3, r2
 8005450:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800545a:	2b00      	cmp	r3, #0
 800545c:	d003      	beq.n	8005466 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800545e:	69ba      	ldr	r2, [r7, #24]
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	4313      	orrs	r3, r2
 8005464:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005466:	4a34      	ldr	r2, [pc, #208]	; (8005538 <HAL_GPIO_Init+0x354>)
 8005468:	69bb      	ldr	r3, [r7, #24]
 800546a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800546c:	4b32      	ldr	r3, [pc, #200]	; (8005538 <HAL_GPIO_Init+0x354>)
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	43db      	mvns	r3, r3
 8005476:	69ba      	ldr	r2, [r7, #24]
 8005478:	4013      	ands	r3, r2
 800547a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005484:	2b00      	cmp	r3, #0
 8005486:	d003      	beq.n	8005490 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005488:	69ba      	ldr	r2, [r7, #24]
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	4313      	orrs	r3, r2
 800548e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005490:	4a29      	ldr	r2, [pc, #164]	; (8005538 <HAL_GPIO_Init+0x354>)
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005496:	4b28      	ldr	r3, [pc, #160]	; (8005538 <HAL_GPIO_Init+0x354>)
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	43db      	mvns	r3, r3
 80054a0:	69ba      	ldr	r2, [r7, #24]
 80054a2:	4013      	ands	r3, r2
 80054a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d003      	beq.n	80054ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80054b2:	69ba      	ldr	r2, [r7, #24]
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80054ba:	4a1f      	ldr	r2, [pc, #124]	; (8005538 <HAL_GPIO_Init+0x354>)
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80054c0:	4b1d      	ldr	r3, [pc, #116]	; (8005538 <HAL_GPIO_Init+0x354>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	43db      	mvns	r3, r3
 80054ca:	69ba      	ldr	r2, [r7, #24]
 80054cc:	4013      	ands	r3, r2
 80054ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d003      	beq.n	80054e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80054dc:	69ba      	ldr	r2, [r7, #24]
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80054e4:	4a14      	ldr	r2, [pc, #80]	; (8005538 <HAL_GPIO_Init+0x354>)
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80054ea:	69fb      	ldr	r3, [r7, #28]
 80054ec:	3301      	adds	r3, #1
 80054ee:	61fb      	str	r3, [r7, #28]
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	2b0f      	cmp	r3, #15
 80054f4:	f67f ae86 	bls.w	8005204 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80054f8:	bf00      	nop
 80054fa:	bf00      	nop
 80054fc:	3724      	adds	r7, #36	; 0x24
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	40023800 	.word	0x40023800
 800550c:	40013800 	.word	0x40013800
 8005510:	40020000 	.word	0x40020000
 8005514:	40020400 	.word	0x40020400
 8005518:	40020800 	.word	0x40020800
 800551c:	40020c00 	.word	0x40020c00
 8005520:	40021000 	.word	0x40021000
 8005524:	40021400 	.word	0x40021400
 8005528:	40021800 	.word	0x40021800
 800552c:	40021c00 	.word	0x40021c00
 8005530:	40022000 	.word	0x40022000
 8005534:	40022400 	.word	0x40022400
 8005538:	40013c00 	.word	0x40013c00

0800553c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800553c:	b480      	push	{r7}
 800553e:	b085      	sub	sp, #20
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	460b      	mov	r3, r1
 8005546:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	691a      	ldr	r2, [r3, #16]
 800554c:	887b      	ldrh	r3, [r7, #2]
 800554e:	4013      	ands	r3, r2
 8005550:	2b00      	cmp	r3, #0
 8005552:	d002      	beq.n	800555a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005554:	2301      	movs	r3, #1
 8005556:	73fb      	strb	r3, [r7, #15]
 8005558:	e001      	b.n	800555e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800555a:	2300      	movs	r3, #0
 800555c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800555e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005560:	4618      	mov	r0, r3
 8005562:	3714      	adds	r7, #20
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr

0800556c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800556c:	b480      	push	{r7}
 800556e:	b083      	sub	sp, #12
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	460b      	mov	r3, r1
 8005576:	807b      	strh	r3, [r7, #2]
 8005578:	4613      	mov	r3, r2
 800557a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800557c:	787b      	ldrb	r3, [r7, #1]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d003      	beq.n	800558a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005582:	887a      	ldrh	r2, [r7, #2]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005588:	e003      	b.n	8005592 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800558a:	887b      	ldrh	r3, [r7, #2]
 800558c:	041a      	lsls	r2, r3, #16
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	619a      	str	r2, [r3, #24]
}
 8005592:	bf00      	nop
 8005594:	370c      	adds	r7, #12
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr

0800559e <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800559e:	b480      	push	{r7}
 80055a0:	b085      	sub	sp, #20
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
 80055a6:	460b      	mov	r3, r1
 80055a8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	695b      	ldr	r3, [r3, #20]
 80055ae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80055b0:	887a      	ldrh	r2, [r7, #2]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	4013      	ands	r3, r2
 80055b6:	041a      	lsls	r2, r3, #16
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	43d9      	mvns	r1, r3
 80055bc:	887b      	ldrh	r3, [r7, #2]
 80055be:	400b      	ands	r3, r1
 80055c0:	431a      	orrs	r2, r3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	619a      	str	r2, [r3, #24]
}
 80055c6:	bf00      	nop
 80055c8:	3714      	adds	r7, #20
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
	...

080055d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b082      	sub	sp, #8
 80055d8:	af00      	add	r7, sp, #0
 80055da:	4603      	mov	r3, r0
 80055dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80055de:	4b08      	ldr	r3, [pc, #32]	; (8005600 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055e0:	695a      	ldr	r2, [r3, #20]
 80055e2:	88fb      	ldrh	r3, [r7, #6]
 80055e4:	4013      	ands	r3, r2
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d006      	beq.n	80055f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80055ea:	4a05      	ldr	r2, [pc, #20]	; (8005600 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055ec:	88fb      	ldrh	r3, [r7, #6]
 80055ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80055f0:	88fb      	ldrh	r3, [r7, #6]
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7fb fd06 	bl	8001004 <HAL_GPIO_EXTI_Callback>
  }
}
 80055f8:	bf00      	nop
 80055fa:	3708      	adds	r7, #8
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	40013c00 	.word	0x40013c00

08005604 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800560a:	2300      	movs	r3, #0
 800560c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800560e:	4b23      	ldr	r3, [pc, #140]	; (800569c <HAL_PWREx_EnableOverDrive+0x98>)
 8005610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005612:	4a22      	ldr	r2, [pc, #136]	; (800569c <HAL_PWREx_EnableOverDrive+0x98>)
 8005614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005618:	6413      	str	r3, [r2, #64]	; 0x40
 800561a:	4b20      	ldr	r3, [pc, #128]	; (800569c <HAL_PWREx_EnableOverDrive+0x98>)
 800561c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005622:	603b      	str	r3, [r7, #0]
 8005624:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005626:	4b1e      	ldr	r3, [pc, #120]	; (80056a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a1d      	ldr	r2, [pc, #116]	; (80056a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800562c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005630:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005632:	f7fe fd39 	bl	80040a8 <HAL_GetTick>
 8005636:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005638:	e009      	b.n	800564e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800563a:	f7fe fd35 	bl	80040a8 <HAL_GetTick>
 800563e:	4602      	mov	r2, r0
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	1ad3      	subs	r3, r2, r3
 8005644:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005648:	d901      	bls.n	800564e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e022      	b.n	8005694 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800564e:	4b14      	ldr	r3, [pc, #80]	; (80056a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005656:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800565a:	d1ee      	bne.n	800563a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800565c:	4b10      	ldr	r3, [pc, #64]	; (80056a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a0f      	ldr	r2, [pc, #60]	; (80056a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005662:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005666:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005668:	f7fe fd1e 	bl	80040a8 <HAL_GetTick>
 800566c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800566e:	e009      	b.n	8005684 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005670:	f7fe fd1a 	bl	80040a8 <HAL_GetTick>
 8005674:	4602      	mov	r2, r0
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	1ad3      	subs	r3, r2, r3
 800567a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800567e:	d901      	bls.n	8005684 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005680:	2303      	movs	r3, #3
 8005682:	e007      	b.n	8005694 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005684:	4b06      	ldr	r3, [pc, #24]	; (80056a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800568c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005690:	d1ee      	bne.n	8005670 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3708      	adds	r7, #8
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}
 800569c:	40023800 	.word	0x40023800
 80056a0:	40007000 	.word	0x40007000

080056a4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b086      	sub	sp, #24
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80056ac:	2300      	movs	r3, #0
 80056ae:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d101      	bne.n	80056ba <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e291      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0301 	and.w	r3, r3, #1
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	f000 8087 	beq.w	80057d6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80056c8:	4b96      	ldr	r3, [pc, #600]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f003 030c 	and.w	r3, r3, #12
 80056d0:	2b04      	cmp	r3, #4
 80056d2:	d00c      	beq.n	80056ee <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056d4:	4b93      	ldr	r3, [pc, #588]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f003 030c 	and.w	r3, r3, #12
 80056dc:	2b08      	cmp	r3, #8
 80056de:	d112      	bne.n	8005706 <HAL_RCC_OscConfig+0x62>
 80056e0:	4b90      	ldr	r3, [pc, #576]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056ec:	d10b      	bne.n	8005706 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056ee:	4b8d      	ldr	r3, [pc, #564]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d06c      	beq.n	80057d4 <HAL_RCC_OscConfig+0x130>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d168      	bne.n	80057d4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	e26b      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800570e:	d106      	bne.n	800571e <HAL_RCC_OscConfig+0x7a>
 8005710:	4b84      	ldr	r3, [pc, #528]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a83      	ldr	r2, [pc, #524]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005716:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800571a:	6013      	str	r3, [r2, #0]
 800571c:	e02e      	b.n	800577c <HAL_RCC_OscConfig+0xd8>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d10c      	bne.n	8005740 <HAL_RCC_OscConfig+0x9c>
 8005726:	4b7f      	ldr	r3, [pc, #508]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a7e      	ldr	r2, [pc, #504]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 800572c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005730:	6013      	str	r3, [r2, #0]
 8005732:	4b7c      	ldr	r3, [pc, #496]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a7b      	ldr	r2, [pc, #492]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005738:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	e01d      	b.n	800577c <HAL_RCC_OscConfig+0xd8>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005748:	d10c      	bne.n	8005764 <HAL_RCC_OscConfig+0xc0>
 800574a:	4b76      	ldr	r3, [pc, #472]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a75      	ldr	r2, [pc, #468]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005750:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005754:	6013      	str	r3, [r2, #0]
 8005756:	4b73      	ldr	r3, [pc, #460]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a72      	ldr	r2, [pc, #456]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 800575c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005760:	6013      	str	r3, [r2, #0]
 8005762:	e00b      	b.n	800577c <HAL_RCC_OscConfig+0xd8>
 8005764:	4b6f      	ldr	r3, [pc, #444]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a6e      	ldr	r2, [pc, #440]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 800576a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800576e:	6013      	str	r3, [r2, #0]
 8005770:	4b6c      	ldr	r3, [pc, #432]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a6b      	ldr	r2, [pc, #428]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005776:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800577a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d013      	beq.n	80057ac <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005784:	f7fe fc90 	bl	80040a8 <HAL_GetTick>
 8005788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800578a:	e008      	b.n	800579e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800578c:	f7fe fc8c 	bl	80040a8 <HAL_GetTick>
 8005790:	4602      	mov	r2, r0
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	2b64      	cmp	r3, #100	; 0x64
 8005798:	d901      	bls.n	800579e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800579a:	2303      	movs	r3, #3
 800579c:	e21f      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800579e:	4b61      	ldr	r3, [pc, #388]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d0f0      	beq.n	800578c <HAL_RCC_OscConfig+0xe8>
 80057aa:	e014      	b.n	80057d6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ac:	f7fe fc7c 	bl	80040a8 <HAL_GetTick>
 80057b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057b2:	e008      	b.n	80057c6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057b4:	f7fe fc78 	bl	80040a8 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b64      	cmp	r3, #100	; 0x64
 80057c0:	d901      	bls.n	80057c6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e20b      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057c6:	4b57      	ldr	r3, [pc, #348]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d1f0      	bne.n	80057b4 <HAL_RCC_OscConfig+0x110>
 80057d2:	e000      	b.n	80057d6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 0302 	and.w	r3, r3, #2
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d069      	beq.n	80058b6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80057e2:	4b50      	ldr	r3, [pc, #320]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	f003 030c 	and.w	r3, r3, #12
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d00b      	beq.n	8005806 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057ee:	4b4d      	ldr	r3, [pc, #308]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f003 030c 	and.w	r3, r3, #12
 80057f6:	2b08      	cmp	r3, #8
 80057f8:	d11c      	bne.n	8005834 <HAL_RCC_OscConfig+0x190>
 80057fa:	4b4a      	ldr	r3, [pc, #296]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005802:	2b00      	cmp	r3, #0
 8005804:	d116      	bne.n	8005834 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005806:	4b47      	ldr	r3, [pc, #284]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 0302 	and.w	r3, r3, #2
 800580e:	2b00      	cmp	r3, #0
 8005810:	d005      	beq.n	800581e <HAL_RCC_OscConfig+0x17a>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	2b01      	cmp	r3, #1
 8005818:	d001      	beq.n	800581e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e1df      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800581e:	4b41      	ldr	r3, [pc, #260]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	691b      	ldr	r3, [r3, #16]
 800582a:	00db      	lsls	r3, r3, #3
 800582c:	493d      	ldr	r1, [pc, #244]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 800582e:	4313      	orrs	r3, r2
 8005830:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005832:	e040      	b.n	80058b6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d023      	beq.n	8005884 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800583c:	4b39      	ldr	r3, [pc, #228]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a38      	ldr	r2, [pc, #224]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005842:	f043 0301 	orr.w	r3, r3, #1
 8005846:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005848:	f7fe fc2e 	bl	80040a8 <HAL_GetTick>
 800584c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800584e:	e008      	b.n	8005862 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005850:	f7fe fc2a 	bl	80040a8 <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	2b02      	cmp	r3, #2
 800585c:	d901      	bls.n	8005862 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	e1bd      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005862:	4b30      	ldr	r3, [pc, #192]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 0302 	and.w	r3, r3, #2
 800586a:	2b00      	cmp	r3, #0
 800586c:	d0f0      	beq.n	8005850 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800586e:	4b2d      	ldr	r3, [pc, #180]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	00db      	lsls	r3, r3, #3
 800587c:	4929      	ldr	r1, [pc, #164]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 800587e:	4313      	orrs	r3, r2
 8005880:	600b      	str	r3, [r1, #0]
 8005882:	e018      	b.n	80058b6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005884:	4b27      	ldr	r3, [pc, #156]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a26      	ldr	r2, [pc, #152]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 800588a:	f023 0301 	bic.w	r3, r3, #1
 800588e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005890:	f7fe fc0a 	bl	80040a8 <HAL_GetTick>
 8005894:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005896:	e008      	b.n	80058aa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005898:	f7fe fc06 	bl	80040a8 <HAL_GetTick>
 800589c:	4602      	mov	r2, r0
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d901      	bls.n	80058aa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80058a6:	2303      	movs	r3, #3
 80058a8:	e199      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058aa:	4b1e      	ldr	r3, [pc, #120]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0302 	and.w	r3, r3, #2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d1f0      	bne.n	8005898 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 0308 	and.w	r3, r3, #8
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d038      	beq.n	8005934 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	695b      	ldr	r3, [r3, #20]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d019      	beq.n	80058fe <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058ca:	4b16      	ldr	r3, [pc, #88]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 80058cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058ce:	4a15      	ldr	r2, [pc, #84]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 80058d0:	f043 0301 	orr.w	r3, r3, #1
 80058d4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058d6:	f7fe fbe7 	bl	80040a8 <HAL_GetTick>
 80058da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058dc:	e008      	b.n	80058f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058de:	f7fe fbe3 	bl	80040a8 <HAL_GetTick>
 80058e2:	4602      	mov	r2, r0
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	1ad3      	subs	r3, r2, r3
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	d901      	bls.n	80058f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80058ec:	2303      	movs	r3, #3
 80058ee:	e176      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058f0:	4b0c      	ldr	r3, [pc, #48]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 80058f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058f4:	f003 0302 	and.w	r3, r3, #2
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d0f0      	beq.n	80058de <HAL_RCC_OscConfig+0x23a>
 80058fc:	e01a      	b.n	8005934 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058fe:	4b09      	ldr	r3, [pc, #36]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005900:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005902:	4a08      	ldr	r2, [pc, #32]	; (8005924 <HAL_RCC_OscConfig+0x280>)
 8005904:	f023 0301 	bic.w	r3, r3, #1
 8005908:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800590a:	f7fe fbcd 	bl	80040a8 <HAL_GetTick>
 800590e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005910:	e00a      	b.n	8005928 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005912:	f7fe fbc9 	bl	80040a8 <HAL_GetTick>
 8005916:	4602      	mov	r2, r0
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	2b02      	cmp	r3, #2
 800591e:	d903      	bls.n	8005928 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005920:	2303      	movs	r3, #3
 8005922:	e15c      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>
 8005924:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005928:	4b91      	ldr	r3, [pc, #580]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 800592a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800592c:	f003 0302 	and.w	r3, r3, #2
 8005930:	2b00      	cmp	r3, #0
 8005932:	d1ee      	bne.n	8005912 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0304 	and.w	r3, r3, #4
 800593c:	2b00      	cmp	r3, #0
 800593e:	f000 80a4 	beq.w	8005a8a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005942:	4b8b      	ldr	r3, [pc, #556]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d10d      	bne.n	800596a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800594e:	4b88      	ldr	r3, [pc, #544]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005952:	4a87      	ldr	r2, [pc, #540]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005954:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005958:	6413      	str	r3, [r2, #64]	; 0x40
 800595a:	4b85      	ldr	r3, [pc, #532]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 800595c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800595e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005962:	60bb      	str	r3, [r7, #8]
 8005964:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005966:	2301      	movs	r3, #1
 8005968:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800596a:	4b82      	ldr	r3, [pc, #520]	; (8005b74 <HAL_RCC_OscConfig+0x4d0>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005972:	2b00      	cmp	r3, #0
 8005974:	d118      	bne.n	80059a8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005976:	4b7f      	ldr	r3, [pc, #508]	; (8005b74 <HAL_RCC_OscConfig+0x4d0>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a7e      	ldr	r2, [pc, #504]	; (8005b74 <HAL_RCC_OscConfig+0x4d0>)
 800597c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005980:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005982:	f7fe fb91 	bl	80040a8 <HAL_GetTick>
 8005986:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005988:	e008      	b.n	800599c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800598a:	f7fe fb8d 	bl	80040a8 <HAL_GetTick>
 800598e:	4602      	mov	r2, r0
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	1ad3      	subs	r3, r2, r3
 8005994:	2b64      	cmp	r3, #100	; 0x64
 8005996:	d901      	bls.n	800599c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005998:	2303      	movs	r3, #3
 800599a:	e120      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800599c:	4b75      	ldr	r3, [pc, #468]	; (8005b74 <HAL_RCC_OscConfig+0x4d0>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d0f0      	beq.n	800598a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d106      	bne.n	80059be <HAL_RCC_OscConfig+0x31a>
 80059b0:	4b6f      	ldr	r3, [pc, #444]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 80059b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059b4:	4a6e      	ldr	r2, [pc, #440]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 80059b6:	f043 0301 	orr.w	r3, r3, #1
 80059ba:	6713      	str	r3, [r2, #112]	; 0x70
 80059bc:	e02d      	b.n	8005a1a <HAL_RCC_OscConfig+0x376>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10c      	bne.n	80059e0 <HAL_RCC_OscConfig+0x33c>
 80059c6:	4b6a      	ldr	r3, [pc, #424]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 80059c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ca:	4a69      	ldr	r2, [pc, #420]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 80059cc:	f023 0301 	bic.w	r3, r3, #1
 80059d0:	6713      	str	r3, [r2, #112]	; 0x70
 80059d2:	4b67      	ldr	r3, [pc, #412]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 80059d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059d6:	4a66      	ldr	r2, [pc, #408]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 80059d8:	f023 0304 	bic.w	r3, r3, #4
 80059dc:	6713      	str	r3, [r2, #112]	; 0x70
 80059de:	e01c      	b.n	8005a1a <HAL_RCC_OscConfig+0x376>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	2b05      	cmp	r3, #5
 80059e6:	d10c      	bne.n	8005a02 <HAL_RCC_OscConfig+0x35e>
 80059e8:	4b61      	ldr	r3, [pc, #388]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 80059ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ec:	4a60      	ldr	r2, [pc, #384]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 80059ee:	f043 0304 	orr.w	r3, r3, #4
 80059f2:	6713      	str	r3, [r2, #112]	; 0x70
 80059f4:	4b5e      	ldr	r3, [pc, #376]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 80059f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059f8:	4a5d      	ldr	r2, [pc, #372]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 80059fa:	f043 0301 	orr.w	r3, r3, #1
 80059fe:	6713      	str	r3, [r2, #112]	; 0x70
 8005a00:	e00b      	b.n	8005a1a <HAL_RCC_OscConfig+0x376>
 8005a02:	4b5b      	ldr	r3, [pc, #364]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005a04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a06:	4a5a      	ldr	r2, [pc, #360]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005a08:	f023 0301 	bic.w	r3, r3, #1
 8005a0c:	6713      	str	r3, [r2, #112]	; 0x70
 8005a0e:	4b58      	ldr	r3, [pc, #352]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a12:	4a57      	ldr	r2, [pc, #348]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005a14:	f023 0304 	bic.w	r3, r3, #4
 8005a18:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d015      	beq.n	8005a4e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a22:	f7fe fb41 	bl	80040a8 <HAL_GetTick>
 8005a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a28:	e00a      	b.n	8005a40 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a2a:	f7fe fb3d 	bl	80040a8 <HAL_GetTick>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d901      	bls.n	8005a40 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e0ce      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a40:	4b4b      	ldr	r3, [pc, #300]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005a42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a44:	f003 0302 	and.w	r3, r3, #2
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d0ee      	beq.n	8005a2a <HAL_RCC_OscConfig+0x386>
 8005a4c:	e014      	b.n	8005a78 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a4e:	f7fe fb2b 	bl	80040a8 <HAL_GetTick>
 8005a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a54:	e00a      	b.n	8005a6c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a56:	f7fe fb27 	bl	80040a8 <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d901      	bls.n	8005a6c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e0b8      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a6c:	4b40      	ldr	r3, [pc, #256]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a70:	f003 0302 	and.w	r3, r3, #2
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d1ee      	bne.n	8005a56 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a78:	7dfb      	ldrb	r3, [r7, #23]
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d105      	bne.n	8005a8a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a7e:	4b3c      	ldr	r3, [pc, #240]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a82:	4a3b      	ldr	r2, [pc, #236]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005a84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a88:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	699b      	ldr	r3, [r3, #24]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	f000 80a4 	beq.w	8005bdc <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a94:	4b36      	ldr	r3, [pc, #216]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	f003 030c 	and.w	r3, r3, #12
 8005a9c:	2b08      	cmp	r3, #8
 8005a9e:	d06b      	beq.n	8005b78 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	699b      	ldr	r3, [r3, #24]
 8005aa4:	2b02      	cmp	r3, #2
 8005aa6:	d149      	bne.n	8005b3c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aa8:	4b31      	ldr	r3, [pc, #196]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a30      	ldr	r2, [pc, #192]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005aae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005ab2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab4:	f7fe faf8 	bl	80040a8 <HAL_GetTick>
 8005ab8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aba:	e008      	b.n	8005ace <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005abc:	f7fe faf4 	bl	80040a8 <HAL_GetTick>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	1ad3      	subs	r3, r2, r3
 8005ac6:	2b02      	cmp	r3, #2
 8005ac8:	d901      	bls.n	8005ace <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e087      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ace:	4b28      	ldr	r3, [pc, #160]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1f0      	bne.n	8005abc <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	69da      	ldr	r2, [r3, #28]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6a1b      	ldr	r3, [r3, #32]
 8005ae2:	431a      	orrs	r2, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae8:	019b      	lsls	r3, r3, #6
 8005aea:	431a      	orrs	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005af0:	085b      	lsrs	r3, r3, #1
 8005af2:	3b01      	subs	r3, #1
 8005af4:	041b      	lsls	r3, r3, #16
 8005af6:	431a      	orrs	r2, r3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005afc:	061b      	lsls	r3, r3, #24
 8005afe:	4313      	orrs	r3, r2
 8005b00:	4a1b      	ldr	r2, [pc, #108]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005b02:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005b06:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b08:	4b19      	ldr	r3, [pc, #100]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a18      	ldr	r2, [pc, #96]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005b0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b14:	f7fe fac8 	bl	80040a8 <HAL_GetTick>
 8005b18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b1a:	e008      	b.n	8005b2e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b1c:	f7fe fac4 	bl	80040a8 <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d901      	bls.n	8005b2e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e057      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b2e:	4b10      	ldr	r3, [pc, #64]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d0f0      	beq.n	8005b1c <HAL_RCC_OscConfig+0x478>
 8005b3a:	e04f      	b.n	8005bdc <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b3c:	4b0c      	ldr	r3, [pc, #48]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a0b      	ldr	r2, [pc, #44]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005b42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b48:	f7fe faae 	bl	80040a8 <HAL_GetTick>
 8005b4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b4e:	e008      	b.n	8005b62 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b50:	f7fe faaa 	bl	80040a8 <HAL_GetTick>
 8005b54:	4602      	mov	r2, r0
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	2b02      	cmp	r3, #2
 8005b5c:	d901      	bls.n	8005b62 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e03d      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b62:	4b03      	ldr	r3, [pc, #12]	; (8005b70 <HAL_RCC_OscConfig+0x4cc>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d1f0      	bne.n	8005b50 <HAL_RCC_OscConfig+0x4ac>
 8005b6e:	e035      	b.n	8005bdc <HAL_RCC_OscConfig+0x538>
 8005b70:	40023800 	.word	0x40023800
 8005b74:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005b78:	4b1b      	ldr	r3, [pc, #108]	; (8005be8 <HAL_RCC_OscConfig+0x544>)
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	699b      	ldr	r3, [r3, #24]
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d028      	beq.n	8005bd8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d121      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d11a      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ba2:	68fa      	ldr	r2, [r7, #12]
 8005ba4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005ba8:	4013      	ands	r3, r2
 8005baa:	687a      	ldr	r2, [r7, #4]
 8005bac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005bae:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d111      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bbe:	085b      	lsrs	r3, r3, #1
 8005bc0:	3b01      	subs	r3, #1
 8005bc2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d107      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bd2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d001      	beq.n	8005bdc <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e000      	b.n	8005bde <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005bdc:	2300      	movs	r3, #0
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3718      	adds	r7, #24
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}
 8005be6:	bf00      	nop
 8005be8:	40023800 	.word	0x40023800

08005bec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d101      	bne.n	8005c04 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e0d0      	b.n	8005da6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c04:	4b6a      	ldr	r3, [pc, #424]	; (8005db0 <HAL_RCC_ClockConfig+0x1c4>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 030f 	and.w	r3, r3, #15
 8005c0c:	683a      	ldr	r2, [r7, #0]
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d910      	bls.n	8005c34 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c12:	4b67      	ldr	r3, [pc, #412]	; (8005db0 <HAL_RCC_ClockConfig+0x1c4>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f023 020f 	bic.w	r2, r3, #15
 8005c1a:	4965      	ldr	r1, [pc, #404]	; (8005db0 <HAL_RCC_ClockConfig+0x1c4>)
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c22:	4b63      	ldr	r3, [pc, #396]	; (8005db0 <HAL_RCC_ClockConfig+0x1c4>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 030f 	and.w	r3, r3, #15
 8005c2a:	683a      	ldr	r2, [r7, #0]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d001      	beq.n	8005c34 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e0b8      	b.n	8005da6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 0302 	and.w	r3, r3, #2
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d020      	beq.n	8005c82 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f003 0304 	and.w	r3, r3, #4
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d005      	beq.n	8005c58 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c4c:	4b59      	ldr	r3, [pc, #356]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	4a58      	ldr	r2, [pc, #352]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005c52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005c56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 0308 	and.w	r3, r3, #8
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d005      	beq.n	8005c70 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c64:	4b53      	ldr	r3, [pc, #332]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	4a52      	ldr	r2, [pc, #328]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005c6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005c6e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c70:	4b50      	ldr	r3, [pc, #320]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	494d      	ldr	r1, [pc, #308]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 0301 	and.w	r3, r3, #1
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d040      	beq.n	8005d10 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d107      	bne.n	8005ca6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c96:	4b47      	ldr	r3, [pc, #284]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d115      	bne.n	8005cce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e07f      	b.n	8005da6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d107      	bne.n	8005cbe <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cae:	4b41      	ldr	r3, [pc, #260]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d109      	bne.n	8005cce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e073      	b.n	8005da6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cbe:	4b3d      	ldr	r3, [pc, #244]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 0302 	and.w	r3, r3, #2
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d101      	bne.n	8005cce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e06b      	b.n	8005da6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005cce:	4b39      	ldr	r3, [pc, #228]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f023 0203 	bic.w	r2, r3, #3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	4936      	ldr	r1, [pc, #216]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ce0:	f7fe f9e2 	bl	80040a8 <HAL_GetTick>
 8005ce4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ce6:	e00a      	b.n	8005cfe <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ce8:	f7fe f9de 	bl	80040a8 <HAL_GetTick>
 8005cec:	4602      	mov	r2, r0
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d901      	bls.n	8005cfe <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	e053      	b.n	8005da6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cfe:	4b2d      	ldr	r3, [pc, #180]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	f003 020c 	and.w	r2, r3, #12
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d1eb      	bne.n	8005ce8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d10:	4b27      	ldr	r3, [pc, #156]	; (8005db0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 030f 	and.w	r3, r3, #15
 8005d18:	683a      	ldr	r2, [r7, #0]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d210      	bcs.n	8005d40 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d1e:	4b24      	ldr	r3, [pc, #144]	; (8005db0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f023 020f 	bic.w	r2, r3, #15
 8005d26:	4922      	ldr	r1, [pc, #136]	; (8005db0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d2e:	4b20      	ldr	r3, [pc, #128]	; (8005db0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f003 030f 	and.w	r3, r3, #15
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	d001      	beq.n	8005d40 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e032      	b.n	8005da6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0304 	and.w	r3, r3, #4
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d008      	beq.n	8005d5e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d4c:	4b19      	ldr	r3, [pc, #100]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	4916      	ldr	r1, [pc, #88]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 0308 	and.w	r3, r3, #8
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d009      	beq.n	8005d7e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005d6a:	4b12      	ldr	r3, [pc, #72]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	691b      	ldr	r3, [r3, #16]
 8005d76:	00db      	lsls	r3, r3, #3
 8005d78:	490e      	ldr	r1, [pc, #56]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d7e:	f000 f821 	bl	8005dc4 <HAL_RCC_GetSysClockFreq>
 8005d82:	4602      	mov	r2, r0
 8005d84:	4b0b      	ldr	r3, [pc, #44]	; (8005db4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	091b      	lsrs	r3, r3, #4
 8005d8a:	f003 030f 	and.w	r3, r3, #15
 8005d8e:	490a      	ldr	r1, [pc, #40]	; (8005db8 <HAL_RCC_ClockConfig+0x1cc>)
 8005d90:	5ccb      	ldrb	r3, [r1, r3]
 8005d92:	fa22 f303 	lsr.w	r3, r2, r3
 8005d96:	4a09      	ldr	r2, [pc, #36]	; (8005dbc <HAL_RCC_ClockConfig+0x1d0>)
 8005d98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005d9a:	4b09      	ldr	r3, [pc, #36]	; (8005dc0 <HAL_RCC_ClockConfig+0x1d4>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7fe f93e 	bl	8004020 <HAL_InitTick>

  return HAL_OK;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3710      	adds	r7, #16
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	bf00      	nop
 8005db0:	40023c00 	.word	0x40023c00
 8005db4:	40023800 	.word	0x40023800
 8005db8:	08009d5c 	.word	0x08009d5c
 8005dbc:	20000008 	.word	0x20000008
 8005dc0:	2000000c 	.word	0x2000000c

08005dc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005dc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005dc8:	b094      	sub	sp, #80	; 0x50
 8005dca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	647b      	str	r3, [r7, #68]	; 0x44
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ddc:	4b79      	ldr	r3, [pc, #484]	; (8005fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	f003 030c 	and.w	r3, r3, #12
 8005de4:	2b08      	cmp	r3, #8
 8005de6:	d00d      	beq.n	8005e04 <HAL_RCC_GetSysClockFreq+0x40>
 8005de8:	2b08      	cmp	r3, #8
 8005dea:	f200 80e1 	bhi.w	8005fb0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d002      	beq.n	8005df8 <HAL_RCC_GetSysClockFreq+0x34>
 8005df2:	2b04      	cmp	r3, #4
 8005df4:	d003      	beq.n	8005dfe <HAL_RCC_GetSysClockFreq+0x3a>
 8005df6:	e0db      	b.n	8005fb0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005df8:	4b73      	ldr	r3, [pc, #460]	; (8005fc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8005dfa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005dfc:	e0db      	b.n	8005fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005dfe:	4b73      	ldr	r3, [pc, #460]	; (8005fcc <HAL_RCC_GetSysClockFreq+0x208>)
 8005e00:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005e02:	e0d8      	b.n	8005fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005e04:	4b6f      	ldr	r3, [pc, #444]	; (8005fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005e0c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005e0e:	4b6d      	ldr	r3, [pc, #436]	; (8005fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d063      	beq.n	8005ee2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e1a:	4b6a      	ldr	r3, [pc, #424]	; (8005fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	099b      	lsrs	r3, r3, #6
 8005e20:	2200      	movs	r2, #0
 8005e22:	63bb      	str	r3, [r7, #56]	; 0x38
 8005e24:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e2c:	633b      	str	r3, [r7, #48]	; 0x30
 8005e2e:	2300      	movs	r3, #0
 8005e30:	637b      	str	r3, [r7, #52]	; 0x34
 8005e32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005e36:	4622      	mov	r2, r4
 8005e38:	462b      	mov	r3, r5
 8005e3a:	f04f 0000 	mov.w	r0, #0
 8005e3e:	f04f 0100 	mov.w	r1, #0
 8005e42:	0159      	lsls	r1, r3, #5
 8005e44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e48:	0150      	lsls	r0, r2, #5
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	4621      	mov	r1, r4
 8005e50:	1a51      	subs	r1, r2, r1
 8005e52:	6139      	str	r1, [r7, #16]
 8005e54:	4629      	mov	r1, r5
 8005e56:	eb63 0301 	sbc.w	r3, r3, r1
 8005e5a:	617b      	str	r3, [r7, #20]
 8005e5c:	f04f 0200 	mov.w	r2, #0
 8005e60:	f04f 0300 	mov.w	r3, #0
 8005e64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e68:	4659      	mov	r1, fp
 8005e6a:	018b      	lsls	r3, r1, #6
 8005e6c:	4651      	mov	r1, sl
 8005e6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005e72:	4651      	mov	r1, sl
 8005e74:	018a      	lsls	r2, r1, #6
 8005e76:	4651      	mov	r1, sl
 8005e78:	ebb2 0801 	subs.w	r8, r2, r1
 8005e7c:	4659      	mov	r1, fp
 8005e7e:	eb63 0901 	sbc.w	r9, r3, r1
 8005e82:	f04f 0200 	mov.w	r2, #0
 8005e86:	f04f 0300 	mov.w	r3, #0
 8005e8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e96:	4690      	mov	r8, r2
 8005e98:	4699      	mov	r9, r3
 8005e9a:	4623      	mov	r3, r4
 8005e9c:	eb18 0303 	adds.w	r3, r8, r3
 8005ea0:	60bb      	str	r3, [r7, #8]
 8005ea2:	462b      	mov	r3, r5
 8005ea4:	eb49 0303 	adc.w	r3, r9, r3
 8005ea8:	60fb      	str	r3, [r7, #12]
 8005eaa:	f04f 0200 	mov.w	r2, #0
 8005eae:	f04f 0300 	mov.w	r3, #0
 8005eb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005eb6:	4629      	mov	r1, r5
 8005eb8:	024b      	lsls	r3, r1, #9
 8005eba:	4621      	mov	r1, r4
 8005ebc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005ec0:	4621      	mov	r1, r4
 8005ec2:	024a      	lsls	r2, r1, #9
 8005ec4:	4610      	mov	r0, r2
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005eca:	2200      	movs	r2, #0
 8005ecc:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ece:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ed0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005ed4:	f7fa fe02 	bl	8000adc <__aeabi_uldivmod>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	460b      	mov	r3, r1
 8005edc:	4613      	mov	r3, r2
 8005ede:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ee0:	e058      	b.n	8005f94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ee2:	4b38      	ldr	r3, [pc, #224]	; (8005fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	099b      	lsrs	r3, r3, #6
 8005ee8:	2200      	movs	r2, #0
 8005eea:	4618      	mov	r0, r3
 8005eec:	4611      	mov	r1, r2
 8005eee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005ef2:	623b      	str	r3, [r7, #32]
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	627b      	str	r3, [r7, #36]	; 0x24
 8005ef8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005efc:	4642      	mov	r2, r8
 8005efe:	464b      	mov	r3, r9
 8005f00:	f04f 0000 	mov.w	r0, #0
 8005f04:	f04f 0100 	mov.w	r1, #0
 8005f08:	0159      	lsls	r1, r3, #5
 8005f0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f0e:	0150      	lsls	r0, r2, #5
 8005f10:	4602      	mov	r2, r0
 8005f12:	460b      	mov	r3, r1
 8005f14:	4641      	mov	r1, r8
 8005f16:	ebb2 0a01 	subs.w	sl, r2, r1
 8005f1a:	4649      	mov	r1, r9
 8005f1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005f20:	f04f 0200 	mov.w	r2, #0
 8005f24:	f04f 0300 	mov.w	r3, #0
 8005f28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005f2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005f30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005f34:	ebb2 040a 	subs.w	r4, r2, sl
 8005f38:	eb63 050b 	sbc.w	r5, r3, fp
 8005f3c:	f04f 0200 	mov.w	r2, #0
 8005f40:	f04f 0300 	mov.w	r3, #0
 8005f44:	00eb      	lsls	r3, r5, #3
 8005f46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f4a:	00e2      	lsls	r2, r4, #3
 8005f4c:	4614      	mov	r4, r2
 8005f4e:	461d      	mov	r5, r3
 8005f50:	4643      	mov	r3, r8
 8005f52:	18e3      	adds	r3, r4, r3
 8005f54:	603b      	str	r3, [r7, #0]
 8005f56:	464b      	mov	r3, r9
 8005f58:	eb45 0303 	adc.w	r3, r5, r3
 8005f5c:	607b      	str	r3, [r7, #4]
 8005f5e:	f04f 0200 	mov.w	r2, #0
 8005f62:	f04f 0300 	mov.w	r3, #0
 8005f66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005f6a:	4629      	mov	r1, r5
 8005f6c:	028b      	lsls	r3, r1, #10
 8005f6e:	4621      	mov	r1, r4
 8005f70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005f74:	4621      	mov	r1, r4
 8005f76:	028a      	lsls	r2, r1, #10
 8005f78:	4610      	mov	r0, r2
 8005f7a:	4619      	mov	r1, r3
 8005f7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f7e:	2200      	movs	r2, #0
 8005f80:	61bb      	str	r3, [r7, #24]
 8005f82:	61fa      	str	r2, [r7, #28]
 8005f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f88:	f7fa fda8 	bl	8000adc <__aeabi_uldivmod>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	460b      	mov	r3, r1
 8005f90:	4613      	mov	r3, r2
 8005f92:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005f94:	4b0b      	ldr	r3, [pc, #44]	; (8005fc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	0c1b      	lsrs	r3, r3, #16
 8005f9a:	f003 0303 	and.w	r3, r3, #3
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	005b      	lsls	r3, r3, #1
 8005fa2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8005fa4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005fa6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005fae:	e002      	b.n	8005fb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005fb0:	4b05      	ldr	r3, [pc, #20]	; (8005fc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8005fb2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005fb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005fb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3750      	adds	r7, #80	; 0x50
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fc2:	bf00      	nop
 8005fc4:	40023800 	.word	0x40023800
 8005fc8:	00f42400 	.word	0x00f42400
 8005fcc:	007a1200 	.word	0x007a1200

08005fd0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005fd4:	4b03      	ldr	r3, [pc, #12]	; (8005fe4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop
 8005fe4:	20000008 	.word	0x20000008

08005fe8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005fec:	f7ff fff0 	bl	8005fd0 <HAL_RCC_GetHCLKFreq>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	4b05      	ldr	r3, [pc, #20]	; (8006008 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	0a9b      	lsrs	r3, r3, #10
 8005ff8:	f003 0307 	and.w	r3, r3, #7
 8005ffc:	4903      	ldr	r1, [pc, #12]	; (800600c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ffe:	5ccb      	ldrb	r3, [r1, r3]
 8006000:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006004:	4618      	mov	r0, r3
 8006006:	bd80      	pop	{r7, pc}
 8006008:	40023800 	.word	0x40023800
 800600c:	08009d6c 	.word	0x08009d6c

08006010 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006014:	f7ff ffdc 	bl	8005fd0 <HAL_RCC_GetHCLKFreq>
 8006018:	4602      	mov	r2, r0
 800601a:	4b05      	ldr	r3, [pc, #20]	; (8006030 <HAL_RCC_GetPCLK2Freq+0x20>)
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	0b5b      	lsrs	r3, r3, #13
 8006020:	f003 0307 	and.w	r3, r3, #7
 8006024:	4903      	ldr	r1, [pc, #12]	; (8006034 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006026:	5ccb      	ldrb	r3, [r1, r3]
 8006028:	fa22 f303 	lsr.w	r3, r2, r3
}
 800602c:	4618      	mov	r0, r3
 800602e:	bd80      	pop	{r7, pc}
 8006030:	40023800 	.word	0x40023800
 8006034:	08009d6c 	.word	0x08009d6c

08006038 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b088      	sub	sp, #32
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006040:	2300      	movs	r3, #0
 8006042:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006044:	2300      	movs	r3, #0
 8006046:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006048:	2300      	movs	r3, #0
 800604a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800604c:	2300      	movs	r3, #0
 800604e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006050:	2300      	movs	r3, #0
 8006052:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f003 0301 	and.w	r3, r3, #1
 800605c:	2b00      	cmp	r3, #0
 800605e:	d012      	beq.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006060:	4b69      	ldr	r3, [pc, #420]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	4a68      	ldr	r2, [pc, #416]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006066:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800606a:	6093      	str	r3, [r2, #8]
 800606c:	4b66      	ldr	r3, [pc, #408]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800606e:	689a      	ldr	r2, [r3, #8]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006074:	4964      	ldr	r1, [pc, #400]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006076:	4313      	orrs	r3, r2
 8006078:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800607e:	2b00      	cmp	r3, #0
 8006080:	d101      	bne.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006082:	2301      	movs	r3, #1
 8006084:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800608e:	2b00      	cmp	r3, #0
 8006090:	d017      	beq.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006092:	4b5d      	ldr	r3, [pc, #372]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006094:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006098:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060a0:	4959      	ldr	r1, [pc, #356]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060a2:	4313      	orrs	r3, r2
 80060a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060b0:	d101      	bne.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80060b2:	2301      	movs	r3, #1
 80060b4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d101      	bne.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80060be:	2301      	movs	r3, #1
 80060c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d017      	beq.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80060ce:	4b4e      	ldr	r3, [pc, #312]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060d4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060dc:	494a      	ldr	r1, [pc, #296]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060de:	4313      	orrs	r3, r2
 80060e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80060ec:	d101      	bne.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80060ee:	2301      	movs	r3, #1
 80060f0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d101      	bne.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80060fa:	2301      	movs	r3, #1
 80060fc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006106:	2b00      	cmp	r3, #0
 8006108:	d001      	beq.n	800610e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800610a:	2301      	movs	r3, #1
 800610c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f003 0320 	and.w	r3, r3, #32
 8006116:	2b00      	cmp	r3, #0
 8006118:	f000 808b 	beq.w	8006232 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800611c:	4b3a      	ldr	r3, [pc, #232]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800611e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006120:	4a39      	ldr	r2, [pc, #228]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006122:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006126:	6413      	str	r3, [r2, #64]	; 0x40
 8006128:	4b37      	ldr	r3, [pc, #220]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800612a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800612c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006130:	60bb      	str	r3, [r7, #8]
 8006132:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006134:	4b35      	ldr	r3, [pc, #212]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a34      	ldr	r2, [pc, #208]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800613a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800613e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006140:	f7fd ffb2 	bl	80040a8 <HAL_GetTick>
 8006144:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006146:	e008      	b.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006148:	f7fd ffae 	bl	80040a8 <HAL_GetTick>
 800614c:	4602      	mov	r2, r0
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	1ad3      	subs	r3, r2, r3
 8006152:	2b64      	cmp	r3, #100	; 0x64
 8006154:	d901      	bls.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006156:	2303      	movs	r3, #3
 8006158:	e357      	b.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800615a:	4b2c      	ldr	r3, [pc, #176]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006162:	2b00      	cmp	r3, #0
 8006164:	d0f0      	beq.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006166:	4b28      	ldr	r3, [pc, #160]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800616a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800616e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d035      	beq.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800617a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800617e:	693a      	ldr	r2, [r7, #16]
 8006180:	429a      	cmp	r2, r3
 8006182:	d02e      	beq.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006184:	4b20      	ldr	r3, [pc, #128]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006186:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006188:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800618c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800618e:	4b1e      	ldr	r3, [pc, #120]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006190:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006192:	4a1d      	ldr	r2, [pc, #116]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006194:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006198:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800619a:	4b1b      	ldr	r3, [pc, #108]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800619c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800619e:	4a1a      	ldr	r2, [pc, #104]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061a4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80061a6:	4a18      	ldr	r2, [pc, #96]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80061ac:	4b16      	ldr	r3, [pc, #88]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061b0:	f003 0301 	and.w	r3, r3, #1
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d114      	bne.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061b8:	f7fd ff76 	bl	80040a8 <HAL_GetTick>
 80061bc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061be:	e00a      	b.n	80061d6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061c0:	f7fd ff72 	bl	80040a8 <HAL_GetTick>
 80061c4:	4602      	mov	r2, r0
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	1ad3      	subs	r3, r2, r3
 80061ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d901      	bls.n	80061d6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	e319      	b.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061d6:	4b0c      	ldr	r3, [pc, #48]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061da:	f003 0302 	and.w	r3, r3, #2
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d0ee      	beq.n	80061c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061ee:	d111      	bne.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80061f0:	4b05      	ldr	r3, [pc, #20]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80061fc:	4b04      	ldr	r3, [pc, #16]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80061fe:	400b      	ands	r3, r1
 8006200:	4901      	ldr	r1, [pc, #4]	; (8006208 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006202:	4313      	orrs	r3, r2
 8006204:	608b      	str	r3, [r1, #8]
 8006206:	e00b      	b.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006208:	40023800 	.word	0x40023800
 800620c:	40007000 	.word	0x40007000
 8006210:	0ffffcff 	.word	0x0ffffcff
 8006214:	4baa      	ldr	r3, [pc, #680]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	4aa9      	ldr	r2, [pc, #676]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800621a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800621e:	6093      	str	r3, [r2, #8]
 8006220:	4ba7      	ldr	r3, [pc, #668]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006222:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006228:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800622c:	49a4      	ldr	r1, [pc, #656]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800622e:	4313      	orrs	r3, r2
 8006230:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f003 0310 	and.w	r3, r3, #16
 800623a:	2b00      	cmp	r3, #0
 800623c:	d010      	beq.n	8006260 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800623e:	4ba0      	ldr	r3, [pc, #640]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006240:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006244:	4a9e      	ldr	r2, [pc, #632]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006246:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800624a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800624e:	4b9c      	ldr	r3, [pc, #624]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006250:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006258:	4999      	ldr	r1, [pc, #612]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800625a:	4313      	orrs	r3, r2
 800625c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006268:	2b00      	cmp	r3, #0
 800626a:	d00a      	beq.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800626c:	4b94      	ldr	r3, [pc, #592]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800626e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006272:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800627a:	4991      	ldr	r1, [pc, #580]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800627c:	4313      	orrs	r3, r2
 800627e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800628a:	2b00      	cmp	r3, #0
 800628c:	d00a      	beq.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800628e:	4b8c      	ldr	r3, [pc, #560]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006290:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006294:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800629c:	4988      	ldr	r1, [pc, #544]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800629e:	4313      	orrs	r3, r2
 80062a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d00a      	beq.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80062b0:	4b83      	ldr	r3, [pc, #524]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80062b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062b6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80062be:	4980      	ldr	r1, [pc, #512]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80062c0:	4313      	orrs	r3, r2
 80062c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d00a      	beq.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80062d2:	4b7b      	ldr	r3, [pc, #492]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80062d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062d8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062e0:	4977      	ldr	r1, [pc, #476]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80062e2:	4313      	orrs	r3, r2
 80062e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d00a      	beq.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80062f4:	4b72      	ldr	r3, [pc, #456]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80062f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062fa:	f023 0203 	bic.w	r2, r3, #3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006302:	496f      	ldr	r1, [pc, #444]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006304:	4313      	orrs	r3, r2
 8006306:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006312:	2b00      	cmp	r3, #0
 8006314:	d00a      	beq.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006316:	4b6a      	ldr	r3, [pc, #424]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006318:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800631c:	f023 020c 	bic.w	r2, r3, #12
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006324:	4966      	ldr	r1, [pc, #408]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006326:	4313      	orrs	r3, r2
 8006328:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006334:	2b00      	cmp	r3, #0
 8006336:	d00a      	beq.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006338:	4b61      	ldr	r3, [pc, #388]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800633a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800633e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006346:	495e      	ldr	r1, [pc, #376]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006348:	4313      	orrs	r3, r2
 800634a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006356:	2b00      	cmp	r3, #0
 8006358:	d00a      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800635a:	4b59      	ldr	r3, [pc, #356]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800635c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006360:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006368:	4955      	ldr	r1, [pc, #340]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800636a:	4313      	orrs	r3, r2
 800636c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006378:	2b00      	cmp	r3, #0
 800637a:	d00a      	beq.n	8006392 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800637c:	4b50      	ldr	r3, [pc, #320]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800637e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006382:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800638a:	494d      	ldr	r1, [pc, #308]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800638c:	4313      	orrs	r3, r2
 800638e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800639a:	2b00      	cmp	r3, #0
 800639c:	d00a      	beq.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800639e:	4b48      	ldr	r3, [pc, #288]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063a4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063ac:	4944      	ldr	r1, [pc, #272]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063ae:	4313      	orrs	r3, r2
 80063b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d00a      	beq.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80063c0:	4b3f      	ldr	r3, [pc, #252]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063c6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063ce:	493c      	ldr	r1, [pc, #240]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063d0:	4313      	orrs	r3, r2
 80063d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00a      	beq.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80063e2:	4b37      	ldr	r3, [pc, #220]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063e8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063f0:	4933      	ldr	r1, [pc, #204]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063f2:	4313      	orrs	r3, r2
 80063f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006400:	2b00      	cmp	r3, #0
 8006402:	d00a      	beq.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006404:	4b2e      	ldr	r3, [pc, #184]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006406:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800640a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006412:	492b      	ldr	r1, [pc, #172]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006414:	4313      	orrs	r3, r2
 8006416:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006422:	2b00      	cmp	r3, #0
 8006424:	d011      	beq.n	800644a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006426:	4b26      	ldr	r3, [pc, #152]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006428:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800642c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006434:	4922      	ldr	r1, [pc, #136]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006436:	4313      	orrs	r3, r2
 8006438:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006440:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006444:	d101      	bne.n	800644a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006446:	2301      	movs	r3, #1
 8006448:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0308 	and.w	r3, r3, #8
 8006452:	2b00      	cmp	r3, #0
 8006454:	d001      	beq.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006456:	2301      	movs	r3, #1
 8006458:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00a      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006466:	4b16      	ldr	r3, [pc, #88]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006468:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800646c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006474:	4912      	ldr	r1, [pc, #72]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006476:	4313      	orrs	r3, r2
 8006478:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006484:	2b00      	cmp	r3, #0
 8006486:	d00b      	beq.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006488:	4b0d      	ldr	r3, [pc, #52]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800648a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800648e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006498:	4909      	ldr	r1, [pc, #36]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800649a:	4313      	orrs	r3, r2
 800649c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d006      	beq.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	f000 80d9 	beq.w	8006666 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80064b4:	4b02      	ldr	r3, [pc, #8]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a01      	ldr	r2, [pc, #4]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80064ba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80064be:	e001      	b.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80064c0:	40023800 	.word	0x40023800
 80064c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064c6:	f7fd fdef 	bl	80040a8 <HAL_GetTick>
 80064ca:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80064cc:	e008      	b.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80064ce:	f7fd fdeb 	bl	80040a8 <HAL_GetTick>
 80064d2:	4602      	mov	r2, r0
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	1ad3      	subs	r3, r2, r3
 80064d8:	2b64      	cmp	r3, #100	; 0x64
 80064da:	d901      	bls.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80064dc:	2303      	movs	r3, #3
 80064de:	e194      	b.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80064e0:	4b6c      	ldr	r3, [pc, #432]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1f0      	bne.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f003 0301 	and.w	r3, r3, #1
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d021      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x504>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d11d      	bne.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006500:	4b64      	ldr	r3, [pc, #400]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006502:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006506:	0c1b      	lsrs	r3, r3, #16
 8006508:	f003 0303 	and.w	r3, r3, #3
 800650c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800650e:	4b61      	ldr	r3, [pc, #388]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006510:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006514:	0e1b      	lsrs	r3, r3, #24
 8006516:	f003 030f 	and.w	r3, r3, #15
 800651a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	019a      	lsls	r2, r3, #6
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	041b      	lsls	r3, r3, #16
 8006526:	431a      	orrs	r2, r3
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	061b      	lsls	r3, r3, #24
 800652c:	431a      	orrs	r2, r3
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	071b      	lsls	r3, r3, #28
 8006534:	4957      	ldr	r1, [pc, #348]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006536:	4313      	orrs	r3, r2
 8006538:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006544:	2b00      	cmp	r3, #0
 8006546:	d004      	beq.n	8006552 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800654c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006550:	d00a      	beq.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800655a:	2b00      	cmp	r3, #0
 800655c:	d02e      	beq.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006562:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006566:	d129      	bne.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006568:	4b4a      	ldr	r3, [pc, #296]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800656a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800656e:	0c1b      	lsrs	r3, r3, #16
 8006570:	f003 0303 	and.w	r3, r3, #3
 8006574:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006576:	4b47      	ldr	r3, [pc, #284]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006578:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800657c:	0f1b      	lsrs	r3, r3, #28
 800657e:	f003 0307 	and.w	r3, r3, #7
 8006582:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	019a      	lsls	r2, r3, #6
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	041b      	lsls	r3, r3, #16
 800658e:	431a      	orrs	r2, r3
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	061b      	lsls	r3, r3, #24
 8006596:	431a      	orrs	r2, r3
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	071b      	lsls	r3, r3, #28
 800659c:	493d      	ldr	r1, [pc, #244]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800659e:	4313      	orrs	r3, r2
 80065a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80065a4:	4b3b      	ldr	r3, [pc, #236]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80065a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80065aa:	f023 021f 	bic.w	r2, r3, #31
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b2:	3b01      	subs	r3, #1
 80065b4:	4937      	ldr	r1, [pc, #220]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80065b6:	4313      	orrs	r3, r2
 80065b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d01d      	beq.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80065c8:	4b32      	ldr	r3, [pc, #200]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80065ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80065ce:	0e1b      	lsrs	r3, r3, #24
 80065d0:	f003 030f 	and.w	r3, r3, #15
 80065d4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80065d6:	4b2f      	ldr	r3, [pc, #188]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80065d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80065dc:	0f1b      	lsrs	r3, r3, #28
 80065de:	f003 0307 	and.w	r3, r3, #7
 80065e2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	019a      	lsls	r2, r3, #6
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	041b      	lsls	r3, r3, #16
 80065f0:	431a      	orrs	r2, r3
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	061b      	lsls	r3, r3, #24
 80065f6:	431a      	orrs	r2, r3
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	071b      	lsls	r3, r3, #28
 80065fc:	4925      	ldr	r1, [pc, #148]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80065fe:	4313      	orrs	r3, r2
 8006600:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800660c:	2b00      	cmp	r3, #0
 800660e:	d011      	beq.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	019a      	lsls	r2, r3, #6
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	041b      	lsls	r3, r3, #16
 800661c:	431a      	orrs	r2, r3
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	061b      	lsls	r3, r3, #24
 8006624:	431a      	orrs	r2, r3
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	071b      	lsls	r3, r3, #28
 800662c:	4919      	ldr	r1, [pc, #100]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800662e:	4313      	orrs	r3, r2
 8006630:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006634:	4b17      	ldr	r3, [pc, #92]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a16      	ldr	r2, [pc, #88]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800663a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800663e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006640:	f7fd fd32 	bl	80040a8 <HAL_GetTick>
 8006644:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006646:	e008      	b.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006648:	f7fd fd2e 	bl	80040a8 <HAL_GetTick>
 800664c:	4602      	mov	r2, r0
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	1ad3      	subs	r3, r2, r3
 8006652:	2b64      	cmp	r3, #100	; 0x64
 8006654:	d901      	bls.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006656:	2303      	movs	r3, #3
 8006658:	e0d7      	b.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800665a:	4b0e      	ldr	r3, [pc, #56]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d0f0      	beq.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	2b01      	cmp	r3, #1
 800666a:	f040 80cd 	bne.w	8006808 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800666e:	4b09      	ldr	r3, [pc, #36]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a08      	ldr	r2, [pc, #32]	; (8006694 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006674:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006678:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800667a:	f7fd fd15 	bl	80040a8 <HAL_GetTick>
 800667e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006680:	e00a      	b.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006682:	f7fd fd11 	bl	80040a8 <HAL_GetTick>
 8006686:	4602      	mov	r2, r0
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	1ad3      	subs	r3, r2, r3
 800668c:	2b64      	cmp	r3, #100	; 0x64
 800668e:	d903      	bls.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006690:	2303      	movs	r3, #3
 8006692:	e0ba      	b.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8006694:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006698:	4b5e      	ldr	r3, [pc, #376]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80066a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80066a4:	d0ed      	beq.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d003      	beq.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x682>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d009      	beq.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d02e      	beq.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d12a      	bne.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80066ce:	4b51      	ldr	r3, [pc, #324]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80066d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066d4:	0c1b      	lsrs	r3, r3, #16
 80066d6:	f003 0303 	and.w	r3, r3, #3
 80066da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80066dc:	4b4d      	ldr	r3, [pc, #308]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80066de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066e2:	0f1b      	lsrs	r3, r3, #28
 80066e4:	f003 0307 	and.w	r3, r3, #7
 80066e8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	695b      	ldr	r3, [r3, #20]
 80066ee:	019a      	lsls	r2, r3, #6
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	041b      	lsls	r3, r3, #16
 80066f4:	431a      	orrs	r2, r3
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	699b      	ldr	r3, [r3, #24]
 80066fa:	061b      	lsls	r3, r3, #24
 80066fc:	431a      	orrs	r2, r3
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	071b      	lsls	r3, r3, #28
 8006702:	4944      	ldr	r1, [pc, #272]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006704:	4313      	orrs	r3, r2
 8006706:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800670a:	4b42      	ldr	r3, [pc, #264]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800670c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006710:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006718:	3b01      	subs	r3, #1
 800671a:	021b      	lsls	r3, r3, #8
 800671c:	493d      	ldr	r1, [pc, #244]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800671e:	4313      	orrs	r3, r2
 8006720:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800672c:	2b00      	cmp	r3, #0
 800672e:	d022      	beq.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006734:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006738:	d11d      	bne.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800673a:	4b36      	ldr	r3, [pc, #216]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800673c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006740:	0e1b      	lsrs	r3, r3, #24
 8006742:	f003 030f 	and.w	r3, r3, #15
 8006746:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006748:	4b32      	ldr	r3, [pc, #200]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800674a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800674e:	0f1b      	lsrs	r3, r3, #28
 8006750:	f003 0307 	and.w	r3, r3, #7
 8006754:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	695b      	ldr	r3, [r3, #20]
 800675a:	019a      	lsls	r2, r3, #6
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6a1b      	ldr	r3, [r3, #32]
 8006760:	041b      	lsls	r3, r3, #16
 8006762:	431a      	orrs	r2, r3
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	061b      	lsls	r3, r3, #24
 8006768:	431a      	orrs	r2, r3
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	071b      	lsls	r3, r3, #28
 800676e:	4929      	ldr	r1, [pc, #164]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006770:	4313      	orrs	r3, r2
 8006772:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f003 0308 	and.w	r3, r3, #8
 800677e:	2b00      	cmp	r3, #0
 8006780:	d028      	beq.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006782:	4b24      	ldr	r3, [pc, #144]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006784:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006788:	0e1b      	lsrs	r3, r3, #24
 800678a:	f003 030f 	and.w	r3, r3, #15
 800678e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006790:	4b20      	ldr	r3, [pc, #128]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006796:	0c1b      	lsrs	r3, r3, #16
 8006798:	f003 0303 	and.w	r3, r3, #3
 800679c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	695b      	ldr	r3, [r3, #20]
 80067a2:	019a      	lsls	r2, r3, #6
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	041b      	lsls	r3, r3, #16
 80067a8:	431a      	orrs	r2, r3
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	061b      	lsls	r3, r3, #24
 80067ae:	431a      	orrs	r2, r3
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	69db      	ldr	r3, [r3, #28]
 80067b4:	071b      	lsls	r3, r3, #28
 80067b6:	4917      	ldr	r1, [pc, #92]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80067b8:	4313      	orrs	r3, r2
 80067ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80067be:	4b15      	ldr	r3, [pc, #84]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80067c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80067c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067cc:	4911      	ldr	r1, [pc, #68]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80067ce:	4313      	orrs	r3, r2
 80067d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80067d4:	4b0f      	ldr	r3, [pc, #60]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a0e      	ldr	r2, [pc, #56]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80067da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067e0:	f7fd fc62 	bl	80040a8 <HAL_GetTick>
 80067e4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80067e6:	e008      	b.n	80067fa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80067e8:	f7fd fc5e 	bl	80040a8 <HAL_GetTick>
 80067ec:	4602      	mov	r2, r0
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	1ad3      	subs	r3, r2, r3
 80067f2:	2b64      	cmp	r3, #100	; 0x64
 80067f4:	d901      	bls.n	80067fa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067f6:	2303      	movs	r3, #3
 80067f8:	e007      	b.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80067fa:	4b06      	ldr	r3, [pc, #24]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006802:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006806:	d1ef      	bne.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3720      	adds	r7, #32
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
 8006812:	bf00      	nop
 8006814:	40023800 	.word	0x40023800

08006818 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b082      	sub	sp, #8
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d101      	bne.n	800682a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e049      	b.n	80068be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006830:	b2db      	uxtb	r3, r3
 8006832:	2b00      	cmp	r3, #0
 8006834:	d106      	bne.n	8006844 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2200      	movs	r2, #0
 800683a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f7fd f90a 	bl	8003a58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2202      	movs	r2, #2
 8006848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	3304      	adds	r3, #4
 8006854:	4619      	mov	r1, r3
 8006856:	4610      	mov	r0, r2
 8006858:	f000 fdac 	bl	80073b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2201      	movs	r2, #1
 8006868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068bc:	2300      	movs	r3, #0
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3708      	adds	r7, #8
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}
	...

080068c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b085      	sub	sp, #20
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068d6:	b2db      	uxtb	r3, r3
 80068d8:	2b01      	cmp	r3, #1
 80068da:	d001      	beq.n	80068e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80068dc:	2301      	movs	r3, #1
 80068de:	e054      	b.n	800698a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2202      	movs	r2, #2
 80068e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	68da      	ldr	r2, [r3, #12]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f042 0201 	orr.w	r2, r2, #1
 80068f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a26      	ldr	r2, [pc, #152]	; (8006998 <HAL_TIM_Base_Start_IT+0xd0>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d022      	beq.n	8006948 <HAL_TIM_Base_Start_IT+0x80>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800690a:	d01d      	beq.n	8006948 <HAL_TIM_Base_Start_IT+0x80>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a22      	ldr	r2, [pc, #136]	; (800699c <HAL_TIM_Base_Start_IT+0xd4>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d018      	beq.n	8006948 <HAL_TIM_Base_Start_IT+0x80>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a21      	ldr	r2, [pc, #132]	; (80069a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d013      	beq.n	8006948 <HAL_TIM_Base_Start_IT+0x80>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a1f      	ldr	r2, [pc, #124]	; (80069a4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d00e      	beq.n	8006948 <HAL_TIM_Base_Start_IT+0x80>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a1e      	ldr	r2, [pc, #120]	; (80069a8 <HAL_TIM_Base_Start_IT+0xe0>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d009      	beq.n	8006948 <HAL_TIM_Base_Start_IT+0x80>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a1c      	ldr	r2, [pc, #112]	; (80069ac <HAL_TIM_Base_Start_IT+0xe4>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d004      	beq.n	8006948 <HAL_TIM_Base_Start_IT+0x80>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a1b      	ldr	r2, [pc, #108]	; (80069b0 <HAL_TIM_Base_Start_IT+0xe8>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d115      	bne.n	8006974 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	689a      	ldr	r2, [r3, #8]
 800694e:	4b19      	ldr	r3, [pc, #100]	; (80069b4 <HAL_TIM_Base_Start_IT+0xec>)
 8006950:	4013      	ands	r3, r2
 8006952:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2b06      	cmp	r3, #6
 8006958:	d015      	beq.n	8006986 <HAL_TIM_Base_Start_IT+0xbe>
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006960:	d011      	beq.n	8006986 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f042 0201 	orr.w	r2, r2, #1
 8006970:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006972:	e008      	b.n	8006986 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f042 0201 	orr.w	r2, r2, #1
 8006982:	601a      	str	r2, [r3, #0]
 8006984:	e000      	b.n	8006988 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006986:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006988:	2300      	movs	r3, #0
}
 800698a:	4618      	mov	r0, r3
 800698c:	3714      	adds	r7, #20
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr
 8006996:	bf00      	nop
 8006998:	40010000 	.word	0x40010000
 800699c:	40000400 	.word	0x40000400
 80069a0:	40000800 	.word	0x40000800
 80069a4:	40000c00 	.word	0x40000c00
 80069a8:	40010400 	.word	0x40010400
 80069ac:	40014000 	.word	0x40014000
 80069b0:	40001800 	.word	0x40001800
 80069b4:	00010007 	.word	0x00010007

080069b8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	68da      	ldr	r2, [r3, #12]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f022 0201 	bic.w	r2, r2, #1
 80069ce:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	6a1a      	ldr	r2, [r3, #32]
 80069d6:	f241 1311 	movw	r3, #4369	; 0x1111
 80069da:	4013      	ands	r3, r2
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d10f      	bne.n	8006a00 <HAL_TIM_Base_Stop_IT+0x48>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	6a1a      	ldr	r2, [r3, #32]
 80069e6:	f240 4344 	movw	r3, #1092	; 0x444
 80069ea:	4013      	ands	r3, r2
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d107      	bne.n	8006a00 <HAL_TIM_Base_Stop_IT+0x48>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f022 0201 	bic.w	r2, r2, #1
 80069fe:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006a08:	2300      	movs	r3, #0
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	370c      	adds	r7, #12
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr

08006a16 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006a16:	b580      	push	{r7, lr}
 8006a18:	b082      	sub	sp, #8
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d101      	bne.n	8006a28 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	e049      	b.n	8006abc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d106      	bne.n	8006a42 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f000 f841 	bl	8006ac4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2202      	movs	r2, #2
 8006a46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	3304      	adds	r3, #4
 8006a52:	4619      	mov	r1, r3
 8006a54:	4610      	mov	r0, r2
 8006a56:	f000 fcad 	bl	80073b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2201      	movs	r2, #1
 8006a66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2201      	movs	r2, #1
 8006a76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2201      	movs	r2, #1
 8006a7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2201      	movs	r2, #1
 8006a96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2201      	movs	r2, #1
 8006aae:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006aba:	2300      	movs	r3, #0
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3708      	adds	r7, #8
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}

08006ac4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006acc:	bf00      	nop
 8006ace:	370c      	adds	r7, #12
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr

08006ad8 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b084      	sub	sp, #16
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d109      	bne.n	8006b00 <HAL_TIM_PWM_Start_IT+0x28>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	bf14      	ite	ne
 8006af8:	2301      	movne	r3, #1
 8006afa:	2300      	moveq	r3, #0
 8006afc:	b2db      	uxtb	r3, r3
 8006afe:	e03c      	b.n	8006b7a <HAL_TIM_PWM_Start_IT+0xa2>
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	2b04      	cmp	r3, #4
 8006b04:	d109      	bne.n	8006b1a <HAL_TIM_PWM_Start_IT+0x42>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006b0c:	b2db      	uxtb	r3, r3
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	bf14      	ite	ne
 8006b12:	2301      	movne	r3, #1
 8006b14:	2300      	moveq	r3, #0
 8006b16:	b2db      	uxtb	r3, r3
 8006b18:	e02f      	b.n	8006b7a <HAL_TIM_PWM_Start_IT+0xa2>
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	2b08      	cmp	r3, #8
 8006b1e:	d109      	bne.n	8006b34 <HAL_TIM_PWM_Start_IT+0x5c>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	bf14      	ite	ne
 8006b2c:	2301      	movne	r3, #1
 8006b2e:	2300      	moveq	r3, #0
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	e022      	b.n	8006b7a <HAL_TIM_PWM_Start_IT+0xa2>
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	2b0c      	cmp	r3, #12
 8006b38:	d109      	bne.n	8006b4e <HAL_TIM_PWM_Start_IT+0x76>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b40:	b2db      	uxtb	r3, r3
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	bf14      	ite	ne
 8006b46:	2301      	movne	r3, #1
 8006b48:	2300      	moveq	r3, #0
 8006b4a:	b2db      	uxtb	r3, r3
 8006b4c:	e015      	b.n	8006b7a <HAL_TIM_PWM_Start_IT+0xa2>
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	2b10      	cmp	r3, #16
 8006b52:	d109      	bne.n	8006b68 <HAL_TIM_PWM_Start_IT+0x90>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	bf14      	ite	ne
 8006b60:	2301      	movne	r3, #1
 8006b62:	2300      	moveq	r3, #0
 8006b64:	b2db      	uxtb	r3, r3
 8006b66:	e008      	b.n	8006b7a <HAL_TIM_PWM_Start_IT+0xa2>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	bf14      	ite	ne
 8006b74:	2301      	movne	r3, #1
 8006b76:	2300      	moveq	r3, #0
 8006b78:	b2db      	uxtb	r3, r3
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d001      	beq.n	8006b82 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e0dd      	b.n	8006d3e <HAL_TIM_PWM_Start_IT+0x266>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d104      	bne.n	8006b92 <HAL_TIM_PWM_Start_IT+0xba>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2202      	movs	r2, #2
 8006b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b90:	e023      	b.n	8006bda <HAL_TIM_PWM_Start_IT+0x102>
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	2b04      	cmp	r3, #4
 8006b96:	d104      	bne.n	8006ba2 <HAL_TIM_PWM_Start_IT+0xca>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2202      	movs	r2, #2
 8006b9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ba0:	e01b      	b.n	8006bda <HAL_TIM_PWM_Start_IT+0x102>
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	2b08      	cmp	r3, #8
 8006ba6:	d104      	bne.n	8006bb2 <HAL_TIM_PWM_Start_IT+0xda>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2202      	movs	r2, #2
 8006bac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006bb0:	e013      	b.n	8006bda <HAL_TIM_PWM_Start_IT+0x102>
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	2b0c      	cmp	r3, #12
 8006bb6:	d104      	bne.n	8006bc2 <HAL_TIM_PWM_Start_IT+0xea>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2202      	movs	r2, #2
 8006bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006bc0:	e00b      	b.n	8006bda <HAL_TIM_PWM_Start_IT+0x102>
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	2b10      	cmp	r3, #16
 8006bc6:	d104      	bne.n	8006bd2 <HAL_TIM_PWM_Start_IT+0xfa>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2202      	movs	r2, #2
 8006bcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006bd0:	e003      	b.n	8006bda <HAL_TIM_PWM_Start_IT+0x102>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2202      	movs	r2, #2
 8006bd6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	2b0c      	cmp	r3, #12
 8006bde:	d841      	bhi.n	8006c64 <HAL_TIM_PWM_Start_IT+0x18c>
 8006be0:	a201      	add	r2, pc, #4	; (adr r2, 8006be8 <HAL_TIM_PWM_Start_IT+0x110>)
 8006be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006be6:	bf00      	nop
 8006be8:	08006c1d 	.word	0x08006c1d
 8006bec:	08006c65 	.word	0x08006c65
 8006bf0:	08006c65 	.word	0x08006c65
 8006bf4:	08006c65 	.word	0x08006c65
 8006bf8:	08006c2f 	.word	0x08006c2f
 8006bfc:	08006c65 	.word	0x08006c65
 8006c00:	08006c65 	.word	0x08006c65
 8006c04:	08006c65 	.word	0x08006c65
 8006c08:	08006c41 	.word	0x08006c41
 8006c0c:	08006c65 	.word	0x08006c65
 8006c10:	08006c65 	.word	0x08006c65
 8006c14:	08006c65 	.word	0x08006c65
 8006c18:	08006c53 	.word	0x08006c53
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	68da      	ldr	r2, [r3, #12]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f042 0202 	orr.w	r2, r2, #2
 8006c2a:	60da      	str	r2, [r3, #12]
      break;
 8006c2c:	e01d      	b.n	8006c6a <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	68da      	ldr	r2, [r3, #12]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f042 0204 	orr.w	r2, r2, #4
 8006c3c:	60da      	str	r2, [r3, #12]
      break;
 8006c3e:	e014      	b.n	8006c6a <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	68da      	ldr	r2, [r3, #12]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f042 0208 	orr.w	r2, r2, #8
 8006c4e:	60da      	str	r2, [r3, #12]
      break;
 8006c50:	e00b      	b.n	8006c6a <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	68da      	ldr	r2, [r3, #12]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f042 0210 	orr.w	r2, r2, #16
 8006c60:	60da      	str	r2, [r3, #12]
      break;
 8006c62:	e002      	b.n	8006c6a <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	73fb      	strb	r3, [r7, #15]
      break;
 8006c68:	bf00      	nop
  }

  if (status == HAL_OK)
 8006c6a:	7bfb      	ldrb	r3, [r7, #15]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d165      	bne.n	8006d3c <HAL_TIM_PWM_Start_IT+0x264>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	2201      	movs	r2, #1
 8006c76:	6839      	ldr	r1, [r7, #0]
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f000 ff33 	bl	8007ae4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a31      	ldr	r2, [pc, #196]	; (8006d48 <HAL_TIM_PWM_Start_IT+0x270>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d004      	beq.n	8006c92 <HAL_TIM_PWM_Start_IT+0x1ba>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a2f      	ldr	r2, [pc, #188]	; (8006d4c <HAL_TIM_PWM_Start_IT+0x274>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d101      	bne.n	8006c96 <HAL_TIM_PWM_Start_IT+0x1be>
 8006c92:	2301      	movs	r3, #1
 8006c94:	e000      	b.n	8006c98 <HAL_TIM_PWM_Start_IT+0x1c0>
 8006c96:	2300      	movs	r3, #0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d007      	beq.n	8006cac <HAL_TIM_PWM_Start_IT+0x1d4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006caa:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a25      	ldr	r2, [pc, #148]	; (8006d48 <HAL_TIM_PWM_Start_IT+0x270>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d022      	beq.n	8006cfc <HAL_TIM_PWM_Start_IT+0x224>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cbe:	d01d      	beq.n	8006cfc <HAL_TIM_PWM_Start_IT+0x224>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a22      	ldr	r2, [pc, #136]	; (8006d50 <HAL_TIM_PWM_Start_IT+0x278>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d018      	beq.n	8006cfc <HAL_TIM_PWM_Start_IT+0x224>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a21      	ldr	r2, [pc, #132]	; (8006d54 <HAL_TIM_PWM_Start_IT+0x27c>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d013      	beq.n	8006cfc <HAL_TIM_PWM_Start_IT+0x224>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a1f      	ldr	r2, [pc, #124]	; (8006d58 <HAL_TIM_PWM_Start_IT+0x280>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d00e      	beq.n	8006cfc <HAL_TIM_PWM_Start_IT+0x224>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a1a      	ldr	r2, [pc, #104]	; (8006d4c <HAL_TIM_PWM_Start_IT+0x274>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d009      	beq.n	8006cfc <HAL_TIM_PWM_Start_IT+0x224>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a1b      	ldr	r2, [pc, #108]	; (8006d5c <HAL_TIM_PWM_Start_IT+0x284>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d004      	beq.n	8006cfc <HAL_TIM_PWM_Start_IT+0x224>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a1a      	ldr	r2, [pc, #104]	; (8006d60 <HAL_TIM_PWM_Start_IT+0x288>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d115      	bne.n	8006d28 <HAL_TIM_PWM_Start_IT+0x250>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	689a      	ldr	r2, [r3, #8]
 8006d02:	4b18      	ldr	r3, [pc, #96]	; (8006d64 <HAL_TIM_PWM_Start_IT+0x28c>)
 8006d04:	4013      	ands	r3, r2
 8006d06:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	2b06      	cmp	r3, #6
 8006d0c:	d015      	beq.n	8006d3a <HAL_TIM_PWM_Start_IT+0x262>
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d14:	d011      	beq.n	8006d3a <HAL_TIM_PWM_Start_IT+0x262>
      {
        __HAL_TIM_ENABLE(htim);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f042 0201 	orr.w	r2, r2, #1
 8006d24:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d26:	e008      	b.n	8006d3a <HAL_TIM_PWM_Start_IT+0x262>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	681a      	ldr	r2, [r3, #0]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f042 0201 	orr.w	r2, r2, #1
 8006d36:	601a      	str	r2, [r3, #0]
 8006d38:	e000      	b.n	8006d3c <HAL_TIM_PWM_Start_IT+0x264>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d3a:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8006d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3710      	adds	r7, #16
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
 8006d46:	bf00      	nop
 8006d48:	40010000 	.word	0x40010000
 8006d4c:	40010400 	.word	0x40010400
 8006d50:	40000400 	.word	0x40000400
 8006d54:	40000800 	.word	0x40000800
 8006d58:	40000c00 	.word	0x40000c00
 8006d5c:	40014000 	.word	0x40014000
 8006d60:	40001800 	.word	0x40001800
 8006d64:	00010007 	.word	0x00010007

08006d68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b082      	sub	sp, #8
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	691b      	ldr	r3, [r3, #16]
 8006d76:	f003 0302 	and.w	r3, r3, #2
 8006d7a:	2b02      	cmp	r3, #2
 8006d7c:	d122      	bne.n	8006dc4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	f003 0302 	and.w	r3, r3, #2
 8006d88:	2b02      	cmp	r3, #2
 8006d8a:	d11b      	bne.n	8006dc4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f06f 0202 	mvn.w	r2, #2
 8006d94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2201      	movs	r2, #1
 8006d9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	699b      	ldr	r3, [r3, #24]
 8006da2:	f003 0303 	and.w	r3, r3, #3
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d003      	beq.n	8006db2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 fae4 	bl	8007378 <HAL_TIM_IC_CaptureCallback>
 8006db0:	e005      	b.n	8006dbe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f000 fad6 	bl	8007364 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	f000 fae7 	bl	800738c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	691b      	ldr	r3, [r3, #16]
 8006dca:	f003 0304 	and.w	r3, r3, #4
 8006dce:	2b04      	cmp	r3, #4
 8006dd0:	d122      	bne.n	8006e18 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	f003 0304 	and.w	r3, r3, #4
 8006ddc:	2b04      	cmp	r3, #4
 8006dde:	d11b      	bne.n	8006e18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f06f 0204 	mvn.w	r2, #4
 8006de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2202      	movs	r2, #2
 8006dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	699b      	ldr	r3, [r3, #24]
 8006df6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d003      	beq.n	8006e06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f000 faba 	bl	8007378 <HAL_TIM_IC_CaptureCallback>
 8006e04:	e005      	b.n	8006e12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f000 faac 	bl	8007364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f000 fabd 	bl	800738c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	691b      	ldr	r3, [r3, #16]
 8006e1e:	f003 0308 	and.w	r3, r3, #8
 8006e22:	2b08      	cmp	r3, #8
 8006e24:	d122      	bne.n	8006e6c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	68db      	ldr	r3, [r3, #12]
 8006e2c:	f003 0308 	and.w	r3, r3, #8
 8006e30:	2b08      	cmp	r3, #8
 8006e32:	d11b      	bne.n	8006e6c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f06f 0208 	mvn.w	r2, #8
 8006e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2204      	movs	r2, #4
 8006e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	69db      	ldr	r3, [r3, #28]
 8006e4a:	f003 0303 	and.w	r3, r3, #3
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d003      	beq.n	8006e5a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f000 fa90 	bl	8007378 <HAL_TIM_IC_CaptureCallback>
 8006e58:	e005      	b.n	8006e66 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 fa82 	bl	8007364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f000 fa93 	bl	800738c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	f003 0310 	and.w	r3, r3, #16
 8006e76:	2b10      	cmp	r3, #16
 8006e78:	d122      	bne.n	8006ec0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68db      	ldr	r3, [r3, #12]
 8006e80:	f003 0310 	and.w	r3, r3, #16
 8006e84:	2b10      	cmp	r3, #16
 8006e86:	d11b      	bne.n	8006ec0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f06f 0210 	mvn.w	r2, #16
 8006e90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2208      	movs	r2, #8
 8006e96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	69db      	ldr	r3, [r3, #28]
 8006e9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d003      	beq.n	8006eae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ea6:	6878      	ldr	r0, [r7, #4]
 8006ea8:	f000 fa66 	bl	8007378 <HAL_TIM_IC_CaptureCallback>
 8006eac:	e005      	b.n	8006eba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 fa58 	bl	8007364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f000 fa69 	bl	800738c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	691b      	ldr	r3, [r3, #16]
 8006ec6:	f003 0301 	and.w	r3, r3, #1
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d10e      	bne.n	8006eec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	68db      	ldr	r3, [r3, #12]
 8006ed4:	f003 0301 	and.w	r3, r3, #1
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d107      	bne.n	8006eec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f06f 0201 	mvn.w	r2, #1
 8006ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f7fa f808 	bl	8000efc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	691b      	ldr	r3, [r3, #16]
 8006ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ef6:	2b80      	cmp	r3, #128	; 0x80
 8006ef8:	d10e      	bne.n	8006f18 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f04:	2b80      	cmp	r3, #128	; 0x80
 8006f06:	d107      	bne.n	8006f18 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 fea4 	bl	8007c60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f26:	d10e      	bne.n	8006f46 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	68db      	ldr	r3, [r3, #12]
 8006f2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f32:	2b80      	cmp	r3, #128	; 0x80
 8006f34:	d107      	bne.n	8006f46 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006f3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f000 fe97 	bl	8007c74 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	691b      	ldr	r3, [r3, #16]
 8006f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f50:	2b40      	cmp	r3, #64	; 0x40
 8006f52:	d10e      	bne.n	8006f72 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	68db      	ldr	r3, [r3, #12]
 8006f5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f5e:	2b40      	cmp	r3, #64	; 0x40
 8006f60:	d107      	bne.n	8006f72 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006f6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f6c:	6878      	ldr	r0, [r7, #4]
 8006f6e:	f000 fa17 	bl	80073a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	691b      	ldr	r3, [r3, #16]
 8006f78:	f003 0320 	and.w	r3, r3, #32
 8006f7c:	2b20      	cmp	r3, #32
 8006f7e:	d10e      	bne.n	8006f9e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	68db      	ldr	r3, [r3, #12]
 8006f86:	f003 0320 	and.w	r3, r3, #32
 8006f8a:	2b20      	cmp	r3, #32
 8006f8c:	d107      	bne.n	8006f9e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f06f 0220 	mvn.w	r2, #32
 8006f96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 fe57 	bl	8007c4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f9e:	bf00      	nop
 8006fa0:	3708      	adds	r7, #8
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
	...

08006fa8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b086      	sub	sp, #24
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	60f8      	str	r0, [r7, #12]
 8006fb0:	60b9      	str	r1, [r7, #8]
 8006fb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	d101      	bne.n	8006fc6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006fc2:	2302      	movs	r3, #2
 8006fc4:	e0ff      	b.n	80071c6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2b14      	cmp	r3, #20
 8006fd2:	f200 80f0 	bhi.w	80071b6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006fd6:	a201      	add	r2, pc, #4	; (adr r2, 8006fdc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fdc:	08007031 	.word	0x08007031
 8006fe0:	080071b7 	.word	0x080071b7
 8006fe4:	080071b7 	.word	0x080071b7
 8006fe8:	080071b7 	.word	0x080071b7
 8006fec:	08007071 	.word	0x08007071
 8006ff0:	080071b7 	.word	0x080071b7
 8006ff4:	080071b7 	.word	0x080071b7
 8006ff8:	080071b7 	.word	0x080071b7
 8006ffc:	080070b3 	.word	0x080070b3
 8007000:	080071b7 	.word	0x080071b7
 8007004:	080071b7 	.word	0x080071b7
 8007008:	080071b7 	.word	0x080071b7
 800700c:	080070f3 	.word	0x080070f3
 8007010:	080071b7 	.word	0x080071b7
 8007014:	080071b7 	.word	0x080071b7
 8007018:	080071b7 	.word	0x080071b7
 800701c:	08007135 	.word	0x08007135
 8007020:	080071b7 	.word	0x080071b7
 8007024:	080071b7 	.word	0x080071b7
 8007028:	080071b7 	.word	0x080071b7
 800702c:	08007175 	.word	0x08007175
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	68b9      	ldr	r1, [r7, #8]
 8007036:	4618      	mov	r0, r3
 8007038:	f000 fa5c 	bl	80074f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	699a      	ldr	r2, [r3, #24]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f042 0208 	orr.w	r2, r2, #8
 800704a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	699a      	ldr	r2, [r3, #24]
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f022 0204 	bic.w	r2, r2, #4
 800705a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	6999      	ldr	r1, [r3, #24]
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	691a      	ldr	r2, [r3, #16]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	430a      	orrs	r2, r1
 800706c:	619a      	str	r2, [r3, #24]
      break;
 800706e:	e0a5      	b.n	80071bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	68b9      	ldr	r1, [r7, #8]
 8007076:	4618      	mov	r0, r3
 8007078:	f000 faae 	bl	80075d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	699a      	ldr	r2, [r3, #24]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800708a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	699a      	ldr	r2, [r3, #24]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800709a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	6999      	ldr	r1, [r3, #24]
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	691b      	ldr	r3, [r3, #16]
 80070a6:	021a      	lsls	r2, r3, #8
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	430a      	orrs	r2, r1
 80070ae:	619a      	str	r2, [r3, #24]
      break;
 80070b0:	e084      	b.n	80071bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	68b9      	ldr	r1, [r7, #8]
 80070b8:	4618      	mov	r0, r3
 80070ba:	f000 fb05 	bl	80076c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	69da      	ldr	r2, [r3, #28]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f042 0208 	orr.w	r2, r2, #8
 80070cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	69da      	ldr	r2, [r3, #28]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f022 0204 	bic.w	r2, r2, #4
 80070dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	69d9      	ldr	r1, [r3, #28]
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	691a      	ldr	r2, [r3, #16]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	430a      	orrs	r2, r1
 80070ee:	61da      	str	r2, [r3, #28]
      break;
 80070f0:	e064      	b.n	80071bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	68b9      	ldr	r1, [r7, #8]
 80070f8:	4618      	mov	r0, r3
 80070fa:	f000 fb5b 	bl	80077b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	69da      	ldr	r2, [r3, #28]
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800710c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	69da      	ldr	r2, [r3, #28]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800711c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	69d9      	ldr	r1, [r3, #28]
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	691b      	ldr	r3, [r3, #16]
 8007128:	021a      	lsls	r2, r3, #8
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	430a      	orrs	r2, r1
 8007130:	61da      	str	r2, [r3, #28]
      break;
 8007132:	e043      	b.n	80071bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	68b9      	ldr	r1, [r7, #8]
 800713a:	4618      	mov	r0, r3
 800713c:	f000 fb92 	bl	8007864 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f042 0208 	orr.w	r2, r2, #8
 800714e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f022 0204 	bic.w	r2, r2, #4
 800715e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	691a      	ldr	r2, [r3, #16]
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	430a      	orrs	r2, r1
 8007170:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007172:	e023      	b.n	80071bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	68b9      	ldr	r1, [r7, #8]
 800717a:	4618      	mov	r0, r3
 800717c:	f000 fbc4 	bl	8007908 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800718e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800719e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	691b      	ldr	r3, [r3, #16]
 80071aa:	021a      	lsls	r2, r3, #8
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	430a      	orrs	r2, r1
 80071b2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80071b4:	e002      	b.n	80071bc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80071b6:	2301      	movs	r3, #1
 80071b8:	75fb      	strb	r3, [r7, #23]
      break;
 80071ba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2200      	movs	r2, #0
 80071c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80071c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3718      	adds	r7, #24
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	bf00      	nop

080071d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b084      	sub	sp, #16
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071da:	2300      	movs	r3, #0
 80071dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d101      	bne.n	80071ec <HAL_TIM_ConfigClockSource+0x1c>
 80071e8:	2302      	movs	r3, #2
 80071ea:	e0b4      	b.n	8007356 <HAL_TIM_ConfigClockSource+0x186>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2202      	movs	r2, #2
 80071f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007204:	68ba      	ldr	r2, [r7, #8]
 8007206:	4b56      	ldr	r3, [pc, #344]	; (8007360 <HAL_TIM_ConfigClockSource+0x190>)
 8007208:	4013      	ands	r3, r2
 800720a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007212:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68ba      	ldr	r2, [r7, #8]
 800721a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007224:	d03e      	beq.n	80072a4 <HAL_TIM_ConfigClockSource+0xd4>
 8007226:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800722a:	f200 8087 	bhi.w	800733c <HAL_TIM_ConfigClockSource+0x16c>
 800722e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007232:	f000 8086 	beq.w	8007342 <HAL_TIM_ConfigClockSource+0x172>
 8007236:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800723a:	d87f      	bhi.n	800733c <HAL_TIM_ConfigClockSource+0x16c>
 800723c:	2b70      	cmp	r3, #112	; 0x70
 800723e:	d01a      	beq.n	8007276 <HAL_TIM_ConfigClockSource+0xa6>
 8007240:	2b70      	cmp	r3, #112	; 0x70
 8007242:	d87b      	bhi.n	800733c <HAL_TIM_ConfigClockSource+0x16c>
 8007244:	2b60      	cmp	r3, #96	; 0x60
 8007246:	d050      	beq.n	80072ea <HAL_TIM_ConfigClockSource+0x11a>
 8007248:	2b60      	cmp	r3, #96	; 0x60
 800724a:	d877      	bhi.n	800733c <HAL_TIM_ConfigClockSource+0x16c>
 800724c:	2b50      	cmp	r3, #80	; 0x50
 800724e:	d03c      	beq.n	80072ca <HAL_TIM_ConfigClockSource+0xfa>
 8007250:	2b50      	cmp	r3, #80	; 0x50
 8007252:	d873      	bhi.n	800733c <HAL_TIM_ConfigClockSource+0x16c>
 8007254:	2b40      	cmp	r3, #64	; 0x40
 8007256:	d058      	beq.n	800730a <HAL_TIM_ConfigClockSource+0x13a>
 8007258:	2b40      	cmp	r3, #64	; 0x40
 800725a:	d86f      	bhi.n	800733c <HAL_TIM_ConfigClockSource+0x16c>
 800725c:	2b30      	cmp	r3, #48	; 0x30
 800725e:	d064      	beq.n	800732a <HAL_TIM_ConfigClockSource+0x15a>
 8007260:	2b30      	cmp	r3, #48	; 0x30
 8007262:	d86b      	bhi.n	800733c <HAL_TIM_ConfigClockSource+0x16c>
 8007264:	2b20      	cmp	r3, #32
 8007266:	d060      	beq.n	800732a <HAL_TIM_ConfigClockSource+0x15a>
 8007268:	2b20      	cmp	r3, #32
 800726a:	d867      	bhi.n	800733c <HAL_TIM_ConfigClockSource+0x16c>
 800726c:	2b00      	cmp	r3, #0
 800726e:	d05c      	beq.n	800732a <HAL_TIM_ConfigClockSource+0x15a>
 8007270:	2b10      	cmp	r3, #16
 8007272:	d05a      	beq.n	800732a <HAL_TIM_ConfigClockSource+0x15a>
 8007274:	e062      	b.n	800733c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6818      	ldr	r0, [r3, #0]
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	6899      	ldr	r1, [r3, #8]
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	685a      	ldr	r2, [r3, #4]
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	68db      	ldr	r3, [r3, #12]
 8007286:	f000 fc0d 	bl	8007aa4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007298:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	68ba      	ldr	r2, [r7, #8]
 80072a0:	609a      	str	r2, [r3, #8]
      break;
 80072a2:	e04f      	b.n	8007344 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6818      	ldr	r0, [r3, #0]
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	6899      	ldr	r1, [r3, #8]
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	685a      	ldr	r2, [r3, #4]
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	68db      	ldr	r3, [r3, #12]
 80072b4:	f000 fbf6 	bl	8007aa4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	689a      	ldr	r2, [r3, #8]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80072c6:	609a      	str	r2, [r3, #8]
      break;
 80072c8:	e03c      	b.n	8007344 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6818      	ldr	r0, [r3, #0]
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	6859      	ldr	r1, [r3, #4]
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	68db      	ldr	r3, [r3, #12]
 80072d6:	461a      	mov	r2, r3
 80072d8:	f000 fb6a 	bl	80079b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	2150      	movs	r1, #80	; 0x50
 80072e2:	4618      	mov	r0, r3
 80072e4:	f000 fbc3 	bl	8007a6e <TIM_ITRx_SetConfig>
      break;
 80072e8:	e02c      	b.n	8007344 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6818      	ldr	r0, [r3, #0]
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	6859      	ldr	r1, [r3, #4]
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	461a      	mov	r2, r3
 80072f8:	f000 fb89 	bl	8007a0e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2160      	movs	r1, #96	; 0x60
 8007302:	4618      	mov	r0, r3
 8007304:	f000 fbb3 	bl	8007a6e <TIM_ITRx_SetConfig>
      break;
 8007308:	e01c      	b.n	8007344 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6818      	ldr	r0, [r3, #0]
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	6859      	ldr	r1, [r3, #4]
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	461a      	mov	r2, r3
 8007318:	f000 fb4a 	bl	80079b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2140      	movs	r1, #64	; 0x40
 8007322:	4618      	mov	r0, r3
 8007324:	f000 fba3 	bl	8007a6e <TIM_ITRx_SetConfig>
      break;
 8007328:	e00c      	b.n	8007344 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681a      	ldr	r2, [r3, #0]
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4619      	mov	r1, r3
 8007334:	4610      	mov	r0, r2
 8007336:	f000 fb9a 	bl	8007a6e <TIM_ITRx_SetConfig>
      break;
 800733a:	e003      	b.n	8007344 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	73fb      	strb	r3, [r7, #15]
      break;
 8007340:	e000      	b.n	8007344 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007342:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2200      	movs	r2, #0
 8007350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007354:	7bfb      	ldrb	r3, [r7, #15]
}
 8007356:	4618      	mov	r0, r3
 8007358:	3710      	adds	r7, #16
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
 800735e:	bf00      	nop
 8007360:	fffeff88 	.word	0xfffeff88

08007364 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007364:	b480      	push	{r7}
 8007366:	b083      	sub	sp, #12
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800736c:	bf00      	nop
 800736e:	370c      	adds	r7, #12
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr

08007378 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007378:	b480      	push	{r7}
 800737a:	b083      	sub	sp, #12
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007380:	bf00      	nop
 8007382:	370c      	adds	r7, #12
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr

0800738c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800738c:	b480      	push	{r7}
 800738e:	b083      	sub	sp, #12
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007394:	bf00      	nop
 8007396:	370c      	adds	r7, #12
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr

080073a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b083      	sub	sp, #12
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80073a8:	bf00      	nop
 80073aa:	370c      	adds	r7, #12
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr

080073b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b085      	sub	sp, #20
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
 80073bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a40      	ldr	r2, [pc, #256]	; (80074c8 <TIM_Base_SetConfig+0x114>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d013      	beq.n	80073f4 <TIM_Base_SetConfig+0x40>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073d2:	d00f      	beq.n	80073f4 <TIM_Base_SetConfig+0x40>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a3d      	ldr	r2, [pc, #244]	; (80074cc <TIM_Base_SetConfig+0x118>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d00b      	beq.n	80073f4 <TIM_Base_SetConfig+0x40>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	4a3c      	ldr	r2, [pc, #240]	; (80074d0 <TIM_Base_SetConfig+0x11c>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d007      	beq.n	80073f4 <TIM_Base_SetConfig+0x40>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	4a3b      	ldr	r2, [pc, #236]	; (80074d4 <TIM_Base_SetConfig+0x120>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d003      	beq.n	80073f4 <TIM_Base_SetConfig+0x40>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	4a3a      	ldr	r2, [pc, #232]	; (80074d8 <TIM_Base_SetConfig+0x124>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d108      	bne.n	8007406 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	68fa      	ldr	r2, [r7, #12]
 8007402:	4313      	orrs	r3, r2
 8007404:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	4a2f      	ldr	r2, [pc, #188]	; (80074c8 <TIM_Base_SetConfig+0x114>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d02b      	beq.n	8007466 <TIM_Base_SetConfig+0xb2>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007414:	d027      	beq.n	8007466 <TIM_Base_SetConfig+0xb2>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	4a2c      	ldr	r2, [pc, #176]	; (80074cc <TIM_Base_SetConfig+0x118>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d023      	beq.n	8007466 <TIM_Base_SetConfig+0xb2>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	4a2b      	ldr	r2, [pc, #172]	; (80074d0 <TIM_Base_SetConfig+0x11c>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d01f      	beq.n	8007466 <TIM_Base_SetConfig+0xb2>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	4a2a      	ldr	r2, [pc, #168]	; (80074d4 <TIM_Base_SetConfig+0x120>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d01b      	beq.n	8007466 <TIM_Base_SetConfig+0xb2>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a29      	ldr	r2, [pc, #164]	; (80074d8 <TIM_Base_SetConfig+0x124>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d017      	beq.n	8007466 <TIM_Base_SetConfig+0xb2>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	4a28      	ldr	r2, [pc, #160]	; (80074dc <TIM_Base_SetConfig+0x128>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d013      	beq.n	8007466 <TIM_Base_SetConfig+0xb2>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4a27      	ldr	r2, [pc, #156]	; (80074e0 <TIM_Base_SetConfig+0x12c>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d00f      	beq.n	8007466 <TIM_Base_SetConfig+0xb2>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	4a26      	ldr	r2, [pc, #152]	; (80074e4 <TIM_Base_SetConfig+0x130>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d00b      	beq.n	8007466 <TIM_Base_SetConfig+0xb2>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	4a25      	ldr	r2, [pc, #148]	; (80074e8 <TIM_Base_SetConfig+0x134>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d007      	beq.n	8007466 <TIM_Base_SetConfig+0xb2>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	4a24      	ldr	r2, [pc, #144]	; (80074ec <TIM_Base_SetConfig+0x138>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d003      	beq.n	8007466 <TIM_Base_SetConfig+0xb2>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	4a23      	ldr	r2, [pc, #140]	; (80074f0 <TIM_Base_SetConfig+0x13c>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d108      	bne.n	8007478 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800746c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	68fa      	ldr	r2, [r7, #12]
 8007474:	4313      	orrs	r3, r2
 8007476:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	695b      	ldr	r3, [r3, #20]
 8007482:	4313      	orrs	r3, r2
 8007484:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	68fa      	ldr	r2, [r7, #12]
 800748a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	689a      	ldr	r2, [r3, #8]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	681a      	ldr	r2, [r3, #0]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	4a0a      	ldr	r2, [pc, #40]	; (80074c8 <TIM_Base_SetConfig+0x114>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d003      	beq.n	80074ac <TIM_Base_SetConfig+0xf8>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	4a0c      	ldr	r2, [pc, #48]	; (80074d8 <TIM_Base_SetConfig+0x124>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d103      	bne.n	80074b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	691a      	ldr	r2, [r3, #16]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2201      	movs	r2, #1
 80074b8:	615a      	str	r2, [r3, #20]
}
 80074ba:	bf00      	nop
 80074bc:	3714      	adds	r7, #20
 80074be:	46bd      	mov	sp, r7
 80074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c4:	4770      	bx	lr
 80074c6:	bf00      	nop
 80074c8:	40010000 	.word	0x40010000
 80074cc:	40000400 	.word	0x40000400
 80074d0:	40000800 	.word	0x40000800
 80074d4:	40000c00 	.word	0x40000c00
 80074d8:	40010400 	.word	0x40010400
 80074dc:	40014000 	.word	0x40014000
 80074e0:	40014400 	.word	0x40014400
 80074e4:	40014800 	.word	0x40014800
 80074e8:	40001800 	.word	0x40001800
 80074ec:	40001c00 	.word	0x40001c00
 80074f0:	40002000 	.word	0x40002000

080074f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074f4:	b480      	push	{r7}
 80074f6:	b087      	sub	sp, #28
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
 80074fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a1b      	ldr	r3, [r3, #32]
 8007502:	f023 0201 	bic.w	r2, r3, #1
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6a1b      	ldr	r3, [r3, #32]
 800750e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	685b      	ldr	r3, [r3, #4]
 8007514:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	699b      	ldr	r3, [r3, #24]
 800751a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800751c:	68fa      	ldr	r2, [r7, #12]
 800751e:	4b2b      	ldr	r3, [pc, #172]	; (80075cc <TIM_OC1_SetConfig+0xd8>)
 8007520:	4013      	ands	r3, r2
 8007522:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f023 0303 	bic.w	r3, r3, #3
 800752a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	68fa      	ldr	r2, [r7, #12]
 8007532:	4313      	orrs	r3, r2
 8007534:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	f023 0302 	bic.w	r3, r3, #2
 800753c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	697a      	ldr	r2, [r7, #20]
 8007544:	4313      	orrs	r3, r2
 8007546:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4a21      	ldr	r2, [pc, #132]	; (80075d0 <TIM_OC1_SetConfig+0xdc>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d003      	beq.n	8007558 <TIM_OC1_SetConfig+0x64>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	4a20      	ldr	r2, [pc, #128]	; (80075d4 <TIM_OC1_SetConfig+0xe0>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d10c      	bne.n	8007572 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	f023 0308 	bic.w	r3, r3, #8
 800755e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	68db      	ldr	r3, [r3, #12]
 8007564:	697a      	ldr	r2, [r7, #20]
 8007566:	4313      	orrs	r3, r2
 8007568:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	f023 0304 	bic.w	r3, r3, #4
 8007570:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	4a16      	ldr	r2, [pc, #88]	; (80075d0 <TIM_OC1_SetConfig+0xdc>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d003      	beq.n	8007582 <TIM_OC1_SetConfig+0x8e>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a15      	ldr	r2, [pc, #84]	; (80075d4 <TIM_OC1_SetConfig+0xe0>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d111      	bne.n	80075a6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007588:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007590:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	695b      	ldr	r3, [r3, #20]
 8007596:	693a      	ldr	r2, [r7, #16]
 8007598:	4313      	orrs	r3, r2
 800759a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	699b      	ldr	r3, [r3, #24]
 80075a0:	693a      	ldr	r2, [r7, #16]
 80075a2:	4313      	orrs	r3, r2
 80075a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	693a      	ldr	r2, [r7, #16]
 80075aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	68fa      	ldr	r2, [r7, #12]
 80075b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	685a      	ldr	r2, [r3, #4]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	697a      	ldr	r2, [r7, #20]
 80075be:	621a      	str	r2, [r3, #32]
}
 80075c0:	bf00      	nop
 80075c2:	371c      	adds	r7, #28
 80075c4:	46bd      	mov	sp, r7
 80075c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ca:	4770      	bx	lr
 80075cc:	fffeff8f 	.word	0xfffeff8f
 80075d0:	40010000 	.word	0x40010000
 80075d4:	40010400 	.word	0x40010400

080075d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075d8:	b480      	push	{r7}
 80075da:	b087      	sub	sp, #28
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6a1b      	ldr	r3, [r3, #32]
 80075e6:	f023 0210 	bic.w	r2, r3, #16
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6a1b      	ldr	r3, [r3, #32]
 80075f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	699b      	ldr	r3, [r3, #24]
 80075fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007600:	68fa      	ldr	r2, [r7, #12]
 8007602:	4b2e      	ldr	r3, [pc, #184]	; (80076bc <TIM_OC2_SetConfig+0xe4>)
 8007604:	4013      	ands	r3, r2
 8007606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800760e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	021b      	lsls	r3, r3, #8
 8007616:	68fa      	ldr	r2, [r7, #12]
 8007618:	4313      	orrs	r3, r2
 800761a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	f023 0320 	bic.w	r3, r3, #32
 8007622:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	011b      	lsls	r3, r3, #4
 800762a:	697a      	ldr	r2, [r7, #20]
 800762c:	4313      	orrs	r3, r2
 800762e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	4a23      	ldr	r2, [pc, #140]	; (80076c0 <TIM_OC2_SetConfig+0xe8>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d003      	beq.n	8007640 <TIM_OC2_SetConfig+0x68>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a22      	ldr	r2, [pc, #136]	; (80076c4 <TIM_OC2_SetConfig+0xec>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d10d      	bne.n	800765c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007646:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	68db      	ldr	r3, [r3, #12]
 800764c:	011b      	lsls	r3, r3, #4
 800764e:	697a      	ldr	r2, [r7, #20]
 8007650:	4313      	orrs	r3, r2
 8007652:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800765a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	4a18      	ldr	r2, [pc, #96]	; (80076c0 <TIM_OC2_SetConfig+0xe8>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d003      	beq.n	800766c <TIM_OC2_SetConfig+0x94>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	4a17      	ldr	r2, [pc, #92]	; (80076c4 <TIM_OC2_SetConfig+0xec>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d113      	bne.n	8007694 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800766c:	693b      	ldr	r3, [r7, #16]
 800766e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007672:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800767a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	695b      	ldr	r3, [r3, #20]
 8007680:	009b      	lsls	r3, r3, #2
 8007682:	693a      	ldr	r2, [r7, #16]
 8007684:	4313      	orrs	r3, r2
 8007686:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	699b      	ldr	r3, [r3, #24]
 800768c:	009b      	lsls	r3, r3, #2
 800768e:	693a      	ldr	r2, [r7, #16]
 8007690:	4313      	orrs	r3, r2
 8007692:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	693a      	ldr	r2, [r7, #16]
 8007698:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	68fa      	ldr	r2, [r7, #12]
 800769e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	685a      	ldr	r2, [r3, #4]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	697a      	ldr	r2, [r7, #20]
 80076ac:	621a      	str	r2, [r3, #32]
}
 80076ae:	bf00      	nop
 80076b0:	371c      	adds	r7, #28
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop
 80076bc:	feff8fff 	.word	0xfeff8fff
 80076c0:	40010000 	.word	0x40010000
 80076c4:	40010400 	.word	0x40010400

080076c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b087      	sub	sp, #28
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6a1b      	ldr	r3, [r3, #32]
 80076d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6a1b      	ldr	r3, [r3, #32]
 80076e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	69db      	ldr	r3, [r3, #28]
 80076ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80076f0:	68fa      	ldr	r2, [r7, #12]
 80076f2:	4b2d      	ldr	r3, [pc, #180]	; (80077a8 <TIM_OC3_SetConfig+0xe0>)
 80076f4:	4013      	ands	r3, r2
 80076f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	f023 0303 	bic.w	r3, r3, #3
 80076fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	68fa      	ldr	r2, [r7, #12]
 8007706:	4313      	orrs	r3, r2
 8007708:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007710:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	021b      	lsls	r3, r3, #8
 8007718:	697a      	ldr	r2, [r7, #20]
 800771a:	4313      	orrs	r3, r2
 800771c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4a22      	ldr	r2, [pc, #136]	; (80077ac <TIM_OC3_SetConfig+0xe4>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d003      	beq.n	800772e <TIM_OC3_SetConfig+0x66>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a21      	ldr	r2, [pc, #132]	; (80077b0 <TIM_OC3_SetConfig+0xe8>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d10d      	bne.n	800774a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007734:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	68db      	ldr	r3, [r3, #12]
 800773a:	021b      	lsls	r3, r3, #8
 800773c:	697a      	ldr	r2, [r7, #20]
 800773e:	4313      	orrs	r3, r2
 8007740:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007748:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a17      	ldr	r2, [pc, #92]	; (80077ac <TIM_OC3_SetConfig+0xe4>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d003      	beq.n	800775a <TIM_OC3_SetConfig+0x92>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	4a16      	ldr	r2, [pc, #88]	; (80077b0 <TIM_OC3_SetConfig+0xe8>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d113      	bne.n	8007782 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007760:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007768:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	695b      	ldr	r3, [r3, #20]
 800776e:	011b      	lsls	r3, r3, #4
 8007770:	693a      	ldr	r2, [r7, #16]
 8007772:	4313      	orrs	r3, r2
 8007774:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	699b      	ldr	r3, [r3, #24]
 800777a:	011b      	lsls	r3, r3, #4
 800777c:	693a      	ldr	r2, [r7, #16]
 800777e:	4313      	orrs	r3, r2
 8007780:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	693a      	ldr	r2, [r7, #16]
 8007786:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	68fa      	ldr	r2, [r7, #12]
 800778c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	685a      	ldr	r2, [r3, #4]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	697a      	ldr	r2, [r7, #20]
 800779a:	621a      	str	r2, [r3, #32]
}
 800779c:	bf00      	nop
 800779e:	371c      	adds	r7, #28
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr
 80077a8:	fffeff8f 	.word	0xfffeff8f
 80077ac:	40010000 	.word	0x40010000
 80077b0:	40010400 	.word	0x40010400

080077b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b087      	sub	sp, #28
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
 80077bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6a1b      	ldr	r3, [r3, #32]
 80077c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6a1b      	ldr	r3, [r3, #32]
 80077ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	69db      	ldr	r3, [r3, #28]
 80077da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80077dc:	68fa      	ldr	r2, [r7, #12]
 80077de:	4b1e      	ldr	r3, [pc, #120]	; (8007858 <TIM_OC4_SetConfig+0xa4>)
 80077e0:	4013      	ands	r3, r2
 80077e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	021b      	lsls	r3, r3, #8
 80077f2:	68fa      	ldr	r2, [r7, #12]
 80077f4:	4313      	orrs	r3, r2
 80077f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80077fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	031b      	lsls	r3, r3, #12
 8007806:	693a      	ldr	r2, [r7, #16]
 8007808:	4313      	orrs	r3, r2
 800780a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	4a13      	ldr	r2, [pc, #76]	; (800785c <TIM_OC4_SetConfig+0xa8>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d003      	beq.n	800781c <TIM_OC4_SetConfig+0x68>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	4a12      	ldr	r2, [pc, #72]	; (8007860 <TIM_OC4_SetConfig+0xac>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d109      	bne.n	8007830 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007822:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	695b      	ldr	r3, [r3, #20]
 8007828:	019b      	lsls	r3, r3, #6
 800782a:	697a      	ldr	r2, [r7, #20]
 800782c:	4313      	orrs	r3, r2
 800782e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	697a      	ldr	r2, [r7, #20]
 8007834:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	68fa      	ldr	r2, [r7, #12]
 800783a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	685a      	ldr	r2, [r3, #4]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	693a      	ldr	r2, [r7, #16]
 8007848:	621a      	str	r2, [r3, #32]
}
 800784a:	bf00      	nop
 800784c:	371c      	adds	r7, #28
 800784e:	46bd      	mov	sp, r7
 8007850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007854:	4770      	bx	lr
 8007856:	bf00      	nop
 8007858:	feff8fff 	.word	0xfeff8fff
 800785c:	40010000 	.word	0x40010000
 8007860:	40010400 	.word	0x40010400

08007864 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007864:	b480      	push	{r7}
 8007866:	b087      	sub	sp, #28
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6a1b      	ldr	r3, [r3, #32]
 800787e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800788a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800788c:	68fa      	ldr	r2, [r7, #12]
 800788e:	4b1b      	ldr	r3, [pc, #108]	; (80078fc <TIM_OC5_SetConfig+0x98>)
 8007890:	4013      	ands	r3, r2
 8007892:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	68fa      	ldr	r2, [r7, #12]
 800789a:	4313      	orrs	r3, r2
 800789c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800789e:	693b      	ldr	r3, [r7, #16]
 80078a0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80078a4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	041b      	lsls	r3, r3, #16
 80078ac:	693a      	ldr	r2, [r7, #16]
 80078ae:	4313      	orrs	r3, r2
 80078b0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	4a12      	ldr	r2, [pc, #72]	; (8007900 <TIM_OC5_SetConfig+0x9c>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d003      	beq.n	80078c2 <TIM_OC5_SetConfig+0x5e>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	4a11      	ldr	r2, [pc, #68]	; (8007904 <TIM_OC5_SetConfig+0xa0>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d109      	bne.n	80078d6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	695b      	ldr	r3, [r3, #20]
 80078ce:	021b      	lsls	r3, r3, #8
 80078d0:	697a      	ldr	r2, [r7, #20]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	697a      	ldr	r2, [r7, #20]
 80078da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	685a      	ldr	r2, [r3, #4]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	693a      	ldr	r2, [r7, #16]
 80078ee:	621a      	str	r2, [r3, #32]
}
 80078f0:	bf00      	nop
 80078f2:	371c      	adds	r7, #28
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr
 80078fc:	fffeff8f 	.word	0xfffeff8f
 8007900:	40010000 	.word	0x40010000
 8007904:	40010400 	.word	0x40010400

08007908 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007908:	b480      	push	{r7}
 800790a:	b087      	sub	sp, #28
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
 8007910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6a1b      	ldr	r3, [r3, #32]
 8007916:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6a1b      	ldr	r3, [r3, #32]
 8007922:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800792e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007930:	68fa      	ldr	r2, [r7, #12]
 8007932:	4b1c      	ldr	r3, [pc, #112]	; (80079a4 <TIM_OC6_SetConfig+0x9c>)
 8007934:	4013      	ands	r3, r2
 8007936:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	021b      	lsls	r3, r3, #8
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	4313      	orrs	r3, r2
 8007942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800794a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	051b      	lsls	r3, r3, #20
 8007952:	693a      	ldr	r2, [r7, #16]
 8007954:	4313      	orrs	r3, r2
 8007956:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	4a13      	ldr	r2, [pc, #76]	; (80079a8 <TIM_OC6_SetConfig+0xa0>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d003      	beq.n	8007968 <TIM_OC6_SetConfig+0x60>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	4a12      	ldr	r2, [pc, #72]	; (80079ac <TIM_OC6_SetConfig+0xa4>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d109      	bne.n	800797c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800796e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	695b      	ldr	r3, [r3, #20]
 8007974:	029b      	lsls	r3, r3, #10
 8007976:	697a      	ldr	r2, [r7, #20]
 8007978:	4313      	orrs	r3, r2
 800797a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	697a      	ldr	r2, [r7, #20]
 8007980:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	68fa      	ldr	r2, [r7, #12]
 8007986:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	685a      	ldr	r2, [r3, #4]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	693a      	ldr	r2, [r7, #16]
 8007994:	621a      	str	r2, [r3, #32]
}
 8007996:	bf00      	nop
 8007998:	371c      	adds	r7, #28
 800799a:	46bd      	mov	sp, r7
 800799c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a0:	4770      	bx	lr
 80079a2:	bf00      	nop
 80079a4:	feff8fff 	.word	0xfeff8fff
 80079a8:	40010000 	.word	0x40010000
 80079ac:	40010400 	.word	0x40010400

080079b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b087      	sub	sp, #28
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	60f8      	str	r0, [r7, #12]
 80079b8:	60b9      	str	r1, [r7, #8]
 80079ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	6a1b      	ldr	r3, [r3, #32]
 80079c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	6a1b      	ldr	r3, [r3, #32]
 80079c6:	f023 0201 	bic.w	r2, r3, #1
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	699b      	ldr	r3, [r3, #24]
 80079d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	011b      	lsls	r3, r3, #4
 80079e0:	693a      	ldr	r2, [r7, #16]
 80079e2:	4313      	orrs	r3, r2
 80079e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	f023 030a 	bic.w	r3, r3, #10
 80079ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079ee:	697a      	ldr	r2, [r7, #20]
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	693a      	ldr	r2, [r7, #16]
 80079fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	697a      	ldr	r2, [r7, #20]
 8007a00:	621a      	str	r2, [r3, #32]
}
 8007a02:	bf00      	nop
 8007a04:	371c      	adds	r7, #28
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr

08007a0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a0e:	b480      	push	{r7}
 8007a10:	b087      	sub	sp, #28
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	60f8      	str	r0, [r7, #12]
 8007a16:	60b9      	str	r1, [r7, #8]
 8007a18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	6a1b      	ldr	r3, [r3, #32]
 8007a1e:	f023 0210 	bic.w	r2, r3, #16
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	699b      	ldr	r3, [r3, #24]
 8007a2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	6a1b      	ldr	r3, [r3, #32]
 8007a30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	031b      	lsls	r3, r3, #12
 8007a3e:	697a      	ldr	r2, [r7, #20]
 8007a40:	4313      	orrs	r3, r2
 8007a42:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a4a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	011b      	lsls	r3, r3, #4
 8007a50:	693a      	ldr	r2, [r7, #16]
 8007a52:	4313      	orrs	r3, r2
 8007a54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	697a      	ldr	r2, [r7, #20]
 8007a5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	693a      	ldr	r2, [r7, #16]
 8007a60:	621a      	str	r2, [r3, #32]
}
 8007a62:	bf00      	nop
 8007a64:	371c      	adds	r7, #28
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr

08007a6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a6e:	b480      	push	{r7}
 8007a70:	b085      	sub	sp, #20
 8007a72:	af00      	add	r7, sp, #0
 8007a74:	6078      	str	r0, [r7, #4]
 8007a76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a86:	683a      	ldr	r2, [r7, #0]
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	f043 0307 	orr.w	r3, r3, #7
 8007a90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	68fa      	ldr	r2, [r7, #12]
 8007a96:	609a      	str	r2, [r3, #8]
}
 8007a98:	bf00      	nop
 8007a9a:	3714      	adds	r7, #20
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b087      	sub	sp, #28
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	60f8      	str	r0, [r7, #12]
 8007aac:	60b9      	str	r1, [r7, #8]
 8007aae:	607a      	str	r2, [r7, #4]
 8007ab0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007abe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	021a      	lsls	r2, r3, #8
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	431a      	orrs	r2, r3
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	4313      	orrs	r3, r2
 8007acc:	697a      	ldr	r2, [r7, #20]
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	697a      	ldr	r2, [r7, #20]
 8007ad6:	609a      	str	r2, [r3, #8]
}
 8007ad8:	bf00      	nop
 8007ada:	371c      	adds	r7, #28
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr

08007ae4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b087      	sub	sp, #28
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	60f8      	str	r0, [r7, #12]
 8007aec:	60b9      	str	r1, [r7, #8]
 8007aee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	f003 031f 	and.w	r3, r3, #31
 8007af6:	2201      	movs	r2, #1
 8007af8:	fa02 f303 	lsl.w	r3, r2, r3
 8007afc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	6a1a      	ldr	r2, [r3, #32]
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	43db      	mvns	r3, r3
 8007b06:	401a      	ands	r2, r3
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6a1a      	ldr	r2, [r3, #32]
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	f003 031f 	and.w	r3, r3, #31
 8007b16:	6879      	ldr	r1, [r7, #4]
 8007b18:	fa01 f303 	lsl.w	r3, r1, r3
 8007b1c:	431a      	orrs	r2, r3
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	621a      	str	r2, [r3, #32]
}
 8007b22:	bf00      	nop
 8007b24:	371c      	adds	r7, #28
 8007b26:	46bd      	mov	sp, r7
 8007b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2c:	4770      	bx	lr
	...

08007b30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b085      	sub	sp, #20
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d101      	bne.n	8007b48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b44:	2302      	movs	r3, #2
 8007b46:	e06d      	b.n	8007c24 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2202      	movs	r2, #2
 8007b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4a30      	ldr	r2, [pc, #192]	; (8007c30 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d004      	beq.n	8007b7c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4a2f      	ldr	r2, [pc, #188]	; (8007c34 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d108      	bne.n	8007b8e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007b82:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	68fa      	ldr	r2, [r7, #12]
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b94:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	68fa      	ldr	r2, [r7, #12]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	68fa      	ldr	r2, [r7, #12]
 8007ba6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a20      	ldr	r2, [pc, #128]	; (8007c30 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d022      	beq.n	8007bf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bba:	d01d      	beq.n	8007bf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a1d      	ldr	r2, [pc, #116]	; (8007c38 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d018      	beq.n	8007bf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a1c      	ldr	r2, [pc, #112]	; (8007c3c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d013      	beq.n	8007bf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a1a      	ldr	r2, [pc, #104]	; (8007c40 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d00e      	beq.n	8007bf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a15      	ldr	r2, [pc, #84]	; (8007c34 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d009      	beq.n	8007bf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a16      	ldr	r2, [pc, #88]	; (8007c44 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d004      	beq.n	8007bf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a15      	ldr	r2, [pc, #84]	; (8007c48 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d10c      	bne.n	8007c12 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007bfe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	689b      	ldr	r3, [r3, #8]
 8007c04:	68ba      	ldr	r2, [r7, #8]
 8007c06:	4313      	orrs	r3, r2
 8007c08:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	68ba      	ldr	r2, [r7, #8]
 8007c10:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2201      	movs	r2, #1
 8007c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c22:	2300      	movs	r3, #0
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3714      	adds	r7, #20
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr
 8007c30:	40010000 	.word	0x40010000
 8007c34:	40010400 	.word	0x40010400
 8007c38:	40000400 	.word	0x40000400
 8007c3c:	40000800 	.word	0x40000800
 8007c40:	40000c00 	.word	0x40000c00
 8007c44:	40014000 	.word	0x40014000
 8007c48:	40001800 	.word	0x40001800

08007c4c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c54:	bf00      	nop
 8007c56:	370c      	adds	r7, #12
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b083      	sub	sp, #12
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c68:	bf00      	nop
 8007c6a:	370c      	adds	r7, #12
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b083      	sub	sp, #12
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007c7c:	bf00      	nop
 8007c7e:	370c      	adds	r7, #12
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr

08007c88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b082      	sub	sp, #8
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d101      	bne.n	8007c9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c96:	2301      	movs	r3, #1
 8007c98:	e040      	b.n	8007d1c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d106      	bne.n	8007cb0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f7fb ffb2 	bl	8003c14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2224      	movs	r2, #36	; 0x24
 8007cb4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	681a      	ldr	r2, [r3, #0]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f022 0201 	bic.w	r2, r2, #1
 8007cc4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f000 fbaa 	bl	8008420 <UART_SetConfig>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	2b01      	cmp	r3, #1
 8007cd0:	d101      	bne.n	8007cd6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	e022      	b.n	8007d1c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d002      	beq.n	8007ce4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f000 fe02 	bl	80088e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	685a      	ldr	r2, [r3, #4]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007cf2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	689a      	ldr	r2, [r3, #8]
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f042 0201 	orr.w	r2, r2, #1
 8007d12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f000 fe89 	bl	8008a2c <UART_CheckIdleState>
 8007d1a:	4603      	mov	r3, r0
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3708      	adds	r7, #8
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bd80      	pop	{r7, pc}

08007d24 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b08a      	sub	sp, #40	; 0x28
 8007d28:	af02      	add	r7, sp, #8
 8007d2a:	60f8      	str	r0, [r7, #12]
 8007d2c:	60b9      	str	r1, [r7, #8]
 8007d2e:	603b      	str	r3, [r7, #0]
 8007d30:	4613      	mov	r3, r2
 8007d32:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d38:	2b20      	cmp	r3, #32
 8007d3a:	f040 8081 	bne.w	8007e40 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d002      	beq.n	8007d4a <HAL_UART_Transmit+0x26>
 8007d44:	88fb      	ldrh	r3, [r7, #6]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d101      	bne.n	8007d4e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	e079      	b.n	8007e42 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d101      	bne.n	8007d5c <HAL_UART_Transmit+0x38>
 8007d58:	2302      	movs	r3, #2
 8007d5a:	e072      	b.n	8007e42 <HAL_UART_Transmit+0x11e>
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2200      	movs	r2, #0
 8007d68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2221      	movs	r2, #33	; 0x21
 8007d70:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d72:	f7fc f999 	bl	80040a8 <HAL_GetTick>
 8007d76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	88fa      	ldrh	r2, [r7, #6]
 8007d7c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	88fa      	ldrh	r2, [r7, #6]
 8007d84:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	689b      	ldr	r3, [r3, #8]
 8007d8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d90:	d108      	bne.n	8007da4 <HAL_UART_Transmit+0x80>
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	691b      	ldr	r3, [r3, #16]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d104      	bne.n	8007da4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	61bb      	str	r3, [r7, #24]
 8007da2:	e003      	b.n	8007dac <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007da8:	2300      	movs	r3, #0
 8007daa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2200      	movs	r2, #0
 8007db0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8007db4:	e02c      	b.n	8007e10 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	9300      	str	r3, [sp, #0]
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	2180      	movs	r1, #128	; 0x80
 8007dc0:	68f8      	ldr	r0, [r7, #12]
 8007dc2:	f000 fe66 	bl	8008a92 <UART_WaitOnFlagUntilTimeout>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d001      	beq.n	8007dd0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8007dcc:	2303      	movs	r3, #3
 8007dce:	e038      	b.n	8007e42 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007dd0:	69fb      	ldr	r3, [r7, #28]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d10b      	bne.n	8007dee <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007dd6:	69bb      	ldr	r3, [r7, #24]
 8007dd8:	881b      	ldrh	r3, [r3, #0]
 8007dda:	461a      	mov	r2, r3
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007de4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007de6:	69bb      	ldr	r3, [r7, #24]
 8007de8:	3302      	adds	r3, #2
 8007dea:	61bb      	str	r3, [r7, #24]
 8007dec:	e007      	b.n	8007dfe <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007dee:	69fb      	ldr	r3, [r7, #28]
 8007df0:	781a      	ldrb	r2, [r3, #0]
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007df8:	69fb      	ldr	r3, [r7, #28]
 8007dfa:	3301      	adds	r3, #1
 8007dfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	3b01      	subs	r3, #1
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d1cc      	bne.n	8007db6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	9300      	str	r3, [sp, #0]
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	2200      	movs	r2, #0
 8007e24:	2140      	movs	r1, #64	; 0x40
 8007e26:	68f8      	ldr	r0, [r7, #12]
 8007e28:	f000 fe33 	bl	8008a92 <UART_WaitOnFlagUntilTimeout>
 8007e2c:	4603      	mov	r3, r0
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d001      	beq.n	8007e36 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8007e32:	2303      	movs	r3, #3
 8007e34:	e005      	b.n	8007e42 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2220      	movs	r2, #32
 8007e3a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	e000      	b.n	8007e42 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007e40:	2302      	movs	r3, #2
  }
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3720      	adds	r7, #32
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}
	...

08007e4c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b0ba      	sub	sp, #232	; 0xe8
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	69db      	ldr	r3, [r3, #28]
 8007e5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007e72:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007e76:	f640 030f 	movw	r3, #2063	; 0x80f
 8007e7a:	4013      	ands	r3, r2
 8007e7c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007e80:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d115      	bne.n	8007eb4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007e88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e8c:	f003 0320 	and.w	r3, r3, #32
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d00f      	beq.n	8007eb4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007e94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e98:	f003 0320 	and.w	r3, r3, #32
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d009      	beq.n	8007eb4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	f000 828f 	beq.w	80083c8 <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	4798      	blx	r3
      }
      return;
 8007eb2:	e289      	b.n	80083c8 <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007eb4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	f000 8117 	beq.w	80080ec <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007ebe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ec2:	f003 0301 	and.w	r3, r3, #1
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d106      	bne.n	8007ed8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007eca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007ece:	4b85      	ldr	r3, [pc, #532]	; (80080e4 <HAL_UART_IRQHandler+0x298>)
 8007ed0:	4013      	ands	r3, r2
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	f000 810a 	beq.w	80080ec <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007ed8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007edc:	f003 0301 	and.w	r3, r3, #1
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d011      	beq.n	8007f08 <HAL_UART_IRQHandler+0xbc>
 8007ee4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ee8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d00b      	beq.n	8007f08 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007efe:	f043 0201 	orr.w	r2, r3, #1
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007f08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f0c:	f003 0302 	and.w	r3, r3, #2
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d011      	beq.n	8007f38 <HAL_UART_IRQHandler+0xec>
 8007f14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007f18:	f003 0301 	and.w	r3, r3, #1
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d00b      	beq.n	8007f38 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	2202      	movs	r2, #2
 8007f26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007f2e:	f043 0204 	orr.w	r2, r3, #4
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007f38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f3c:	f003 0304 	and.w	r3, r3, #4
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d011      	beq.n	8007f68 <HAL_UART_IRQHandler+0x11c>
 8007f44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007f48:	f003 0301 	and.w	r3, r3, #1
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d00b      	beq.n	8007f68 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	2204      	movs	r2, #4
 8007f56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007f5e:	f043 0202 	orr.w	r2, r3, #2
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007f68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f6c:	f003 0308 	and.w	r3, r3, #8
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d017      	beq.n	8007fa4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007f74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f78:	f003 0320 	and.w	r3, r3, #32
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d105      	bne.n	8007f8c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007f80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007f84:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d00b      	beq.n	8007fa4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	2208      	movs	r2, #8
 8007f92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007f9a:	f043 0208 	orr.w	r2, r3, #8
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007fa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fa8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d012      	beq.n	8007fd6 <HAL_UART_IRQHandler+0x18a>
 8007fb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fb4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d00c      	beq.n	8007fd6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007fc4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007fcc:	f043 0220 	orr.w	r2, r3, #32
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	f000 81f5 	beq.w	80083cc <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007fe2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fe6:	f003 0320 	and.w	r3, r3, #32
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d00d      	beq.n	800800a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007fee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ff2:	f003 0320 	and.w	r3, r3, #32
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d007      	beq.n	800800a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d003      	beq.n	800800a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008010:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800801e:	2b40      	cmp	r3, #64	; 0x40
 8008020:	d005      	beq.n	800802e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008022:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008026:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800802a:	2b00      	cmp	r3, #0
 800802c:	d04f      	beq.n	80080ce <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f000 fdf3 	bl	8008c1a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	689b      	ldr	r3, [r3, #8]
 800803a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800803e:	2b40      	cmp	r3, #64	; 0x40
 8008040:	d141      	bne.n	80080c6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	3308      	adds	r3, #8
 8008048:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800804c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008050:	e853 3f00 	ldrex	r3, [r3]
 8008054:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008058:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800805c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008060:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	3308      	adds	r3, #8
 800806a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800806e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008072:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008076:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800807a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800807e:	e841 2300 	strex	r3, r2, [r1]
 8008082:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008086:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800808a:	2b00      	cmp	r3, #0
 800808c:	d1d9      	bne.n	8008042 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008092:	2b00      	cmp	r3, #0
 8008094:	d013      	beq.n	80080be <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800809a:	4a13      	ldr	r2, [pc, #76]	; (80080e8 <HAL_UART_IRQHandler+0x29c>)
 800809c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080a2:	4618      	mov	r0, r3
 80080a4:	f7fd f87b 	bl	800519e <HAL_DMA_Abort_IT>
 80080a8:	4603      	mov	r3, r0
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d017      	beq.n	80080de <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080b4:	687a      	ldr	r2, [r7, #4]
 80080b6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80080b8:	4610      	mov	r0, r2
 80080ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080bc:	e00f      	b.n	80080de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 f998 	bl	80083f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080c4:	e00b      	b.n	80080de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 f994 	bl	80083f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080cc:	e007      	b.n	80080de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80080ce:	6878      	ldr	r0, [r7, #4]
 80080d0:	f000 f990 	bl	80083f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2200      	movs	r2, #0
 80080d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80080dc:	e176      	b.n	80083cc <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080de:	bf00      	nop
    return;
 80080e0:	e174      	b.n	80083cc <HAL_UART_IRQHandler+0x580>
 80080e2:	bf00      	nop
 80080e4:	04000120 	.word	0x04000120
 80080e8:	08008ce1 	.word	0x08008ce1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080f0:	2b01      	cmp	r3, #1
 80080f2:	f040 8144 	bne.w	800837e <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80080f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080fa:	f003 0310 	and.w	r3, r3, #16
 80080fe:	2b00      	cmp	r3, #0
 8008100:	f000 813d 	beq.w	800837e <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008104:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008108:	f003 0310 	and.w	r3, r3, #16
 800810c:	2b00      	cmp	r3, #0
 800810e:	f000 8136 	beq.w	800837e <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	2210      	movs	r2, #16
 8008118:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	689b      	ldr	r3, [r3, #8]
 8008120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008124:	2b40      	cmp	r3, #64	; 0x40
 8008126:	f040 80b2 	bne.w	800828e <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008136:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800813a:	2b00      	cmp	r3, #0
 800813c:	f000 8148 	beq.w	80083d0 <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008146:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800814a:	429a      	cmp	r2, r3
 800814c:	f080 8140 	bcs.w	80083d0 <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008156:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800815e:	69db      	ldr	r3, [r3, #28]
 8008160:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008164:	f000 8085 	beq.w	8008272 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008170:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008174:	e853 3f00 	ldrex	r3, [r3]
 8008178:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800817c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008180:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008184:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	461a      	mov	r2, r3
 800818e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008192:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008196:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800819a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800819e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80081a2:	e841 2300 	strex	r3, r2, [r1]
 80081a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80081aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d1da      	bne.n	8008168 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	3308      	adds	r3, #8
 80081b8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80081bc:	e853 3f00 	ldrex	r3, [r3]
 80081c0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80081c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80081c4:	f023 0301 	bic.w	r3, r3, #1
 80081c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	3308      	adds	r3, #8
 80081d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80081d6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80081da:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081dc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80081de:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80081e2:	e841 2300 	strex	r3, r2, [r1]
 80081e6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80081e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d1e1      	bne.n	80081b2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	3308      	adds	r3, #8
 80081f4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80081f8:	e853 3f00 	ldrex	r3, [r3]
 80081fc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80081fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008200:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008204:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	3308      	adds	r3, #8
 800820e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008212:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008214:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008216:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008218:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800821a:	e841 2300 	strex	r3, r2, [r1]
 800821e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008220:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008222:	2b00      	cmp	r3, #0
 8008224:	d1e3      	bne.n	80081ee <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2220      	movs	r2, #32
 800822a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2200      	movs	r2, #0
 8008230:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008238:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800823a:	e853 3f00 	ldrex	r3, [r3]
 800823e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008240:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008242:	f023 0310 	bic.w	r3, r3, #16
 8008246:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	461a      	mov	r2, r3
 8008250:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008254:	65bb      	str	r3, [r7, #88]	; 0x58
 8008256:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008258:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800825a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800825c:	e841 2300 	strex	r3, r2, [r1]
 8008260:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008262:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008264:	2b00      	cmp	r3, #0
 8008266:	d1e4      	bne.n	8008232 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800826c:	4618      	mov	r0, r3
 800826e:	f7fc ff26 	bl	80050be <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800827e:	b29b      	uxth	r3, r3
 8008280:	1ad3      	subs	r3, r2, r3
 8008282:	b29b      	uxth	r3, r3
 8008284:	4619      	mov	r1, r3
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f000 f8be 	bl	8008408 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800828c:	e0a0      	b.n	80083d0 <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800829a:	b29b      	uxth	r3, r3
 800829c:	1ad3      	subs	r3, r2, r3
 800829e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	f000 8092 	beq.w	80083d4 <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 80082b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	f000 808d 	beq.w	80083d4 <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082c2:	e853 3f00 	ldrex	r3, [r3]
 80082c6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80082c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082ca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80082ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	461a      	mov	r2, r3
 80082d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80082dc:	647b      	str	r3, [r7, #68]	; 0x44
 80082de:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80082e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80082e4:	e841 2300 	strex	r3, r2, [r1]
 80082e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80082ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d1e4      	bne.n	80082ba <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	3308      	adds	r3, #8
 80082f6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082fa:	e853 3f00 	ldrex	r3, [r3]
 80082fe:	623b      	str	r3, [r7, #32]
   return(result);
 8008300:	6a3b      	ldr	r3, [r7, #32]
 8008302:	f023 0301 	bic.w	r3, r3, #1
 8008306:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	3308      	adds	r3, #8
 8008310:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008314:	633a      	str	r2, [r7, #48]	; 0x30
 8008316:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008318:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800831a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800831c:	e841 2300 	strex	r3, r2, [r1]
 8008320:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008324:	2b00      	cmp	r3, #0
 8008326:	d1e3      	bne.n	80082f0 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2220      	movs	r2, #32
 800832c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2200      	movs	r2, #0
 8008332:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2200      	movs	r2, #0
 8008338:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	e853 3f00 	ldrex	r3, [r3]
 8008346:	60fb      	str	r3, [r7, #12]
   return(result);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f023 0310 	bic.w	r3, r3, #16
 800834e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	461a      	mov	r2, r3
 8008358:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800835c:	61fb      	str	r3, [r7, #28]
 800835e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008360:	69b9      	ldr	r1, [r7, #24]
 8008362:	69fa      	ldr	r2, [r7, #28]
 8008364:	e841 2300 	strex	r3, r2, [r1]
 8008368:	617b      	str	r3, [r7, #20]
   return(result);
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d1e4      	bne.n	800833a <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008370:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008374:	4619      	mov	r1, r3
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f000 f846 	bl	8008408 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800837c:	e02a      	b.n	80083d4 <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800837e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008382:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00e      	beq.n	80083a8 <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800838a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800838e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008392:	2b00      	cmp	r3, #0
 8008394:	d008      	beq.n	80083a8 <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800839a:	2b00      	cmp	r3, #0
 800839c:	d01c      	beq.n	80083d8 <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	4798      	blx	r3
    }
    return;
 80083a6:	e017      	b.n	80083d8 <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80083a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d012      	beq.n	80083da <HAL_UART_IRQHandler+0x58e>
 80083b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d00c      	beq.n	80083da <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f000 fca3 	bl	8008d0c <UART_EndTransmit_IT>
    return;
 80083c6:	e008      	b.n	80083da <HAL_UART_IRQHandler+0x58e>
      return;
 80083c8:	bf00      	nop
 80083ca:	e006      	b.n	80083da <HAL_UART_IRQHandler+0x58e>
    return;
 80083cc:	bf00      	nop
 80083ce:	e004      	b.n	80083da <HAL_UART_IRQHandler+0x58e>
      return;
 80083d0:	bf00      	nop
 80083d2:	e002      	b.n	80083da <HAL_UART_IRQHandler+0x58e>
      return;
 80083d4:	bf00      	nop
 80083d6:	e000      	b.n	80083da <HAL_UART_IRQHandler+0x58e>
    return;
 80083d8:	bf00      	nop
  }

}
 80083da:	37e8      	adds	r7, #232	; 0xe8
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b083      	sub	sp, #12
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80083e8:	bf00      	nop
 80083ea:	370c      	adds	r7, #12
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr

080083f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b083      	sub	sp, #12
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80083fc:	bf00      	nop
 80083fe:	370c      	adds	r7, #12
 8008400:	46bd      	mov	sp, r7
 8008402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008406:	4770      	bx	lr

08008408 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008408:	b480      	push	{r7}
 800840a:	b083      	sub	sp, #12
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	460b      	mov	r3, r1
 8008412:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008414:	bf00      	nop
 8008416:	370c      	adds	r7, #12
 8008418:	46bd      	mov	sp, r7
 800841a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841e:	4770      	bx	lr

08008420 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b088      	sub	sp, #32
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008428:	2300      	movs	r3, #0
 800842a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	689a      	ldr	r2, [r3, #8]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	691b      	ldr	r3, [r3, #16]
 8008434:	431a      	orrs	r2, r3
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	695b      	ldr	r3, [r3, #20]
 800843a:	431a      	orrs	r2, r3
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	69db      	ldr	r3, [r3, #28]
 8008440:	4313      	orrs	r3, r2
 8008442:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	4ba6      	ldr	r3, [pc, #664]	; (80086e4 <UART_SetConfig+0x2c4>)
 800844c:	4013      	ands	r3, r2
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	6812      	ldr	r2, [r2, #0]
 8008452:	6979      	ldr	r1, [r7, #20]
 8008454:	430b      	orrs	r3, r1
 8008456:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	68da      	ldr	r2, [r3, #12]
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	430a      	orrs	r2, r1
 800846c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	699b      	ldr	r3, [r3, #24]
 8008472:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6a1b      	ldr	r3, [r3, #32]
 8008478:	697a      	ldr	r2, [r7, #20]
 800847a:	4313      	orrs	r3, r2
 800847c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	689b      	ldr	r3, [r3, #8]
 8008484:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	697a      	ldr	r2, [r7, #20]
 800848e:	430a      	orrs	r2, r1
 8008490:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a94      	ldr	r2, [pc, #592]	; (80086e8 <UART_SetConfig+0x2c8>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d120      	bne.n	80084de <UART_SetConfig+0xbe>
 800849c:	4b93      	ldr	r3, [pc, #588]	; (80086ec <UART_SetConfig+0x2cc>)
 800849e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084a2:	f003 0303 	and.w	r3, r3, #3
 80084a6:	2b03      	cmp	r3, #3
 80084a8:	d816      	bhi.n	80084d8 <UART_SetConfig+0xb8>
 80084aa:	a201      	add	r2, pc, #4	; (adr r2, 80084b0 <UART_SetConfig+0x90>)
 80084ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084b0:	080084c1 	.word	0x080084c1
 80084b4:	080084cd 	.word	0x080084cd
 80084b8:	080084c7 	.word	0x080084c7
 80084bc:	080084d3 	.word	0x080084d3
 80084c0:	2301      	movs	r3, #1
 80084c2:	77fb      	strb	r3, [r7, #31]
 80084c4:	e150      	b.n	8008768 <UART_SetConfig+0x348>
 80084c6:	2302      	movs	r3, #2
 80084c8:	77fb      	strb	r3, [r7, #31]
 80084ca:	e14d      	b.n	8008768 <UART_SetConfig+0x348>
 80084cc:	2304      	movs	r3, #4
 80084ce:	77fb      	strb	r3, [r7, #31]
 80084d0:	e14a      	b.n	8008768 <UART_SetConfig+0x348>
 80084d2:	2308      	movs	r3, #8
 80084d4:	77fb      	strb	r3, [r7, #31]
 80084d6:	e147      	b.n	8008768 <UART_SetConfig+0x348>
 80084d8:	2310      	movs	r3, #16
 80084da:	77fb      	strb	r3, [r7, #31]
 80084dc:	e144      	b.n	8008768 <UART_SetConfig+0x348>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a83      	ldr	r2, [pc, #524]	; (80086f0 <UART_SetConfig+0x2d0>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d132      	bne.n	800854e <UART_SetConfig+0x12e>
 80084e8:	4b80      	ldr	r3, [pc, #512]	; (80086ec <UART_SetConfig+0x2cc>)
 80084ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084ee:	f003 030c 	and.w	r3, r3, #12
 80084f2:	2b0c      	cmp	r3, #12
 80084f4:	d828      	bhi.n	8008548 <UART_SetConfig+0x128>
 80084f6:	a201      	add	r2, pc, #4	; (adr r2, 80084fc <UART_SetConfig+0xdc>)
 80084f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084fc:	08008531 	.word	0x08008531
 8008500:	08008549 	.word	0x08008549
 8008504:	08008549 	.word	0x08008549
 8008508:	08008549 	.word	0x08008549
 800850c:	0800853d 	.word	0x0800853d
 8008510:	08008549 	.word	0x08008549
 8008514:	08008549 	.word	0x08008549
 8008518:	08008549 	.word	0x08008549
 800851c:	08008537 	.word	0x08008537
 8008520:	08008549 	.word	0x08008549
 8008524:	08008549 	.word	0x08008549
 8008528:	08008549 	.word	0x08008549
 800852c:	08008543 	.word	0x08008543
 8008530:	2300      	movs	r3, #0
 8008532:	77fb      	strb	r3, [r7, #31]
 8008534:	e118      	b.n	8008768 <UART_SetConfig+0x348>
 8008536:	2302      	movs	r3, #2
 8008538:	77fb      	strb	r3, [r7, #31]
 800853a:	e115      	b.n	8008768 <UART_SetConfig+0x348>
 800853c:	2304      	movs	r3, #4
 800853e:	77fb      	strb	r3, [r7, #31]
 8008540:	e112      	b.n	8008768 <UART_SetConfig+0x348>
 8008542:	2308      	movs	r3, #8
 8008544:	77fb      	strb	r3, [r7, #31]
 8008546:	e10f      	b.n	8008768 <UART_SetConfig+0x348>
 8008548:	2310      	movs	r3, #16
 800854a:	77fb      	strb	r3, [r7, #31]
 800854c:	e10c      	b.n	8008768 <UART_SetConfig+0x348>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	4a68      	ldr	r2, [pc, #416]	; (80086f4 <UART_SetConfig+0x2d4>)
 8008554:	4293      	cmp	r3, r2
 8008556:	d120      	bne.n	800859a <UART_SetConfig+0x17a>
 8008558:	4b64      	ldr	r3, [pc, #400]	; (80086ec <UART_SetConfig+0x2cc>)
 800855a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800855e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008562:	2b30      	cmp	r3, #48	; 0x30
 8008564:	d013      	beq.n	800858e <UART_SetConfig+0x16e>
 8008566:	2b30      	cmp	r3, #48	; 0x30
 8008568:	d814      	bhi.n	8008594 <UART_SetConfig+0x174>
 800856a:	2b20      	cmp	r3, #32
 800856c:	d009      	beq.n	8008582 <UART_SetConfig+0x162>
 800856e:	2b20      	cmp	r3, #32
 8008570:	d810      	bhi.n	8008594 <UART_SetConfig+0x174>
 8008572:	2b00      	cmp	r3, #0
 8008574:	d002      	beq.n	800857c <UART_SetConfig+0x15c>
 8008576:	2b10      	cmp	r3, #16
 8008578:	d006      	beq.n	8008588 <UART_SetConfig+0x168>
 800857a:	e00b      	b.n	8008594 <UART_SetConfig+0x174>
 800857c:	2300      	movs	r3, #0
 800857e:	77fb      	strb	r3, [r7, #31]
 8008580:	e0f2      	b.n	8008768 <UART_SetConfig+0x348>
 8008582:	2302      	movs	r3, #2
 8008584:	77fb      	strb	r3, [r7, #31]
 8008586:	e0ef      	b.n	8008768 <UART_SetConfig+0x348>
 8008588:	2304      	movs	r3, #4
 800858a:	77fb      	strb	r3, [r7, #31]
 800858c:	e0ec      	b.n	8008768 <UART_SetConfig+0x348>
 800858e:	2308      	movs	r3, #8
 8008590:	77fb      	strb	r3, [r7, #31]
 8008592:	e0e9      	b.n	8008768 <UART_SetConfig+0x348>
 8008594:	2310      	movs	r3, #16
 8008596:	77fb      	strb	r3, [r7, #31]
 8008598:	e0e6      	b.n	8008768 <UART_SetConfig+0x348>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a56      	ldr	r2, [pc, #344]	; (80086f8 <UART_SetConfig+0x2d8>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d120      	bne.n	80085e6 <UART_SetConfig+0x1c6>
 80085a4:	4b51      	ldr	r3, [pc, #324]	; (80086ec <UART_SetConfig+0x2cc>)
 80085a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085aa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80085ae:	2bc0      	cmp	r3, #192	; 0xc0
 80085b0:	d013      	beq.n	80085da <UART_SetConfig+0x1ba>
 80085b2:	2bc0      	cmp	r3, #192	; 0xc0
 80085b4:	d814      	bhi.n	80085e0 <UART_SetConfig+0x1c0>
 80085b6:	2b80      	cmp	r3, #128	; 0x80
 80085b8:	d009      	beq.n	80085ce <UART_SetConfig+0x1ae>
 80085ba:	2b80      	cmp	r3, #128	; 0x80
 80085bc:	d810      	bhi.n	80085e0 <UART_SetConfig+0x1c0>
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d002      	beq.n	80085c8 <UART_SetConfig+0x1a8>
 80085c2:	2b40      	cmp	r3, #64	; 0x40
 80085c4:	d006      	beq.n	80085d4 <UART_SetConfig+0x1b4>
 80085c6:	e00b      	b.n	80085e0 <UART_SetConfig+0x1c0>
 80085c8:	2300      	movs	r3, #0
 80085ca:	77fb      	strb	r3, [r7, #31]
 80085cc:	e0cc      	b.n	8008768 <UART_SetConfig+0x348>
 80085ce:	2302      	movs	r3, #2
 80085d0:	77fb      	strb	r3, [r7, #31]
 80085d2:	e0c9      	b.n	8008768 <UART_SetConfig+0x348>
 80085d4:	2304      	movs	r3, #4
 80085d6:	77fb      	strb	r3, [r7, #31]
 80085d8:	e0c6      	b.n	8008768 <UART_SetConfig+0x348>
 80085da:	2308      	movs	r3, #8
 80085dc:	77fb      	strb	r3, [r7, #31]
 80085de:	e0c3      	b.n	8008768 <UART_SetConfig+0x348>
 80085e0:	2310      	movs	r3, #16
 80085e2:	77fb      	strb	r3, [r7, #31]
 80085e4:	e0c0      	b.n	8008768 <UART_SetConfig+0x348>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	4a44      	ldr	r2, [pc, #272]	; (80086fc <UART_SetConfig+0x2dc>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d125      	bne.n	800863c <UART_SetConfig+0x21c>
 80085f0:	4b3e      	ldr	r3, [pc, #248]	; (80086ec <UART_SetConfig+0x2cc>)
 80085f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80085fe:	d017      	beq.n	8008630 <UART_SetConfig+0x210>
 8008600:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008604:	d817      	bhi.n	8008636 <UART_SetConfig+0x216>
 8008606:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800860a:	d00b      	beq.n	8008624 <UART_SetConfig+0x204>
 800860c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008610:	d811      	bhi.n	8008636 <UART_SetConfig+0x216>
 8008612:	2b00      	cmp	r3, #0
 8008614:	d003      	beq.n	800861e <UART_SetConfig+0x1fe>
 8008616:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800861a:	d006      	beq.n	800862a <UART_SetConfig+0x20a>
 800861c:	e00b      	b.n	8008636 <UART_SetConfig+0x216>
 800861e:	2300      	movs	r3, #0
 8008620:	77fb      	strb	r3, [r7, #31]
 8008622:	e0a1      	b.n	8008768 <UART_SetConfig+0x348>
 8008624:	2302      	movs	r3, #2
 8008626:	77fb      	strb	r3, [r7, #31]
 8008628:	e09e      	b.n	8008768 <UART_SetConfig+0x348>
 800862a:	2304      	movs	r3, #4
 800862c:	77fb      	strb	r3, [r7, #31]
 800862e:	e09b      	b.n	8008768 <UART_SetConfig+0x348>
 8008630:	2308      	movs	r3, #8
 8008632:	77fb      	strb	r3, [r7, #31]
 8008634:	e098      	b.n	8008768 <UART_SetConfig+0x348>
 8008636:	2310      	movs	r3, #16
 8008638:	77fb      	strb	r3, [r7, #31]
 800863a:	e095      	b.n	8008768 <UART_SetConfig+0x348>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4a2f      	ldr	r2, [pc, #188]	; (8008700 <UART_SetConfig+0x2e0>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d125      	bne.n	8008692 <UART_SetConfig+0x272>
 8008646:	4b29      	ldr	r3, [pc, #164]	; (80086ec <UART_SetConfig+0x2cc>)
 8008648:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800864c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008650:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008654:	d017      	beq.n	8008686 <UART_SetConfig+0x266>
 8008656:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800865a:	d817      	bhi.n	800868c <UART_SetConfig+0x26c>
 800865c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008660:	d00b      	beq.n	800867a <UART_SetConfig+0x25a>
 8008662:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008666:	d811      	bhi.n	800868c <UART_SetConfig+0x26c>
 8008668:	2b00      	cmp	r3, #0
 800866a:	d003      	beq.n	8008674 <UART_SetConfig+0x254>
 800866c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008670:	d006      	beq.n	8008680 <UART_SetConfig+0x260>
 8008672:	e00b      	b.n	800868c <UART_SetConfig+0x26c>
 8008674:	2301      	movs	r3, #1
 8008676:	77fb      	strb	r3, [r7, #31]
 8008678:	e076      	b.n	8008768 <UART_SetConfig+0x348>
 800867a:	2302      	movs	r3, #2
 800867c:	77fb      	strb	r3, [r7, #31]
 800867e:	e073      	b.n	8008768 <UART_SetConfig+0x348>
 8008680:	2304      	movs	r3, #4
 8008682:	77fb      	strb	r3, [r7, #31]
 8008684:	e070      	b.n	8008768 <UART_SetConfig+0x348>
 8008686:	2308      	movs	r3, #8
 8008688:	77fb      	strb	r3, [r7, #31]
 800868a:	e06d      	b.n	8008768 <UART_SetConfig+0x348>
 800868c:	2310      	movs	r3, #16
 800868e:	77fb      	strb	r3, [r7, #31]
 8008690:	e06a      	b.n	8008768 <UART_SetConfig+0x348>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4a1b      	ldr	r2, [pc, #108]	; (8008704 <UART_SetConfig+0x2e4>)
 8008698:	4293      	cmp	r3, r2
 800869a:	d138      	bne.n	800870e <UART_SetConfig+0x2ee>
 800869c:	4b13      	ldr	r3, [pc, #76]	; (80086ec <UART_SetConfig+0x2cc>)
 800869e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086a2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80086a6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80086aa:	d017      	beq.n	80086dc <UART_SetConfig+0x2bc>
 80086ac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80086b0:	d82a      	bhi.n	8008708 <UART_SetConfig+0x2e8>
 80086b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086b6:	d00b      	beq.n	80086d0 <UART_SetConfig+0x2b0>
 80086b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086bc:	d824      	bhi.n	8008708 <UART_SetConfig+0x2e8>
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d003      	beq.n	80086ca <UART_SetConfig+0x2aa>
 80086c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086c6:	d006      	beq.n	80086d6 <UART_SetConfig+0x2b6>
 80086c8:	e01e      	b.n	8008708 <UART_SetConfig+0x2e8>
 80086ca:	2300      	movs	r3, #0
 80086cc:	77fb      	strb	r3, [r7, #31]
 80086ce:	e04b      	b.n	8008768 <UART_SetConfig+0x348>
 80086d0:	2302      	movs	r3, #2
 80086d2:	77fb      	strb	r3, [r7, #31]
 80086d4:	e048      	b.n	8008768 <UART_SetConfig+0x348>
 80086d6:	2304      	movs	r3, #4
 80086d8:	77fb      	strb	r3, [r7, #31]
 80086da:	e045      	b.n	8008768 <UART_SetConfig+0x348>
 80086dc:	2308      	movs	r3, #8
 80086de:	77fb      	strb	r3, [r7, #31]
 80086e0:	e042      	b.n	8008768 <UART_SetConfig+0x348>
 80086e2:	bf00      	nop
 80086e4:	efff69f3 	.word	0xefff69f3
 80086e8:	40011000 	.word	0x40011000
 80086ec:	40023800 	.word	0x40023800
 80086f0:	40004400 	.word	0x40004400
 80086f4:	40004800 	.word	0x40004800
 80086f8:	40004c00 	.word	0x40004c00
 80086fc:	40005000 	.word	0x40005000
 8008700:	40011400 	.word	0x40011400
 8008704:	40007800 	.word	0x40007800
 8008708:	2310      	movs	r3, #16
 800870a:	77fb      	strb	r3, [r7, #31]
 800870c:	e02c      	b.n	8008768 <UART_SetConfig+0x348>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a72      	ldr	r2, [pc, #456]	; (80088dc <UART_SetConfig+0x4bc>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d125      	bne.n	8008764 <UART_SetConfig+0x344>
 8008718:	4b71      	ldr	r3, [pc, #452]	; (80088e0 <UART_SetConfig+0x4c0>)
 800871a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800871e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008722:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008726:	d017      	beq.n	8008758 <UART_SetConfig+0x338>
 8008728:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800872c:	d817      	bhi.n	800875e <UART_SetConfig+0x33e>
 800872e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008732:	d00b      	beq.n	800874c <UART_SetConfig+0x32c>
 8008734:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008738:	d811      	bhi.n	800875e <UART_SetConfig+0x33e>
 800873a:	2b00      	cmp	r3, #0
 800873c:	d003      	beq.n	8008746 <UART_SetConfig+0x326>
 800873e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008742:	d006      	beq.n	8008752 <UART_SetConfig+0x332>
 8008744:	e00b      	b.n	800875e <UART_SetConfig+0x33e>
 8008746:	2300      	movs	r3, #0
 8008748:	77fb      	strb	r3, [r7, #31]
 800874a:	e00d      	b.n	8008768 <UART_SetConfig+0x348>
 800874c:	2302      	movs	r3, #2
 800874e:	77fb      	strb	r3, [r7, #31]
 8008750:	e00a      	b.n	8008768 <UART_SetConfig+0x348>
 8008752:	2304      	movs	r3, #4
 8008754:	77fb      	strb	r3, [r7, #31]
 8008756:	e007      	b.n	8008768 <UART_SetConfig+0x348>
 8008758:	2308      	movs	r3, #8
 800875a:	77fb      	strb	r3, [r7, #31]
 800875c:	e004      	b.n	8008768 <UART_SetConfig+0x348>
 800875e:	2310      	movs	r3, #16
 8008760:	77fb      	strb	r3, [r7, #31]
 8008762:	e001      	b.n	8008768 <UART_SetConfig+0x348>
 8008764:	2310      	movs	r3, #16
 8008766:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	69db      	ldr	r3, [r3, #28]
 800876c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008770:	d15b      	bne.n	800882a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8008772:	7ffb      	ldrb	r3, [r7, #31]
 8008774:	2b08      	cmp	r3, #8
 8008776:	d828      	bhi.n	80087ca <UART_SetConfig+0x3aa>
 8008778:	a201      	add	r2, pc, #4	; (adr r2, 8008780 <UART_SetConfig+0x360>)
 800877a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800877e:	bf00      	nop
 8008780:	080087a5 	.word	0x080087a5
 8008784:	080087ad 	.word	0x080087ad
 8008788:	080087b5 	.word	0x080087b5
 800878c:	080087cb 	.word	0x080087cb
 8008790:	080087bb 	.word	0x080087bb
 8008794:	080087cb 	.word	0x080087cb
 8008798:	080087cb 	.word	0x080087cb
 800879c:	080087cb 	.word	0x080087cb
 80087a0:	080087c3 	.word	0x080087c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087a4:	f7fd fc20 	bl	8005fe8 <HAL_RCC_GetPCLK1Freq>
 80087a8:	61b8      	str	r0, [r7, #24]
        break;
 80087aa:	e013      	b.n	80087d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087ac:	f7fd fc30 	bl	8006010 <HAL_RCC_GetPCLK2Freq>
 80087b0:	61b8      	str	r0, [r7, #24]
        break;
 80087b2:	e00f      	b.n	80087d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80087b4:	4b4b      	ldr	r3, [pc, #300]	; (80088e4 <UART_SetConfig+0x4c4>)
 80087b6:	61bb      	str	r3, [r7, #24]
        break;
 80087b8:	e00c      	b.n	80087d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80087ba:	f7fd fb03 	bl	8005dc4 <HAL_RCC_GetSysClockFreq>
 80087be:	61b8      	str	r0, [r7, #24]
        break;
 80087c0:	e008      	b.n	80087d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80087c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80087c6:	61bb      	str	r3, [r7, #24]
        break;
 80087c8:	e004      	b.n	80087d4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80087ca:	2300      	movs	r3, #0
 80087cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80087ce:	2301      	movs	r3, #1
 80087d0:	77bb      	strb	r3, [r7, #30]
        break;
 80087d2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80087d4:	69bb      	ldr	r3, [r7, #24]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d074      	beq.n	80088c4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80087da:	69bb      	ldr	r3, [r7, #24]
 80087dc:	005a      	lsls	r2, r3, #1
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	685b      	ldr	r3, [r3, #4]
 80087e2:	085b      	lsrs	r3, r3, #1
 80087e4:	441a      	add	r2, r3
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	685b      	ldr	r3, [r3, #4]
 80087ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80087ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	2b0f      	cmp	r3, #15
 80087f4:	d916      	bls.n	8008824 <UART_SetConfig+0x404>
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087fc:	d212      	bcs.n	8008824 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	b29b      	uxth	r3, r3
 8008802:	f023 030f 	bic.w	r3, r3, #15
 8008806:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	085b      	lsrs	r3, r3, #1
 800880c:	b29b      	uxth	r3, r3
 800880e:	f003 0307 	and.w	r3, r3, #7
 8008812:	b29a      	uxth	r2, r3
 8008814:	89fb      	ldrh	r3, [r7, #14]
 8008816:	4313      	orrs	r3, r2
 8008818:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	89fa      	ldrh	r2, [r7, #14]
 8008820:	60da      	str	r2, [r3, #12]
 8008822:	e04f      	b.n	80088c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008824:	2301      	movs	r3, #1
 8008826:	77bb      	strb	r3, [r7, #30]
 8008828:	e04c      	b.n	80088c4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800882a:	7ffb      	ldrb	r3, [r7, #31]
 800882c:	2b08      	cmp	r3, #8
 800882e:	d828      	bhi.n	8008882 <UART_SetConfig+0x462>
 8008830:	a201      	add	r2, pc, #4	; (adr r2, 8008838 <UART_SetConfig+0x418>)
 8008832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008836:	bf00      	nop
 8008838:	0800885d 	.word	0x0800885d
 800883c:	08008865 	.word	0x08008865
 8008840:	0800886d 	.word	0x0800886d
 8008844:	08008883 	.word	0x08008883
 8008848:	08008873 	.word	0x08008873
 800884c:	08008883 	.word	0x08008883
 8008850:	08008883 	.word	0x08008883
 8008854:	08008883 	.word	0x08008883
 8008858:	0800887b 	.word	0x0800887b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800885c:	f7fd fbc4 	bl	8005fe8 <HAL_RCC_GetPCLK1Freq>
 8008860:	61b8      	str	r0, [r7, #24]
        break;
 8008862:	e013      	b.n	800888c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008864:	f7fd fbd4 	bl	8006010 <HAL_RCC_GetPCLK2Freq>
 8008868:	61b8      	str	r0, [r7, #24]
        break;
 800886a:	e00f      	b.n	800888c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800886c:	4b1d      	ldr	r3, [pc, #116]	; (80088e4 <UART_SetConfig+0x4c4>)
 800886e:	61bb      	str	r3, [r7, #24]
        break;
 8008870:	e00c      	b.n	800888c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008872:	f7fd faa7 	bl	8005dc4 <HAL_RCC_GetSysClockFreq>
 8008876:	61b8      	str	r0, [r7, #24]
        break;
 8008878:	e008      	b.n	800888c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800887a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800887e:	61bb      	str	r3, [r7, #24]
        break;
 8008880:	e004      	b.n	800888c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8008882:	2300      	movs	r3, #0
 8008884:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008886:	2301      	movs	r3, #1
 8008888:	77bb      	strb	r3, [r7, #30]
        break;
 800888a:	bf00      	nop
    }

    if (pclk != 0U)
 800888c:	69bb      	ldr	r3, [r7, #24]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d018      	beq.n	80088c4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	685b      	ldr	r3, [r3, #4]
 8008896:	085a      	lsrs	r2, r3, #1
 8008898:	69bb      	ldr	r3, [r7, #24]
 800889a:	441a      	add	r2, r3
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80088a4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80088a6:	693b      	ldr	r3, [r7, #16]
 80088a8:	2b0f      	cmp	r3, #15
 80088aa:	d909      	bls.n	80088c0 <UART_SetConfig+0x4a0>
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088b2:	d205      	bcs.n	80088c0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	b29a      	uxth	r2, r3
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	60da      	str	r2, [r3, #12]
 80088be:	e001      	b.n	80088c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80088c0:	2301      	movs	r3, #1
 80088c2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2200      	movs	r2, #0
 80088c8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2200      	movs	r2, #0
 80088ce:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80088d0:	7fbb      	ldrb	r3, [r7, #30]
}
 80088d2:	4618      	mov	r0, r3
 80088d4:	3720      	adds	r7, #32
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	bf00      	nop
 80088dc:	40007c00 	.word	0x40007c00
 80088e0:	40023800 	.word	0x40023800
 80088e4:	00f42400 	.word	0x00f42400

080088e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80088e8:	b480      	push	{r7}
 80088ea:	b083      	sub	sp, #12
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088f4:	f003 0301 	and.w	r3, r3, #1
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d00a      	beq.n	8008912 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	685b      	ldr	r3, [r3, #4]
 8008902:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	430a      	orrs	r2, r1
 8008910:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008916:	f003 0302 	and.w	r3, r3, #2
 800891a:	2b00      	cmp	r3, #0
 800891c:	d00a      	beq.n	8008934 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	430a      	orrs	r2, r1
 8008932:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008938:	f003 0304 	and.w	r3, r3, #4
 800893c:	2b00      	cmp	r3, #0
 800893e:	d00a      	beq.n	8008956 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	430a      	orrs	r2, r1
 8008954:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800895a:	f003 0308 	and.w	r3, r3, #8
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00a      	beq.n	8008978 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	685b      	ldr	r3, [r3, #4]
 8008968:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	430a      	orrs	r2, r1
 8008976:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800897c:	f003 0310 	and.w	r3, r3, #16
 8008980:	2b00      	cmp	r3, #0
 8008982:	d00a      	beq.n	800899a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	689b      	ldr	r3, [r3, #8]
 800898a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	430a      	orrs	r2, r1
 8008998:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800899e:	f003 0320 	and.w	r3, r3, #32
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d00a      	beq.n	80089bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	689b      	ldr	r3, [r3, #8]
 80089ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	430a      	orrs	r2, r1
 80089ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d01a      	beq.n	80089fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	430a      	orrs	r2, r1
 80089dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80089e6:	d10a      	bne.n	80089fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	685b      	ldr	r3, [r3, #4]
 80089ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	430a      	orrs	r2, r1
 80089fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d00a      	beq.n	8008a20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	430a      	orrs	r2, r1
 8008a1e:	605a      	str	r2, [r3, #4]
  }
}
 8008a20:	bf00      	nop
 8008a22:	370c      	adds	r7, #12
 8008a24:	46bd      	mov	sp, r7
 8008a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2a:	4770      	bx	lr

08008a2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b086      	sub	sp, #24
 8008a30:	af02      	add	r7, sp, #8
 8008a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2200      	movs	r2, #0
 8008a38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008a3c:	f7fb fb34 	bl	80040a8 <HAL_GetTick>
 8008a40:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f003 0308 	and.w	r3, r3, #8
 8008a4c:	2b08      	cmp	r3, #8
 8008a4e:	d10e      	bne.n	8008a6e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008a54:	9300      	str	r3, [sp, #0]
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2200      	movs	r2, #0
 8008a5a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 f817 	bl	8008a92 <UART_WaitOnFlagUntilTimeout>
 8008a64:	4603      	mov	r3, r0
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d001      	beq.n	8008a6e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a6a:	2303      	movs	r3, #3
 8008a6c:	e00d      	b.n	8008a8a <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2220      	movs	r2, #32
 8008a72:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2220      	movs	r2, #32
 8008a78:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2200      	movs	r2, #0
 8008a84:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008a88:	2300      	movs	r3, #0
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3710      	adds	r7, #16
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}

08008a92 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008a92:	b580      	push	{r7, lr}
 8008a94:	b09c      	sub	sp, #112	; 0x70
 8008a96:	af00      	add	r7, sp, #0
 8008a98:	60f8      	str	r0, [r7, #12]
 8008a9a:	60b9      	str	r1, [r7, #8]
 8008a9c:	603b      	str	r3, [r7, #0]
 8008a9e:	4613      	mov	r3, r2
 8008aa0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008aa2:	e0a5      	b.n	8008bf0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008aa4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aaa:	f000 80a1 	beq.w	8008bf0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008aae:	f7fb fafb 	bl	80040a8 <HAL_GetTick>
 8008ab2:	4602      	mov	r2, r0
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	1ad3      	subs	r3, r2, r3
 8008ab8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008aba:	429a      	cmp	r2, r3
 8008abc:	d302      	bcc.n	8008ac4 <UART_WaitOnFlagUntilTimeout+0x32>
 8008abe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d13e      	bne.n	8008b42 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008acc:	e853 3f00 	ldrex	r3, [r3]
 8008ad0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008ad2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ad4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008ad8:	667b      	str	r3, [r7, #100]	; 0x64
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	461a      	mov	r2, r3
 8008ae0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008ae2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008ae4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008ae8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008aea:	e841 2300 	strex	r3, r2, [r1]
 8008aee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008af0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d1e6      	bne.n	8008ac4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	3308      	adds	r3, #8
 8008afc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008afe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b00:	e853 3f00 	ldrex	r3, [r3]
 8008b04:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008b06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b08:	f023 0301 	bic.w	r3, r3, #1
 8008b0c:	663b      	str	r3, [r7, #96]	; 0x60
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	3308      	adds	r3, #8
 8008b14:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008b16:	64ba      	str	r2, [r7, #72]	; 0x48
 8008b18:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b1a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008b1c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008b1e:	e841 2300 	strex	r3, r2, [r1]
 8008b22:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008b24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d1e5      	bne.n	8008af6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	2220      	movs	r2, #32
 8008b2e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	2220      	movs	r2, #32
 8008b34:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008b3e:	2303      	movs	r3, #3
 8008b40:	e067      	b.n	8008c12 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f003 0304 	and.w	r3, r3, #4
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d04f      	beq.n	8008bf0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	69db      	ldr	r3, [r3, #28]
 8008b56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b5e:	d147      	bne.n	8008bf0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008b68:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b72:	e853 3f00 	ldrex	r3, [r3]
 8008b76:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b7a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008b7e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	461a      	mov	r2, r3
 8008b86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b88:	637b      	str	r3, [r7, #52]	; 0x34
 8008b8a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b8c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008b8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b90:	e841 2300 	strex	r3, r2, [r1]
 8008b94:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d1e6      	bne.n	8008b6a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	3308      	adds	r3, #8
 8008ba2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	e853 3f00 	ldrex	r3, [r3]
 8008baa:	613b      	str	r3, [r7, #16]
   return(result);
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	f023 0301 	bic.w	r3, r3, #1
 8008bb2:	66bb      	str	r3, [r7, #104]	; 0x68
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	3308      	adds	r3, #8
 8008bba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008bbc:	623a      	str	r2, [r7, #32]
 8008bbe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc0:	69f9      	ldr	r1, [r7, #28]
 8008bc2:	6a3a      	ldr	r2, [r7, #32]
 8008bc4:	e841 2300 	strex	r3, r2, [r1]
 8008bc8:	61bb      	str	r3, [r7, #24]
   return(result);
 8008bca:	69bb      	ldr	r3, [r7, #24]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d1e5      	bne.n	8008b9c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	2220      	movs	r2, #32
 8008bd4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2220      	movs	r2, #32
 8008bda:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	2220      	movs	r2, #32
 8008be0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	2200      	movs	r2, #0
 8008be8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008bec:	2303      	movs	r3, #3
 8008bee:	e010      	b.n	8008c12 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	69da      	ldr	r2, [r3, #28]
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	4013      	ands	r3, r2
 8008bfa:	68ba      	ldr	r2, [r7, #8]
 8008bfc:	429a      	cmp	r2, r3
 8008bfe:	bf0c      	ite	eq
 8008c00:	2301      	moveq	r3, #1
 8008c02:	2300      	movne	r3, #0
 8008c04:	b2db      	uxtb	r3, r3
 8008c06:	461a      	mov	r2, r3
 8008c08:	79fb      	ldrb	r3, [r7, #7]
 8008c0a:	429a      	cmp	r2, r3
 8008c0c:	f43f af4a 	beq.w	8008aa4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008c10:	2300      	movs	r3, #0
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3770      	adds	r7, #112	; 0x70
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}

08008c1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c1a:	b480      	push	{r7}
 8008c1c:	b095      	sub	sp, #84	; 0x54
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c2a:	e853 3f00 	ldrex	r3, [r3]
 8008c2e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c32:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008c36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	461a      	mov	r2, r3
 8008c3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c40:	643b      	str	r3, [r7, #64]	; 0x40
 8008c42:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c44:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008c46:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008c48:	e841 2300 	strex	r3, r2, [r1]
 8008c4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d1e6      	bne.n	8008c22 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	3308      	adds	r3, #8
 8008c5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c5c:	6a3b      	ldr	r3, [r7, #32]
 8008c5e:	e853 3f00 	ldrex	r3, [r3]
 8008c62:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c64:	69fb      	ldr	r3, [r7, #28]
 8008c66:	f023 0301 	bic.w	r3, r3, #1
 8008c6a:	64bb      	str	r3, [r7, #72]	; 0x48
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	3308      	adds	r3, #8
 8008c72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c74:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008c76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008c7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c7c:	e841 2300 	strex	r3, r2, [r1]
 8008c80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d1e5      	bne.n	8008c54 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c8c:	2b01      	cmp	r3, #1
 8008c8e:	d118      	bne.n	8008cc2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	e853 3f00 	ldrex	r3, [r3]
 8008c9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	f023 0310 	bic.w	r3, r3, #16
 8008ca4:	647b      	str	r3, [r7, #68]	; 0x44
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	461a      	mov	r2, r3
 8008cac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008cae:	61bb      	str	r3, [r7, #24]
 8008cb0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb2:	6979      	ldr	r1, [r7, #20]
 8008cb4:	69ba      	ldr	r2, [r7, #24]
 8008cb6:	e841 2300 	strex	r3, r2, [r1]
 8008cba:	613b      	str	r3, [r7, #16]
   return(result);
 8008cbc:	693b      	ldr	r3, [r7, #16]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d1e6      	bne.n	8008c90 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2220      	movs	r2, #32
 8008cc6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008cd4:	bf00      	nop
 8008cd6:	3754      	adds	r7, #84	; 0x54
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr

08008ce0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b084      	sub	sp, #16
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008cfe:	68f8      	ldr	r0, [r7, #12]
 8008d00:	f7ff fb78 	bl	80083f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d04:	bf00      	nop
 8008d06:	3710      	adds	r7, #16
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}

08008d0c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b088      	sub	sp, #32
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	e853 3f00 	ldrex	r3, [r3]
 8008d20:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d28:	61fb      	str	r3, [r7, #28]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	461a      	mov	r2, r3
 8008d30:	69fb      	ldr	r3, [r7, #28]
 8008d32:	61bb      	str	r3, [r7, #24]
 8008d34:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d36:	6979      	ldr	r1, [r7, #20]
 8008d38:	69ba      	ldr	r2, [r7, #24]
 8008d3a:	e841 2300 	strex	r3, r2, [r1]
 8008d3e:	613b      	str	r3, [r7, #16]
   return(result);
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d1e6      	bne.n	8008d14 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2220      	movs	r2, #32
 8008d4a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f7ff fb44 	bl	80083e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d58:	bf00      	nop
 8008d5a:	3720      	adds	r7, #32
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}

08008d60 <__errno>:
 8008d60:	4b01      	ldr	r3, [pc, #4]	; (8008d68 <__errno+0x8>)
 8008d62:	6818      	ldr	r0, [r3, #0]
 8008d64:	4770      	bx	lr
 8008d66:	bf00      	nop
 8008d68:	20000014 	.word	0x20000014

08008d6c <__libc_init_array>:
 8008d6c:	b570      	push	{r4, r5, r6, lr}
 8008d6e:	4d0d      	ldr	r5, [pc, #52]	; (8008da4 <__libc_init_array+0x38>)
 8008d70:	4c0d      	ldr	r4, [pc, #52]	; (8008da8 <__libc_init_array+0x3c>)
 8008d72:	1b64      	subs	r4, r4, r5
 8008d74:	10a4      	asrs	r4, r4, #2
 8008d76:	2600      	movs	r6, #0
 8008d78:	42a6      	cmp	r6, r4
 8008d7a:	d109      	bne.n	8008d90 <__libc_init_array+0x24>
 8008d7c:	4d0b      	ldr	r5, [pc, #44]	; (8008dac <__libc_init_array+0x40>)
 8008d7e:	4c0c      	ldr	r4, [pc, #48]	; (8008db0 <__libc_init_array+0x44>)
 8008d80:	f000 ffae 	bl	8009ce0 <_init>
 8008d84:	1b64      	subs	r4, r4, r5
 8008d86:	10a4      	asrs	r4, r4, #2
 8008d88:	2600      	movs	r6, #0
 8008d8a:	42a6      	cmp	r6, r4
 8008d8c:	d105      	bne.n	8008d9a <__libc_init_array+0x2e>
 8008d8e:	bd70      	pop	{r4, r5, r6, pc}
 8008d90:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d94:	4798      	blx	r3
 8008d96:	3601      	adds	r6, #1
 8008d98:	e7ee      	b.n	8008d78 <__libc_init_array+0xc>
 8008d9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d9e:	4798      	blx	r3
 8008da0:	3601      	adds	r6, #1
 8008da2:	e7f2      	b.n	8008d8a <__libc_init_array+0x1e>
 8008da4:	08009e14 	.word	0x08009e14
 8008da8:	08009e14 	.word	0x08009e14
 8008dac:	08009e14 	.word	0x08009e14
 8008db0:	08009e18 	.word	0x08009e18

08008db4 <memset>:
 8008db4:	4402      	add	r2, r0
 8008db6:	4603      	mov	r3, r0
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d100      	bne.n	8008dbe <memset+0xa>
 8008dbc:	4770      	bx	lr
 8008dbe:	f803 1b01 	strb.w	r1, [r3], #1
 8008dc2:	e7f9      	b.n	8008db8 <memset+0x4>

08008dc4 <iprintf>:
 8008dc4:	b40f      	push	{r0, r1, r2, r3}
 8008dc6:	4b0a      	ldr	r3, [pc, #40]	; (8008df0 <iprintf+0x2c>)
 8008dc8:	b513      	push	{r0, r1, r4, lr}
 8008dca:	681c      	ldr	r4, [r3, #0]
 8008dcc:	b124      	cbz	r4, 8008dd8 <iprintf+0x14>
 8008dce:	69a3      	ldr	r3, [r4, #24]
 8008dd0:	b913      	cbnz	r3, 8008dd8 <iprintf+0x14>
 8008dd2:	4620      	mov	r0, r4
 8008dd4:	f000 f866 	bl	8008ea4 <__sinit>
 8008dd8:	ab05      	add	r3, sp, #20
 8008dda:	9a04      	ldr	r2, [sp, #16]
 8008ddc:	68a1      	ldr	r1, [r4, #8]
 8008dde:	9301      	str	r3, [sp, #4]
 8008de0:	4620      	mov	r0, r4
 8008de2:	f000 f9bd 	bl	8009160 <_vfiprintf_r>
 8008de6:	b002      	add	sp, #8
 8008de8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dec:	b004      	add	sp, #16
 8008dee:	4770      	bx	lr
 8008df0:	20000014 	.word	0x20000014

08008df4 <std>:
 8008df4:	2300      	movs	r3, #0
 8008df6:	b510      	push	{r4, lr}
 8008df8:	4604      	mov	r4, r0
 8008dfa:	e9c0 3300 	strd	r3, r3, [r0]
 8008dfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008e02:	6083      	str	r3, [r0, #8]
 8008e04:	8181      	strh	r1, [r0, #12]
 8008e06:	6643      	str	r3, [r0, #100]	; 0x64
 8008e08:	81c2      	strh	r2, [r0, #14]
 8008e0a:	6183      	str	r3, [r0, #24]
 8008e0c:	4619      	mov	r1, r3
 8008e0e:	2208      	movs	r2, #8
 8008e10:	305c      	adds	r0, #92	; 0x5c
 8008e12:	f7ff ffcf 	bl	8008db4 <memset>
 8008e16:	4b05      	ldr	r3, [pc, #20]	; (8008e2c <std+0x38>)
 8008e18:	6263      	str	r3, [r4, #36]	; 0x24
 8008e1a:	4b05      	ldr	r3, [pc, #20]	; (8008e30 <std+0x3c>)
 8008e1c:	62a3      	str	r3, [r4, #40]	; 0x28
 8008e1e:	4b05      	ldr	r3, [pc, #20]	; (8008e34 <std+0x40>)
 8008e20:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008e22:	4b05      	ldr	r3, [pc, #20]	; (8008e38 <std+0x44>)
 8008e24:	6224      	str	r4, [r4, #32]
 8008e26:	6323      	str	r3, [r4, #48]	; 0x30
 8008e28:	bd10      	pop	{r4, pc}
 8008e2a:	bf00      	nop
 8008e2c:	08009709 	.word	0x08009709
 8008e30:	0800972b 	.word	0x0800972b
 8008e34:	08009763 	.word	0x08009763
 8008e38:	08009787 	.word	0x08009787

08008e3c <_cleanup_r>:
 8008e3c:	4901      	ldr	r1, [pc, #4]	; (8008e44 <_cleanup_r+0x8>)
 8008e3e:	f000 b8af 	b.w	8008fa0 <_fwalk_reent>
 8008e42:	bf00      	nop
 8008e44:	08009a61 	.word	0x08009a61

08008e48 <__sfmoreglue>:
 8008e48:	b570      	push	{r4, r5, r6, lr}
 8008e4a:	2268      	movs	r2, #104	; 0x68
 8008e4c:	1e4d      	subs	r5, r1, #1
 8008e4e:	4355      	muls	r5, r2
 8008e50:	460e      	mov	r6, r1
 8008e52:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008e56:	f000 f8e5 	bl	8009024 <_malloc_r>
 8008e5a:	4604      	mov	r4, r0
 8008e5c:	b140      	cbz	r0, 8008e70 <__sfmoreglue+0x28>
 8008e5e:	2100      	movs	r1, #0
 8008e60:	e9c0 1600 	strd	r1, r6, [r0]
 8008e64:	300c      	adds	r0, #12
 8008e66:	60a0      	str	r0, [r4, #8]
 8008e68:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008e6c:	f7ff ffa2 	bl	8008db4 <memset>
 8008e70:	4620      	mov	r0, r4
 8008e72:	bd70      	pop	{r4, r5, r6, pc}

08008e74 <__sfp_lock_acquire>:
 8008e74:	4801      	ldr	r0, [pc, #4]	; (8008e7c <__sfp_lock_acquire+0x8>)
 8008e76:	f000 b8b3 	b.w	8008fe0 <__retarget_lock_acquire_recursive>
 8008e7a:	bf00      	nop
 8008e7c:	2000052d 	.word	0x2000052d

08008e80 <__sfp_lock_release>:
 8008e80:	4801      	ldr	r0, [pc, #4]	; (8008e88 <__sfp_lock_release+0x8>)
 8008e82:	f000 b8ae 	b.w	8008fe2 <__retarget_lock_release_recursive>
 8008e86:	bf00      	nop
 8008e88:	2000052d 	.word	0x2000052d

08008e8c <__sinit_lock_acquire>:
 8008e8c:	4801      	ldr	r0, [pc, #4]	; (8008e94 <__sinit_lock_acquire+0x8>)
 8008e8e:	f000 b8a7 	b.w	8008fe0 <__retarget_lock_acquire_recursive>
 8008e92:	bf00      	nop
 8008e94:	2000052e 	.word	0x2000052e

08008e98 <__sinit_lock_release>:
 8008e98:	4801      	ldr	r0, [pc, #4]	; (8008ea0 <__sinit_lock_release+0x8>)
 8008e9a:	f000 b8a2 	b.w	8008fe2 <__retarget_lock_release_recursive>
 8008e9e:	bf00      	nop
 8008ea0:	2000052e 	.word	0x2000052e

08008ea4 <__sinit>:
 8008ea4:	b510      	push	{r4, lr}
 8008ea6:	4604      	mov	r4, r0
 8008ea8:	f7ff fff0 	bl	8008e8c <__sinit_lock_acquire>
 8008eac:	69a3      	ldr	r3, [r4, #24]
 8008eae:	b11b      	cbz	r3, 8008eb8 <__sinit+0x14>
 8008eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008eb4:	f7ff bff0 	b.w	8008e98 <__sinit_lock_release>
 8008eb8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008ebc:	6523      	str	r3, [r4, #80]	; 0x50
 8008ebe:	4b13      	ldr	r3, [pc, #76]	; (8008f0c <__sinit+0x68>)
 8008ec0:	4a13      	ldr	r2, [pc, #76]	; (8008f10 <__sinit+0x6c>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	62a2      	str	r2, [r4, #40]	; 0x28
 8008ec6:	42a3      	cmp	r3, r4
 8008ec8:	bf04      	itt	eq
 8008eca:	2301      	moveq	r3, #1
 8008ecc:	61a3      	streq	r3, [r4, #24]
 8008ece:	4620      	mov	r0, r4
 8008ed0:	f000 f820 	bl	8008f14 <__sfp>
 8008ed4:	6060      	str	r0, [r4, #4]
 8008ed6:	4620      	mov	r0, r4
 8008ed8:	f000 f81c 	bl	8008f14 <__sfp>
 8008edc:	60a0      	str	r0, [r4, #8]
 8008ede:	4620      	mov	r0, r4
 8008ee0:	f000 f818 	bl	8008f14 <__sfp>
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	60e0      	str	r0, [r4, #12]
 8008ee8:	2104      	movs	r1, #4
 8008eea:	6860      	ldr	r0, [r4, #4]
 8008eec:	f7ff ff82 	bl	8008df4 <std>
 8008ef0:	68a0      	ldr	r0, [r4, #8]
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	2109      	movs	r1, #9
 8008ef6:	f7ff ff7d 	bl	8008df4 <std>
 8008efa:	68e0      	ldr	r0, [r4, #12]
 8008efc:	2202      	movs	r2, #2
 8008efe:	2112      	movs	r1, #18
 8008f00:	f7ff ff78 	bl	8008df4 <std>
 8008f04:	2301      	movs	r3, #1
 8008f06:	61a3      	str	r3, [r4, #24]
 8008f08:	e7d2      	b.n	8008eb0 <__sinit+0xc>
 8008f0a:	bf00      	nop
 8008f0c:	08009d74 	.word	0x08009d74
 8008f10:	08008e3d 	.word	0x08008e3d

08008f14 <__sfp>:
 8008f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f16:	4607      	mov	r7, r0
 8008f18:	f7ff ffac 	bl	8008e74 <__sfp_lock_acquire>
 8008f1c:	4b1e      	ldr	r3, [pc, #120]	; (8008f98 <__sfp+0x84>)
 8008f1e:	681e      	ldr	r6, [r3, #0]
 8008f20:	69b3      	ldr	r3, [r6, #24]
 8008f22:	b913      	cbnz	r3, 8008f2a <__sfp+0x16>
 8008f24:	4630      	mov	r0, r6
 8008f26:	f7ff ffbd 	bl	8008ea4 <__sinit>
 8008f2a:	3648      	adds	r6, #72	; 0x48
 8008f2c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008f30:	3b01      	subs	r3, #1
 8008f32:	d503      	bpl.n	8008f3c <__sfp+0x28>
 8008f34:	6833      	ldr	r3, [r6, #0]
 8008f36:	b30b      	cbz	r3, 8008f7c <__sfp+0x68>
 8008f38:	6836      	ldr	r6, [r6, #0]
 8008f3a:	e7f7      	b.n	8008f2c <__sfp+0x18>
 8008f3c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008f40:	b9d5      	cbnz	r5, 8008f78 <__sfp+0x64>
 8008f42:	4b16      	ldr	r3, [pc, #88]	; (8008f9c <__sfp+0x88>)
 8008f44:	60e3      	str	r3, [r4, #12]
 8008f46:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008f4a:	6665      	str	r5, [r4, #100]	; 0x64
 8008f4c:	f000 f847 	bl	8008fde <__retarget_lock_init_recursive>
 8008f50:	f7ff ff96 	bl	8008e80 <__sfp_lock_release>
 8008f54:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008f58:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008f5c:	6025      	str	r5, [r4, #0]
 8008f5e:	61a5      	str	r5, [r4, #24]
 8008f60:	2208      	movs	r2, #8
 8008f62:	4629      	mov	r1, r5
 8008f64:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008f68:	f7ff ff24 	bl	8008db4 <memset>
 8008f6c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008f70:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008f74:	4620      	mov	r0, r4
 8008f76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f78:	3468      	adds	r4, #104	; 0x68
 8008f7a:	e7d9      	b.n	8008f30 <__sfp+0x1c>
 8008f7c:	2104      	movs	r1, #4
 8008f7e:	4638      	mov	r0, r7
 8008f80:	f7ff ff62 	bl	8008e48 <__sfmoreglue>
 8008f84:	4604      	mov	r4, r0
 8008f86:	6030      	str	r0, [r6, #0]
 8008f88:	2800      	cmp	r0, #0
 8008f8a:	d1d5      	bne.n	8008f38 <__sfp+0x24>
 8008f8c:	f7ff ff78 	bl	8008e80 <__sfp_lock_release>
 8008f90:	230c      	movs	r3, #12
 8008f92:	603b      	str	r3, [r7, #0]
 8008f94:	e7ee      	b.n	8008f74 <__sfp+0x60>
 8008f96:	bf00      	nop
 8008f98:	08009d74 	.word	0x08009d74
 8008f9c:	ffff0001 	.word	0xffff0001

08008fa0 <_fwalk_reent>:
 8008fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fa4:	4606      	mov	r6, r0
 8008fa6:	4688      	mov	r8, r1
 8008fa8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008fac:	2700      	movs	r7, #0
 8008fae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008fb2:	f1b9 0901 	subs.w	r9, r9, #1
 8008fb6:	d505      	bpl.n	8008fc4 <_fwalk_reent+0x24>
 8008fb8:	6824      	ldr	r4, [r4, #0]
 8008fba:	2c00      	cmp	r4, #0
 8008fbc:	d1f7      	bne.n	8008fae <_fwalk_reent+0xe>
 8008fbe:	4638      	mov	r0, r7
 8008fc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fc4:	89ab      	ldrh	r3, [r5, #12]
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	d907      	bls.n	8008fda <_fwalk_reent+0x3a>
 8008fca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008fce:	3301      	adds	r3, #1
 8008fd0:	d003      	beq.n	8008fda <_fwalk_reent+0x3a>
 8008fd2:	4629      	mov	r1, r5
 8008fd4:	4630      	mov	r0, r6
 8008fd6:	47c0      	blx	r8
 8008fd8:	4307      	orrs	r7, r0
 8008fda:	3568      	adds	r5, #104	; 0x68
 8008fdc:	e7e9      	b.n	8008fb2 <_fwalk_reent+0x12>

08008fde <__retarget_lock_init_recursive>:
 8008fde:	4770      	bx	lr

08008fe0 <__retarget_lock_acquire_recursive>:
 8008fe0:	4770      	bx	lr

08008fe2 <__retarget_lock_release_recursive>:
 8008fe2:	4770      	bx	lr

08008fe4 <sbrk_aligned>:
 8008fe4:	b570      	push	{r4, r5, r6, lr}
 8008fe6:	4e0e      	ldr	r6, [pc, #56]	; (8009020 <sbrk_aligned+0x3c>)
 8008fe8:	460c      	mov	r4, r1
 8008fea:	6831      	ldr	r1, [r6, #0]
 8008fec:	4605      	mov	r5, r0
 8008fee:	b911      	cbnz	r1, 8008ff6 <sbrk_aligned+0x12>
 8008ff0:	f000 fb7a 	bl	80096e8 <_sbrk_r>
 8008ff4:	6030      	str	r0, [r6, #0]
 8008ff6:	4621      	mov	r1, r4
 8008ff8:	4628      	mov	r0, r5
 8008ffa:	f000 fb75 	bl	80096e8 <_sbrk_r>
 8008ffe:	1c43      	adds	r3, r0, #1
 8009000:	d00a      	beq.n	8009018 <sbrk_aligned+0x34>
 8009002:	1cc4      	adds	r4, r0, #3
 8009004:	f024 0403 	bic.w	r4, r4, #3
 8009008:	42a0      	cmp	r0, r4
 800900a:	d007      	beq.n	800901c <sbrk_aligned+0x38>
 800900c:	1a21      	subs	r1, r4, r0
 800900e:	4628      	mov	r0, r5
 8009010:	f000 fb6a 	bl	80096e8 <_sbrk_r>
 8009014:	3001      	adds	r0, #1
 8009016:	d101      	bne.n	800901c <sbrk_aligned+0x38>
 8009018:	f04f 34ff 	mov.w	r4, #4294967295
 800901c:	4620      	mov	r0, r4
 800901e:	bd70      	pop	{r4, r5, r6, pc}
 8009020:	20000534 	.word	0x20000534

08009024 <_malloc_r>:
 8009024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009028:	1ccd      	adds	r5, r1, #3
 800902a:	f025 0503 	bic.w	r5, r5, #3
 800902e:	3508      	adds	r5, #8
 8009030:	2d0c      	cmp	r5, #12
 8009032:	bf38      	it	cc
 8009034:	250c      	movcc	r5, #12
 8009036:	2d00      	cmp	r5, #0
 8009038:	4607      	mov	r7, r0
 800903a:	db01      	blt.n	8009040 <_malloc_r+0x1c>
 800903c:	42a9      	cmp	r1, r5
 800903e:	d905      	bls.n	800904c <_malloc_r+0x28>
 8009040:	230c      	movs	r3, #12
 8009042:	603b      	str	r3, [r7, #0]
 8009044:	2600      	movs	r6, #0
 8009046:	4630      	mov	r0, r6
 8009048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800904c:	4e2e      	ldr	r6, [pc, #184]	; (8009108 <_malloc_r+0xe4>)
 800904e:	f000 fdbb 	bl	8009bc8 <__malloc_lock>
 8009052:	6833      	ldr	r3, [r6, #0]
 8009054:	461c      	mov	r4, r3
 8009056:	bb34      	cbnz	r4, 80090a6 <_malloc_r+0x82>
 8009058:	4629      	mov	r1, r5
 800905a:	4638      	mov	r0, r7
 800905c:	f7ff ffc2 	bl	8008fe4 <sbrk_aligned>
 8009060:	1c43      	adds	r3, r0, #1
 8009062:	4604      	mov	r4, r0
 8009064:	d14d      	bne.n	8009102 <_malloc_r+0xde>
 8009066:	6834      	ldr	r4, [r6, #0]
 8009068:	4626      	mov	r6, r4
 800906a:	2e00      	cmp	r6, #0
 800906c:	d140      	bne.n	80090f0 <_malloc_r+0xcc>
 800906e:	6823      	ldr	r3, [r4, #0]
 8009070:	4631      	mov	r1, r6
 8009072:	4638      	mov	r0, r7
 8009074:	eb04 0803 	add.w	r8, r4, r3
 8009078:	f000 fb36 	bl	80096e8 <_sbrk_r>
 800907c:	4580      	cmp	r8, r0
 800907e:	d13a      	bne.n	80090f6 <_malloc_r+0xd2>
 8009080:	6821      	ldr	r1, [r4, #0]
 8009082:	3503      	adds	r5, #3
 8009084:	1a6d      	subs	r5, r5, r1
 8009086:	f025 0503 	bic.w	r5, r5, #3
 800908a:	3508      	adds	r5, #8
 800908c:	2d0c      	cmp	r5, #12
 800908e:	bf38      	it	cc
 8009090:	250c      	movcc	r5, #12
 8009092:	4629      	mov	r1, r5
 8009094:	4638      	mov	r0, r7
 8009096:	f7ff ffa5 	bl	8008fe4 <sbrk_aligned>
 800909a:	3001      	adds	r0, #1
 800909c:	d02b      	beq.n	80090f6 <_malloc_r+0xd2>
 800909e:	6823      	ldr	r3, [r4, #0]
 80090a0:	442b      	add	r3, r5
 80090a2:	6023      	str	r3, [r4, #0]
 80090a4:	e00e      	b.n	80090c4 <_malloc_r+0xa0>
 80090a6:	6822      	ldr	r2, [r4, #0]
 80090a8:	1b52      	subs	r2, r2, r5
 80090aa:	d41e      	bmi.n	80090ea <_malloc_r+0xc6>
 80090ac:	2a0b      	cmp	r2, #11
 80090ae:	d916      	bls.n	80090de <_malloc_r+0xba>
 80090b0:	1961      	adds	r1, r4, r5
 80090b2:	42a3      	cmp	r3, r4
 80090b4:	6025      	str	r5, [r4, #0]
 80090b6:	bf18      	it	ne
 80090b8:	6059      	strne	r1, [r3, #4]
 80090ba:	6863      	ldr	r3, [r4, #4]
 80090bc:	bf08      	it	eq
 80090be:	6031      	streq	r1, [r6, #0]
 80090c0:	5162      	str	r2, [r4, r5]
 80090c2:	604b      	str	r3, [r1, #4]
 80090c4:	4638      	mov	r0, r7
 80090c6:	f104 060b 	add.w	r6, r4, #11
 80090ca:	f000 fd83 	bl	8009bd4 <__malloc_unlock>
 80090ce:	f026 0607 	bic.w	r6, r6, #7
 80090d2:	1d23      	adds	r3, r4, #4
 80090d4:	1af2      	subs	r2, r6, r3
 80090d6:	d0b6      	beq.n	8009046 <_malloc_r+0x22>
 80090d8:	1b9b      	subs	r3, r3, r6
 80090da:	50a3      	str	r3, [r4, r2]
 80090dc:	e7b3      	b.n	8009046 <_malloc_r+0x22>
 80090de:	6862      	ldr	r2, [r4, #4]
 80090e0:	42a3      	cmp	r3, r4
 80090e2:	bf0c      	ite	eq
 80090e4:	6032      	streq	r2, [r6, #0]
 80090e6:	605a      	strne	r2, [r3, #4]
 80090e8:	e7ec      	b.n	80090c4 <_malloc_r+0xa0>
 80090ea:	4623      	mov	r3, r4
 80090ec:	6864      	ldr	r4, [r4, #4]
 80090ee:	e7b2      	b.n	8009056 <_malloc_r+0x32>
 80090f0:	4634      	mov	r4, r6
 80090f2:	6876      	ldr	r6, [r6, #4]
 80090f4:	e7b9      	b.n	800906a <_malloc_r+0x46>
 80090f6:	230c      	movs	r3, #12
 80090f8:	603b      	str	r3, [r7, #0]
 80090fa:	4638      	mov	r0, r7
 80090fc:	f000 fd6a 	bl	8009bd4 <__malloc_unlock>
 8009100:	e7a1      	b.n	8009046 <_malloc_r+0x22>
 8009102:	6025      	str	r5, [r4, #0]
 8009104:	e7de      	b.n	80090c4 <_malloc_r+0xa0>
 8009106:	bf00      	nop
 8009108:	20000530 	.word	0x20000530

0800910c <__sfputc_r>:
 800910c:	6893      	ldr	r3, [r2, #8]
 800910e:	3b01      	subs	r3, #1
 8009110:	2b00      	cmp	r3, #0
 8009112:	b410      	push	{r4}
 8009114:	6093      	str	r3, [r2, #8]
 8009116:	da08      	bge.n	800912a <__sfputc_r+0x1e>
 8009118:	6994      	ldr	r4, [r2, #24]
 800911a:	42a3      	cmp	r3, r4
 800911c:	db01      	blt.n	8009122 <__sfputc_r+0x16>
 800911e:	290a      	cmp	r1, #10
 8009120:	d103      	bne.n	800912a <__sfputc_r+0x1e>
 8009122:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009126:	f000 bb33 	b.w	8009790 <__swbuf_r>
 800912a:	6813      	ldr	r3, [r2, #0]
 800912c:	1c58      	adds	r0, r3, #1
 800912e:	6010      	str	r0, [r2, #0]
 8009130:	7019      	strb	r1, [r3, #0]
 8009132:	4608      	mov	r0, r1
 8009134:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009138:	4770      	bx	lr

0800913a <__sfputs_r>:
 800913a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800913c:	4606      	mov	r6, r0
 800913e:	460f      	mov	r7, r1
 8009140:	4614      	mov	r4, r2
 8009142:	18d5      	adds	r5, r2, r3
 8009144:	42ac      	cmp	r4, r5
 8009146:	d101      	bne.n	800914c <__sfputs_r+0x12>
 8009148:	2000      	movs	r0, #0
 800914a:	e007      	b.n	800915c <__sfputs_r+0x22>
 800914c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009150:	463a      	mov	r2, r7
 8009152:	4630      	mov	r0, r6
 8009154:	f7ff ffda 	bl	800910c <__sfputc_r>
 8009158:	1c43      	adds	r3, r0, #1
 800915a:	d1f3      	bne.n	8009144 <__sfputs_r+0xa>
 800915c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009160 <_vfiprintf_r>:
 8009160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009164:	460d      	mov	r5, r1
 8009166:	b09d      	sub	sp, #116	; 0x74
 8009168:	4614      	mov	r4, r2
 800916a:	4698      	mov	r8, r3
 800916c:	4606      	mov	r6, r0
 800916e:	b118      	cbz	r0, 8009178 <_vfiprintf_r+0x18>
 8009170:	6983      	ldr	r3, [r0, #24]
 8009172:	b90b      	cbnz	r3, 8009178 <_vfiprintf_r+0x18>
 8009174:	f7ff fe96 	bl	8008ea4 <__sinit>
 8009178:	4b89      	ldr	r3, [pc, #548]	; (80093a0 <_vfiprintf_r+0x240>)
 800917a:	429d      	cmp	r5, r3
 800917c:	d11b      	bne.n	80091b6 <_vfiprintf_r+0x56>
 800917e:	6875      	ldr	r5, [r6, #4]
 8009180:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009182:	07d9      	lsls	r1, r3, #31
 8009184:	d405      	bmi.n	8009192 <_vfiprintf_r+0x32>
 8009186:	89ab      	ldrh	r3, [r5, #12]
 8009188:	059a      	lsls	r2, r3, #22
 800918a:	d402      	bmi.n	8009192 <_vfiprintf_r+0x32>
 800918c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800918e:	f7ff ff27 	bl	8008fe0 <__retarget_lock_acquire_recursive>
 8009192:	89ab      	ldrh	r3, [r5, #12]
 8009194:	071b      	lsls	r3, r3, #28
 8009196:	d501      	bpl.n	800919c <_vfiprintf_r+0x3c>
 8009198:	692b      	ldr	r3, [r5, #16]
 800919a:	b9eb      	cbnz	r3, 80091d8 <_vfiprintf_r+0x78>
 800919c:	4629      	mov	r1, r5
 800919e:	4630      	mov	r0, r6
 80091a0:	f000 fb5a 	bl	8009858 <__swsetup_r>
 80091a4:	b1c0      	cbz	r0, 80091d8 <_vfiprintf_r+0x78>
 80091a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091a8:	07dc      	lsls	r4, r3, #31
 80091aa:	d50e      	bpl.n	80091ca <_vfiprintf_r+0x6a>
 80091ac:	f04f 30ff 	mov.w	r0, #4294967295
 80091b0:	b01d      	add	sp, #116	; 0x74
 80091b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091b6:	4b7b      	ldr	r3, [pc, #492]	; (80093a4 <_vfiprintf_r+0x244>)
 80091b8:	429d      	cmp	r5, r3
 80091ba:	d101      	bne.n	80091c0 <_vfiprintf_r+0x60>
 80091bc:	68b5      	ldr	r5, [r6, #8]
 80091be:	e7df      	b.n	8009180 <_vfiprintf_r+0x20>
 80091c0:	4b79      	ldr	r3, [pc, #484]	; (80093a8 <_vfiprintf_r+0x248>)
 80091c2:	429d      	cmp	r5, r3
 80091c4:	bf08      	it	eq
 80091c6:	68f5      	ldreq	r5, [r6, #12]
 80091c8:	e7da      	b.n	8009180 <_vfiprintf_r+0x20>
 80091ca:	89ab      	ldrh	r3, [r5, #12]
 80091cc:	0598      	lsls	r0, r3, #22
 80091ce:	d4ed      	bmi.n	80091ac <_vfiprintf_r+0x4c>
 80091d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091d2:	f7ff ff06 	bl	8008fe2 <__retarget_lock_release_recursive>
 80091d6:	e7e9      	b.n	80091ac <_vfiprintf_r+0x4c>
 80091d8:	2300      	movs	r3, #0
 80091da:	9309      	str	r3, [sp, #36]	; 0x24
 80091dc:	2320      	movs	r3, #32
 80091de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80091e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80091e6:	2330      	movs	r3, #48	; 0x30
 80091e8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80093ac <_vfiprintf_r+0x24c>
 80091ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80091f0:	f04f 0901 	mov.w	r9, #1
 80091f4:	4623      	mov	r3, r4
 80091f6:	469a      	mov	sl, r3
 80091f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091fc:	b10a      	cbz	r2, 8009202 <_vfiprintf_r+0xa2>
 80091fe:	2a25      	cmp	r2, #37	; 0x25
 8009200:	d1f9      	bne.n	80091f6 <_vfiprintf_r+0x96>
 8009202:	ebba 0b04 	subs.w	fp, sl, r4
 8009206:	d00b      	beq.n	8009220 <_vfiprintf_r+0xc0>
 8009208:	465b      	mov	r3, fp
 800920a:	4622      	mov	r2, r4
 800920c:	4629      	mov	r1, r5
 800920e:	4630      	mov	r0, r6
 8009210:	f7ff ff93 	bl	800913a <__sfputs_r>
 8009214:	3001      	adds	r0, #1
 8009216:	f000 80aa 	beq.w	800936e <_vfiprintf_r+0x20e>
 800921a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800921c:	445a      	add	r2, fp
 800921e:	9209      	str	r2, [sp, #36]	; 0x24
 8009220:	f89a 3000 	ldrb.w	r3, [sl]
 8009224:	2b00      	cmp	r3, #0
 8009226:	f000 80a2 	beq.w	800936e <_vfiprintf_r+0x20e>
 800922a:	2300      	movs	r3, #0
 800922c:	f04f 32ff 	mov.w	r2, #4294967295
 8009230:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009234:	f10a 0a01 	add.w	sl, sl, #1
 8009238:	9304      	str	r3, [sp, #16]
 800923a:	9307      	str	r3, [sp, #28]
 800923c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009240:	931a      	str	r3, [sp, #104]	; 0x68
 8009242:	4654      	mov	r4, sl
 8009244:	2205      	movs	r2, #5
 8009246:	f814 1b01 	ldrb.w	r1, [r4], #1
 800924a:	4858      	ldr	r0, [pc, #352]	; (80093ac <_vfiprintf_r+0x24c>)
 800924c:	f7f6 ffe0 	bl	8000210 <memchr>
 8009250:	9a04      	ldr	r2, [sp, #16]
 8009252:	b9d8      	cbnz	r0, 800928c <_vfiprintf_r+0x12c>
 8009254:	06d1      	lsls	r1, r2, #27
 8009256:	bf44      	itt	mi
 8009258:	2320      	movmi	r3, #32
 800925a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800925e:	0713      	lsls	r3, r2, #28
 8009260:	bf44      	itt	mi
 8009262:	232b      	movmi	r3, #43	; 0x2b
 8009264:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009268:	f89a 3000 	ldrb.w	r3, [sl]
 800926c:	2b2a      	cmp	r3, #42	; 0x2a
 800926e:	d015      	beq.n	800929c <_vfiprintf_r+0x13c>
 8009270:	9a07      	ldr	r2, [sp, #28]
 8009272:	4654      	mov	r4, sl
 8009274:	2000      	movs	r0, #0
 8009276:	f04f 0c0a 	mov.w	ip, #10
 800927a:	4621      	mov	r1, r4
 800927c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009280:	3b30      	subs	r3, #48	; 0x30
 8009282:	2b09      	cmp	r3, #9
 8009284:	d94e      	bls.n	8009324 <_vfiprintf_r+0x1c4>
 8009286:	b1b0      	cbz	r0, 80092b6 <_vfiprintf_r+0x156>
 8009288:	9207      	str	r2, [sp, #28]
 800928a:	e014      	b.n	80092b6 <_vfiprintf_r+0x156>
 800928c:	eba0 0308 	sub.w	r3, r0, r8
 8009290:	fa09 f303 	lsl.w	r3, r9, r3
 8009294:	4313      	orrs	r3, r2
 8009296:	9304      	str	r3, [sp, #16]
 8009298:	46a2      	mov	sl, r4
 800929a:	e7d2      	b.n	8009242 <_vfiprintf_r+0xe2>
 800929c:	9b03      	ldr	r3, [sp, #12]
 800929e:	1d19      	adds	r1, r3, #4
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	9103      	str	r1, [sp, #12]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	bfbb      	ittet	lt
 80092a8:	425b      	neglt	r3, r3
 80092aa:	f042 0202 	orrlt.w	r2, r2, #2
 80092ae:	9307      	strge	r3, [sp, #28]
 80092b0:	9307      	strlt	r3, [sp, #28]
 80092b2:	bfb8      	it	lt
 80092b4:	9204      	strlt	r2, [sp, #16]
 80092b6:	7823      	ldrb	r3, [r4, #0]
 80092b8:	2b2e      	cmp	r3, #46	; 0x2e
 80092ba:	d10c      	bne.n	80092d6 <_vfiprintf_r+0x176>
 80092bc:	7863      	ldrb	r3, [r4, #1]
 80092be:	2b2a      	cmp	r3, #42	; 0x2a
 80092c0:	d135      	bne.n	800932e <_vfiprintf_r+0x1ce>
 80092c2:	9b03      	ldr	r3, [sp, #12]
 80092c4:	1d1a      	adds	r2, r3, #4
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	9203      	str	r2, [sp, #12]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	bfb8      	it	lt
 80092ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80092d2:	3402      	adds	r4, #2
 80092d4:	9305      	str	r3, [sp, #20]
 80092d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80093bc <_vfiprintf_r+0x25c>
 80092da:	7821      	ldrb	r1, [r4, #0]
 80092dc:	2203      	movs	r2, #3
 80092de:	4650      	mov	r0, sl
 80092e0:	f7f6 ff96 	bl	8000210 <memchr>
 80092e4:	b140      	cbz	r0, 80092f8 <_vfiprintf_r+0x198>
 80092e6:	2340      	movs	r3, #64	; 0x40
 80092e8:	eba0 000a 	sub.w	r0, r0, sl
 80092ec:	fa03 f000 	lsl.w	r0, r3, r0
 80092f0:	9b04      	ldr	r3, [sp, #16]
 80092f2:	4303      	orrs	r3, r0
 80092f4:	3401      	adds	r4, #1
 80092f6:	9304      	str	r3, [sp, #16]
 80092f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092fc:	482c      	ldr	r0, [pc, #176]	; (80093b0 <_vfiprintf_r+0x250>)
 80092fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009302:	2206      	movs	r2, #6
 8009304:	f7f6 ff84 	bl	8000210 <memchr>
 8009308:	2800      	cmp	r0, #0
 800930a:	d03f      	beq.n	800938c <_vfiprintf_r+0x22c>
 800930c:	4b29      	ldr	r3, [pc, #164]	; (80093b4 <_vfiprintf_r+0x254>)
 800930e:	bb1b      	cbnz	r3, 8009358 <_vfiprintf_r+0x1f8>
 8009310:	9b03      	ldr	r3, [sp, #12]
 8009312:	3307      	adds	r3, #7
 8009314:	f023 0307 	bic.w	r3, r3, #7
 8009318:	3308      	adds	r3, #8
 800931a:	9303      	str	r3, [sp, #12]
 800931c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800931e:	443b      	add	r3, r7
 8009320:	9309      	str	r3, [sp, #36]	; 0x24
 8009322:	e767      	b.n	80091f4 <_vfiprintf_r+0x94>
 8009324:	fb0c 3202 	mla	r2, ip, r2, r3
 8009328:	460c      	mov	r4, r1
 800932a:	2001      	movs	r0, #1
 800932c:	e7a5      	b.n	800927a <_vfiprintf_r+0x11a>
 800932e:	2300      	movs	r3, #0
 8009330:	3401      	adds	r4, #1
 8009332:	9305      	str	r3, [sp, #20]
 8009334:	4619      	mov	r1, r3
 8009336:	f04f 0c0a 	mov.w	ip, #10
 800933a:	4620      	mov	r0, r4
 800933c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009340:	3a30      	subs	r2, #48	; 0x30
 8009342:	2a09      	cmp	r2, #9
 8009344:	d903      	bls.n	800934e <_vfiprintf_r+0x1ee>
 8009346:	2b00      	cmp	r3, #0
 8009348:	d0c5      	beq.n	80092d6 <_vfiprintf_r+0x176>
 800934a:	9105      	str	r1, [sp, #20]
 800934c:	e7c3      	b.n	80092d6 <_vfiprintf_r+0x176>
 800934e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009352:	4604      	mov	r4, r0
 8009354:	2301      	movs	r3, #1
 8009356:	e7f0      	b.n	800933a <_vfiprintf_r+0x1da>
 8009358:	ab03      	add	r3, sp, #12
 800935a:	9300      	str	r3, [sp, #0]
 800935c:	462a      	mov	r2, r5
 800935e:	4b16      	ldr	r3, [pc, #88]	; (80093b8 <_vfiprintf_r+0x258>)
 8009360:	a904      	add	r1, sp, #16
 8009362:	4630      	mov	r0, r6
 8009364:	f3af 8000 	nop.w
 8009368:	4607      	mov	r7, r0
 800936a:	1c78      	adds	r0, r7, #1
 800936c:	d1d6      	bne.n	800931c <_vfiprintf_r+0x1bc>
 800936e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009370:	07d9      	lsls	r1, r3, #31
 8009372:	d405      	bmi.n	8009380 <_vfiprintf_r+0x220>
 8009374:	89ab      	ldrh	r3, [r5, #12]
 8009376:	059a      	lsls	r2, r3, #22
 8009378:	d402      	bmi.n	8009380 <_vfiprintf_r+0x220>
 800937a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800937c:	f7ff fe31 	bl	8008fe2 <__retarget_lock_release_recursive>
 8009380:	89ab      	ldrh	r3, [r5, #12]
 8009382:	065b      	lsls	r3, r3, #25
 8009384:	f53f af12 	bmi.w	80091ac <_vfiprintf_r+0x4c>
 8009388:	9809      	ldr	r0, [sp, #36]	; 0x24
 800938a:	e711      	b.n	80091b0 <_vfiprintf_r+0x50>
 800938c:	ab03      	add	r3, sp, #12
 800938e:	9300      	str	r3, [sp, #0]
 8009390:	462a      	mov	r2, r5
 8009392:	4b09      	ldr	r3, [pc, #36]	; (80093b8 <_vfiprintf_r+0x258>)
 8009394:	a904      	add	r1, sp, #16
 8009396:	4630      	mov	r0, r6
 8009398:	f000 f880 	bl	800949c <_printf_i>
 800939c:	e7e4      	b.n	8009368 <_vfiprintf_r+0x208>
 800939e:	bf00      	nop
 80093a0:	08009d98 	.word	0x08009d98
 80093a4:	08009db8 	.word	0x08009db8
 80093a8:	08009d78 	.word	0x08009d78
 80093ac:	08009dd8 	.word	0x08009dd8
 80093b0:	08009de2 	.word	0x08009de2
 80093b4:	00000000 	.word	0x00000000
 80093b8:	0800913b 	.word	0x0800913b
 80093bc:	08009dde 	.word	0x08009dde

080093c0 <_printf_common>:
 80093c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093c4:	4616      	mov	r6, r2
 80093c6:	4699      	mov	r9, r3
 80093c8:	688a      	ldr	r2, [r1, #8]
 80093ca:	690b      	ldr	r3, [r1, #16]
 80093cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80093d0:	4293      	cmp	r3, r2
 80093d2:	bfb8      	it	lt
 80093d4:	4613      	movlt	r3, r2
 80093d6:	6033      	str	r3, [r6, #0]
 80093d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80093dc:	4607      	mov	r7, r0
 80093de:	460c      	mov	r4, r1
 80093e0:	b10a      	cbz	r2, 80093e6 <_printf_common+0x26>
 80093e2:	3301      	adds	r3, #1
 80093e4:	6033      	str	r3, [r6, #0]
 80093e6:	6823      	ldr	r3, [r4, #0]
 80093e8:	0699      	lsls	r1, r3, #26
 80093ea:	bf42      	ittt	mi
 80093ec:	6833      	ldrmi	r3, [r6, #0]
 80093ee:	3302      	addmi	r3, #2
 80093f0:	6033      	strmi	r3, [r6, #0]
 80093f2:	6825      	ldr	r5, [r4, #0]
 80093f4:	f015 0506 	ands.w	r5, r5, #6
 80093f8:	d106      	bne.n	8009408 <_printf_common+0x48>
 80093fa:	f104 0a19 	add.w	sl, r4, #25
 80093fe:	68e3      	ldr	r3, [r4, #12]
 8009400:	6832      	ldr	r2, [r6, #0]
 8009402:	1a9b      	subs	r3, r3, r2
 8009404:	42ab      	cmp	r3, r5
 8009406:	dc26      	bgt.n	8009456 <_printf_common+0x96>
 8009408:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800940c:	1e13      	subs	r3, r2, #0
 800940e:	6822      	ldr	r2, [r4, #0]
 8009410:	bf18      	it	ne
 8009412:	2301      	movne	r3, #1
 8009414:	0692      	lsls	r2, r2, #26
 8009416:	d42b      	bmi.n	8009470 <_printf_common+0xb0>
 8009418:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800941c:	4649      	mov	r1, r9
 800941e:	4638      	mov	r0, r7
 8009420:	47c0      	blx	r8
 8009422:	3001      	adds	r0, #1
 8009424:	d01e      	beq.n	8009464 <_printf_common+0xa4>
 8009426:	6823      	ldr	r3, [r4, #0]
 8009428:	68e5      	ldr	r5, [r4, #12]
 800942a:	6832      	ldr	r2, [r6, #0]
 800942c:	f003 0306 	and.w	r3, r3, #6
 8009430:	2b04      	cmp	r3, #4
 8009432:	bf08      	it	eq
 8009434:	1aad      	subeq	r5, r5, r2
 8009436:	68a3      	ldr	r3, [r4, #8]
 8009438:	6922      	ldr	r2, [r4, #16]
 800943a:	bf0c      	ite	eq
 800943c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009440:	2500      	movne	r5, #0
 8009442:	4293      	cmp	r3, r2
 8009444:	bfc4      	itt	gt
 8009446:	1a9b      	subgt	r3, r3, r2
 8009448:	18ed      	addgt	r5, r5, r3
 800944a:	2600      	movs	r6, #0
 800944c:	341a      	adds	r4, #26
 800944e:	42b5      	cmp	r5, r6
 8009450:	d11a      	bne.n	8009488 <_printf_common+0xc8>
 8009452:	2000      	movs	r0, #0
 8009454:	e008      	b.n	8009468 <_printf_common+0xa8>
 8009456:	2301      	movs	r3, #1
 8009458:	4652      	mov	r2, sl
 800945a:	4649      	mov	r1, r9
 800945c:	4638      	mov	r0, r7
 800945e:	47c0      	blx	r8
 8009460:	3001      	adds	r0, #1
 8009462:	d103      	bne.n	800946c <_printf_common+0xac>
 8009464:	f04f 30ff 	mov.w	r0, #4294967295
 8009468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800946c:	3501      	adds	r5, #1
 800946e:	e7c6      	b.n	80093fe <_printf_common+0x3e>
 8009470:	18e1      	adds	r1, r4, r3
 8009472:	1c5a      	adds	r2, r3, #1
 8009474:	2030      	movs	r0, #48	; 0x30
 8009476:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800947a:	4422      	add	r2, r4
 800947c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009480:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009484:	3302      	adds	r3, #2
 8009486:	e7c7      	b.n	8009418 <_printf_common+0x58>
 8009488:	2301      	movs	r3, #1
 800948a:	4622      	mov	r2, r4
 800948c:	4649      	mov	r1, r9
 800948e:	4638      	mov	r0, r7
 8009490:	47c0      	blx	r8
 8009492:	3001      	adds	r0, #1
 8009494:	d0e6      	beq.n	8009464 <_printf_common+0xa4>
 8009496:	3601      	adds	r6, #1
 8009498:	e7d9      	b.n	800944e <_printf_common+0x8e>
	...

0800949c <_printf_i>:
 800949c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094a0:	7e0f      	ldrb	r7, [r1, #24]
 80094a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80094a4:	2f78      	cmp	r7, #120	; 0x78
 80094a6:	4691      	mov	r9, r2
 80094a8:	4680      	mov	r8, r0
 80094aa:	460c      	mov	r4, r1
 80094ac:	469a      	mov	sl, r3
 80094ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80094b2:	d807      	bhi.n	80094c4 <_printf_i+0x28>
 80094b4:	2f62      	cmp	r7, #98	; 0x62
 80094b6:	d80a      	bhi.n	80094ce <_printf_i+0x32>
 80094b8:	2f00      	cmp	r7, #0
 80094ba:	f000 80d8 	beq.w	800966e <_printf_i+0x1d2>
 80094be:	2f58      	cmp	r7, #88	; 0x58
 80094c0:	f000 80a3 	beq.w	800960a <_printf_i+0x16e>
 80094c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80094c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80094cc:	e03a      	b.n	8009544 <_printf_i+0xa8>
 80094ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80094d2:	2b15      	cmp	r3, #21
 80094d4:	d8f6      	bhi.n	80094c4 <_printf_i+0x28>
 80094d6:	a101      	add	r1, pc, #4	; (adr r1, 80094dc <_printf_i+0x40>)
 80094d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80094dc:	08009535 	.word	0x08009535
 80094e0:	08009549 	.word	0x08009549
 80094e4:	080094c5 	.word	0x080094c5
 80094e8:	080094c5 	.word	0x080094c5
 80094ec:	080094c5 	.word	0x080094c5
 80094f0:	080094c5 	.word	0x080094c5
 80094f4:	08009549 	.word	0x08009549
 80094f8:	080094c5 	.word	0x080094c5
 80094fc:	080094c5 	.word	0x080094c5
 8009500:	080094c5 	.word	0x080094c5
 8009504:	080094c5 	.word	0x080094c5
 8009508:	08009655 	.word	0x08009655
 800950c:	08009579 	.word	0x08009579
 8009510:	08009637 	.word	0x08009637
 8009514:	080094c5 	.word	0x080094c5
 8009518:	080094c5 	.word	0x080094c5
 800951c:	08009677 	.word	0x08009677
 8009520:	080094c5 	.word	0x080094c5
 8009524:	08009579 	.word	0x08009579
 8009528:	080094c5 	.word	0x080094c5
 800952c:	080094c5 	.word	0x080094c5
 8009530:	0800963f 	.word	0x0800963f
 8009534:	682b      	ldr	r3, [r5, #0]
 8009536:	1d1a      	adds	r2, r3, #4
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	602a      	str	r2, [r5, #0]
 800953c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009540:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009544:	2301      	movs	r3, #1
 8009546:	e0a3      	b.n	8009690 <_printf_i+0x1f4>
 8009548:	6820      	ldr	r0, [r4, #0]
 800954a:	6829      	ldr	r1, [r5, #0]
 800954c:	0606      	lsls	r6, r0, #24
 800954e:	f101 0304 	add.w	r3, r1, #4
 8009552:	d50a      	bpl.n	800956a <_printf_i+0xce>
 8009554:	680e      	ldr	r6, [r1, #0]
 8009556:	602b      	str	r3, [r5, #0]
 8009558:	2e00      	cmp	r6, #0
 800955a:	da03      	bge.n	8009564 <_printf_i+0xc8>
 800955c:	232d      	movs	r3, #45	; 0x2d
 800955e:	4276      	negs	r6, r6
 8009560:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009564:	485e      	ldr	r0, [pc, #376]	; (80096e0 <_printf_i+0x244>)
 8009566:	230a      	movs	r3, #10
 8009568:	e019      	b.n	800959e <_printf_i+0x102>
 800956a:	680e      	ldr	r6, [r1, #0]
 800956c:	602b      	str	r3, [r5, #0]
 800956e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009572:	bf18      	it	ne
 8009574:	b236      	sxthne	r6, r6
 8009576:	e7ef      	b.n	8009558 <_printf_i+0xbc>
 8009578:	682b      	ldr	r3, [r5, #0]
 800957a:	6820      	ldr	r0, [r4, #0]
 800957c:	1d19      	adds	r1, r3, #4
 800957e:	6029      	str	r1, [r5, #0]
 8009580:	0601      	lsls	r1, r0, #24
 8009582:	d501      	bpl.n	8009588 <_printf_i+0xec>
 8009584:	681e      	ldr	r6, [r3, #0]
 8009586:	e002      	b.n	800958e <_printf_i+0xf2>
 8009588:	0646      	lsls	r6, r0, #25
 800958a:	d5fb      	bpl.n	8009584 <_printf_i+0xe8>
 800958c:	881e      	ldrh	r6, [r3, #0]
 800958e:	4854      	ldr	r0, [pc, #336]	; (80096e0 <_printf_i+0x244>)
 8009590:	2f6f      	cmp	r7, #111	; 0x6f
 8009592:	bf0c      	ite	eq
 8009594:	2308      	moveq	r3, #8
 8009596:	230a      	movne	r3, #10
 8009598:	2100      	movs	r1, #0
 800959a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800959e:	6865      	ldr	r5, [r4, #4]
 80095a0:	60a5      	str	r5, [r4, #8]
 80095a2:	2d00      	cmp	r5, #0
 80095a4:	bfa2      	ittt	ge
 80095a6:	6821      	ldrge	r1, [r4, #0]
 80095a8:	f021 0104 	bicge.w	r1, r1, #4
 80095ac:	6021      	strge	r1, [r4, #0]
 80095ae:	b90e      	cbnz	r6, 80095b4 <_printf_i+0x118>
 80095b0:	2d00      	cmp	r5, #0
 80095b2:	d04d      	beq.n	8009650 <_printf_i+0x1b4>
 80095b4:	4615      	mov	r5, r2
 80095b6:	fbb6 f1f3 	udiv	r1, r6, r3
 80095ba:	fb03 6711 	mls	r7, r3, r1, r6
 80095be:	5dc7      	ldrb	r7, [r0, r7]
 80095c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80095c4:	4637      	mov	r7, r6
 80095c6:	42bb      	cmp	r3, r7
 80095c8:	460e      	mov	r6, r1
 80095ca:	d9f4      	bls.n	80095b6 <_printf_i+0x11a>
 80095cc:	2b08      	cmp	r3, #8
 80095ce:	d10b      	bne.n	80095e8 <_printf_i+0x14c>
 80095d0:	6823      	ldr	r3, [r4, #0]
 80095d2:	07de      	lsls	r6, r3, #31
 80095d4:	d508      	bpl.n	80095e8 <_printf_i+0x14c>
 80095d6:	6923      	ldr	r3, [r4, #16]
 80095d8:	6861      	ldr	r1, [r4, #4]
 80095da:	4299      	cmp	r1, r3
 80095dc:	bfde      	ittt	le
 80095de:	2330      	movle	r3, #48	; 0x30
 80095e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80095e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80095e8:	1b52      	subs	r2, r2, r5
 80095ea:	6122      	str	r2, [r4, #16]
 80095ec:	f8cd a000 	str.w	sl, [sp]
 80095f0:	464b      	mov	r3, r9
 80095f2:	aa03      	add	r2, sp, #12
 80095f4:	4621      	mov	r1, r4
 80095f6:	4640      	mov	r0, r8
 80095f8:	f7ff fee2 	bl	80093c0 <_printf_common>
 80095fc:	3001      	adds	r0, #1
 80095fe:	d14c      	bne.n	800969a <_printf_i+0x1fe>
 8009600:	f04f 30ff 	mov.w	r0, #4294967295
 8009604:	b004      	add	sp, #16
 8009606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800960a:	4835      	ldr	r0, [pc, #212]	; (80096e0 <_printf_i+0x244>)
 800960c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009610:	6829      	ldr	r1, [r5, #0]
 8009612:	6823      	ldr	r3, [r4, #0]
 8009614:	f851 6b04 	ldr.w	r6, [r1], #4
 8009618:	6029      	str	r1, [r5, #0]
 800961a:	061d      	lsls	r5, r3, #24
 800961c:	d514      	bpl.n	8009648 <_printf_i+0x1ac>
 800961e:	07df      	lsls	r7, r3, #31
 8009620:	bf44      	itt	mi
 8009622:	f043 0320 	orrmi.w	r3, r3, #32
 8009626:	6023      	strmi	r3, [r4, #0]
 8009628:	b91e      	cbnz	r6, 8009632 <_printf_i+0x196>
 800962a:	6823      	ldr	r3, [r4, #0]
 800962c:	f023 0320 	bic.w	r3, r3, #32
 8009630:	6023      	str	r3, [r4, #0]
 8009632:	2310      	movs	r3, #16
 8009634:	e7b0      	b.n	8009598 <_printf_i+0xfc>
 8009636:	6823      	ldr	r3, [r4, #0]
 8009638:	f043 0320 	orr.w	r3, r3, #32
 800963c:	6023      	str	r3, [r4, #0]
 800963e:	2378      	movs	r3, #120	; 0x78
 8009640:	4828      	ldr	r0, [pc, #160]	; (80096e4 <_printf_i+0x248>)
 8009642:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009646:	e7e3      	b.n	8009610 <_printf_i+0x174>
 8009648:	0659      	lsls	r1, r3, #25
 800964a:	bf48      	it	mi
 800964c:	b2b6      	uxthmi	r6, r6
 800964e:	e7e6      	b.n	800961e <_printf_i+0x182>
 8009650:	4615      	mov	r5, r2
 8009652:	e7bb      	b.n	80095cc <_printf_i+0x130>
 8009654:	682b      	ldr	r3, [r5, #0]
 8009656:	6826      	ldr	r6, [r4, #0]
 8009658:	6961      	ldr	r1, [r4, #20]
 800965a:	1d18      	adds	r0, r3, #4
 800965c:	6028      	str	r0, [r5, #0]
 800965e:	0635      	lsls	r5, r6, #24
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	d501      	bpl.n	8009668 <_printf_i+0x1cc>
 8009664:	6019      	str	r1, [r3, #0]
 8009666:	e002      	b.n	800966e <_printf_i+0x1d2>
 8009668:	0670      	lsls	r0, r6, #25
 800966a:	d5fb      	bpl.n	8009664 <_printf_i+0x1c8>
 800966c:	8019      	strh	r1, [r3, #0]
 800966e:	2300      	movs	r3, #0
 8009670:	6123      	str	r3, [r4, #16]
 8009672:	4615      	mov	r5, r2
 8009674:	e7ba      	b.n	80095ec <_printf_i+0x150>
 8009676:	682b      	ldr	r3, [r5, #0]
 8009678:	1d1a      	adds	r2, r3, #4
 800967a:	602a      	str	r2, [r5, #0]
 800967c:	681d      	ldr	r5, [r3, #0]
 800967e:	6862      	ldr	r2, [r4, #4]
 8009680:	2100      	movs	r1, #0
 8009682:	4628      	mov	r0, r5
 8009684:	f7f6 fdc4 	bl	8000210 <memchr>
 8009688:	b108      	cbz	r0, 800968e <_printf_i+0x1f2>
 800968a:	1b40      	subs	r0, r0, r5
 800968c:	6060      	str	r0, [r4, #4]
 800968e:	6863      	ldr	r3, [r4, #4]
 8009690:	6123      	str	r3, [r4, #16]
 8009692:	2300      	movs	r3, #0
 8009694:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009698:	e7a8      	b.n	80095ec <_printf_i+0x150>
 800969a:	6923      	ldr	r3, [r4, #16]
 800969c:	462a      	mov	r2, r5
 800969e:	4649      	mov	r1, r9
 80096a0:	4640      	mov	r0, r8
 80096a2:	47d0      	blx	sl
 80096a4:	3001      	adds	r0, #1
 80096a6:	d0ab      	beq.n	8009600 <_printf_i+0x164>
 80096a8:	6823      	ldr	r3, [r4, #0]
 80096aa:	079b      	lsls	r3, r3, #30
 80096ac:	d413      	bmi.n	80096d6 <_printf_i+0x23a>
 80096ae:	68e0      	ldr	r0, [r4, #12]
 80096b0:	9b03      	ldr	r3, [sp, #12]
 80096b2:	4298      	cmp	r0, r3
 80096b4:	bfb8      	it	lt
 80096b6:	4618      	movlt	r0, r3
 80096b8:	e7a4      	b.n	8009604 <_printf_i+0x168>
 80096ba:	2301      	movs	r3, #1
 80096bc:	4632      	mov	r2, r6
 80096be:	4649      	mov	r1, r9
 80096c0:	4640      	mov	r0, r8
 80096c2:	47d0      	blx	sl
 80096c4:	3001      	adds	r0, #1
 80096c6:	d09b      	beq.n	8009600 <_printf_i+0x164>
 80096c8:	3501      	adds	r5, #1
 80096ca:	68e3      	ldr	r3, [r4, #12]
 80096cc:	9903      	ldr	r1, [sp, #12]
 80096ce:	1a5b      	subs	r3, r3, r1
 80096d0:	42ab      	cmp	r3, r5
 80096d2:	dcf2      	bgt.n	80096ba <_printf_i+0x21e>
 80096d4:	e7eb      	b.n	80096ae <_printf_i+0x212>
 80096d6:	2500      	movs	r5, #0
 80096d8:	f104 0619 	add.w	r6, r4, #25
 80096dc:	e7f5      	b.n	80096ca <_printf_i+0x22e>
 80096de:	bf00      	nop
 80096e0:	08009de9 	.word	0x08009de9
 80096e4:	08009dfa 	.word	0x08009dfa

080096e8 <_sbrk_r>:
 80096e8:	b538      	push	{r3, r4, r5, lr}
 80096ea:	4d06      	ldr	r5, [pc, #24]	; (8009704 <_sbrk_r+0x1c>)
 80096ec:	2300      	movs	r3, #0
 80096ee:	4604      	mov	r4, r0
 80096f0:	4608      	mov	r0, r1
 80096f2:	602b      	str	r3, [r5, #0]
 80096f4:	f7fa fc16 	bl	8003f24 <_sbrk>
 80096f8:	1c43      	adds	r3, r0, #1
 80096fa:	d102      	bne.n	8009702 <_sbrk_r+0x1a>
 80096fc:	682b      	ldr	r3, [r5, #0]
 80096fe:	b103      	cbz	r3, 8009702 <_sbrk_r+0x1a>
 8009700:	6023      	str	r3, [r4, #0]
 8009702:	bd38      	pop	{r3, r4, r5, pc}
 8009704:	20000538 	.word	0x20000538

08009708 <__sread>:
 8009708:	b510      	push	{r4, lr}
 800970a:	460c      	mov	r4, r1
 800970c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009710:	f000 fab2 	bl	8009c78 <_read_r>
 8009714:	2800      	cmp	r0, #0
 8009716:	bfab      	itete	ge
 8009718:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800971a:	89a3      	ldrhlt	r3, [r4, #12]
 800971c:	181b      	addge	r3, r3, r0
 800971e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009722:	bfac      	ite	ge
 8009724:	6563      	strge	r3, [r4, #84]	; 0x54
 8009726:	81a3      	strhlt	r3, [r4, #12]
 8009728:	bd10      	pop	{r4, pc}

0800972a <__swrite>:
 800972a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800972e:	461f      	mov	r7, r3
 8009730:	898b      	ldrh	r3, [r1, #12]
 8009732:	05db      	lsls	r3, r3, #23
 8009734:	4605      	mov	r5, r0
 8009736:	460c      	mov	r4, r1
 8009738:	4616      	mov	r6, r2
 800973a:	d505      	bpl.n	8009748 <__swrite+0x1e>
 800973c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009740:	2302      	movs	r3, #2
 8009742:	2200      	movs	r2, #0
 8009744:	f000 f9c8 	bl	8009ad8 <_lseek_r>
 8009748:	89a3      	ldrh	r3, [r4, #12]
 800974a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800974e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009752:	81a3      	strh	r3, [r4, #12]
 8009754:	4632      	mov	r2, r6
 8009756:	463b      	mov	r3, r7
 8009758:	4628      	mov	r0, r5
 800975a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800975e:	f000 b869 	b.w	8009834 <_write_r>

08009762 <__sseek>:
 8009762:	b510      	push	{r4, lr}
 8009764:	460c      	mov	r4, r1
 8009766:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800976a:	f000 f9b5 	bl	8009ad8 <_lseek_r>
 800976e:	1c43      	adds	r3, r0, #1
 8009770:	89a3      	ldrh	r3, [r4, #12]
 8009772:	bf15      	itete	ne
 8009774:	6560      	strne	r0, [r4, #84]	; 0x54
 8009776:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800977a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800977e:	81a3      	strheq	r3, [r4, #12]
 8009780:	bf18      	it	ne
 8009782:	81a3      	strhne	r3, [r4, #12]
 8009784:	bd10      	pop	{r4, pc}

08009786 <__sclose>:
 8009786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800978a:	f000 b8d3 	b.w	8009934 <_close_r>
	...

08009790 <__swbuf_r>:
 8009790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009792:	460e      	mov	r6, r1
 8009794:	4614      	mov	r4, r2
 8009796:	4605      	mov	r5, r0
 8009798:	b118      	cbz	r0, 80097a2 <__swbuf_r+0x12>
 800979a:	6983      	ldr	r3, [r0, #24]
 800979c:	b90b      	cbnz	r3, 80097a2 <__swbuf_r+0x12>
 800979e:	f7ff fb81 	bl	8008ea4 <__sinit>
 80097a2:	4b21      	ldr	r3, [pc, #132]	; (8009828 <__swbuf_r+0x98>)
 80097a4:	429c      	cmp	r4, r3
 80097a6:	d12b      	bne.n	8009800 <__swbuf_r+0x70>
 80097a8:	686c      	ldr	r4, [r5, #4]
 80097aa:	69a3      	ldr	r3, [r4, #24]
 80097ac:	60a3      	str	r3, [r4, #8]
 80097ae:	89a3      	ldrh	r3, [r4, #12]
 80097b0:	071a      	lsls	r2, r3, #28
 80097b2:	d52f      	bpl.n	8009814 <__swbuf_r+0x84>
 80097b4:	6923      	ldr	r3, [r4, #16]
 80097b6:	b36b      	cbz	r3, 8009814 <__swbuf_r+0x84>
 80097b8:	6923      	ldr	r3, [r4, #16]
 80097ba:	6820      	ldr	r0, [r4, #0]
 80097bc:	1ac0      	subs	r0, r0, r3
 80097be:	6963      	ldr	r3, [r4, #20]
 80097c0:	b2f6      	uxtb	r6, r6
 80097c2:	4283      	cmp	r3, r0
 80097c4:	4637      	mov	r7, r6
 80097c6:	dc04      	bgt.n	80097d2 <__swbuf_r+0x42>
 80097c8:	4621      	mov	r1, r4
 80097ca:	4628      	mov	r0, r5
 80097cc:	f000 f948 	bl	8009a60 <_fflush_r>
 80097d0:	bb30      	cbnz	r0, 8009820 <__swbuf_r+0x90>
 80097d2:	68a3      	ldr	r3, [r4, #8]
 80097d4:	3b01      	subs	r3, #1
 80097d6:	60a3      	str	r3, [r4, #8]
 80097d8:	6823      	ldr	r3, [r4, #0]
 80097da:	1c5a      	adds	r2, r3, #1
 80097dc:	6022      	str	r2, [r4, #0]
 80097de:	701e      	strb	r6, [r3, #0]
 80097e0:	6963      	ldr	r3, [r4, #20]
 80097e2:	3001      	adds	r0, #1
 80097e4:	4283      	cmp	r3, r0
 80097e6:	d004      	beq.n	80097f2 <__swbuf_r+0x62>
 80097e8:	89a3      	ldrh	r3, [r4, #12]
 80097ea:	07db      	lsls	r3, r3, #31
 80097ec:	d506      	bpl.n	80097fc <__swbuf_r+0x6c>
 80097ee:	2e0a      	cmp	r6, #10
 80097f0:	d104      	bne.n	80097fc <__swbuf_r+0x6c>
 80097f2:	4621      	mov	r1, r4
 80097f4:	4628      	mov	r0, r5
 80097f6:	f000 f933 	bl	8009a60 <_fflush_r>
 80097fa:	b988      	cbnz	r0, 8009820 <__swbuf_r+0x90>
 80097fc:	4638      	mov	r0, r7
 80097fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009800:	4b0a      	ldr	r3, [pc, #40]	; (800982c <__swbuf_r+0x9c>)
 8009802:	429c      	cmp	r4, r3
 8009804:	d101      	bne.n	800980a <__swbuf_r+0x7a>
 8009806:	68ac      	ldr	r4, [r5, #8]
 8009808:	e7cf      	b.n	80097aa <__swbuf_r+0x1a>
 800980a:	4b09      	ldr	r3, [pc, #36]	; (8009830 <__swbuf_r+0xa0>)
 800980c:	429c      	cmp	r4, r3
 800980e:	bf08      	it	eq
 8009810:	68ec      	ldreq	r4, [r5, #12]
 8009812:	e7ca      	b.n	80097aa <__swbuf_r+0x1a>
 8009814:	4621      	mov	r1, r4
 8009816:	4628      	mov	r0, r5
 8009818:	f000 f81e 	bl	8009858 <__swsetup_r>
 800981c:	2800      	cmp	r0, #0
 800981e:	d0cb      	beq.n	80097b8 <__swbuf_r+0x28>
 8009820:	f04f 37ff 	mov.w	r7, #4294967295
 8009824:	e7ea      	b.n	80097fc <__swbuf_r+0x6c>
 8009826:	bf00      	nop
 8009828:	08009d98 	.word	0x08009d98
 800982c:	08009db8 	.word	0x08009db8
 8009830:	08009d78 	.word	0x08009d78

08009834 <_write_r>:
 8009834:	b538      	push	{r3, r4, r5, lr}
 8009836:	4d07      	ldr	r5, [pc, #28]	; (8009854 <_write_r+0x20>)
 8009838:	4604      	mov	r4, r0
 800983a:	4608      	mov	r0, r1
 800983c:	4611      	mov	r1, r2
 800983e:	2200      	movs	r2, #0
 8009840:	602a      	str	r2, [r5, #0]
 8009842:	461a      	mov	r2, r3
 8009844:	f7f8 fdc8 	bl	80023d8 <_write>
 8009848:	1c43      	adds	r3, r0, #1
 800984a:	d102      	bne.n	8009852 <_write_r+0x1e>
 800984c:	682b      	ldr	r3, [r5, #0]
 800984e:	b103      	cbz	r3, 8009852 <_write_r+0x1e>
 8009850:	6023      	str	r3, [r4, #0]
 8009852:	bd38      	pop	{r3, r4, r5, pc}
 8009854:	20000538 	.word	0x20000538

08009858 <__swsetup_r>:
 8009858:	4b32      	ldr	r3, [pc, #200]	; (8009924 <__swsetup_r+0xcc>)
 800985a:	b570      	push	{r4, r5, r6, lr}
 800985c:	681d      	ldr	r5, [r3, #0]
 800985e:	4606      	mov	r6, r0
 8009860:	460c      	mov	r4, r1
 8009862:	b125      	cbz	r5, 800986e <__swsetup_r+0x16>
 8009864:	69ab      	ldr	r3, [r5, #24]
 8009866:	b913      	cbnz	r3, 800986e <__swsetup_r+0x16>
 8009868:	4628      	mov	r0, r5
 800986a:	f7ff fb1b 	bl	8008ea4 <__sinit>
 800986e:	4b2e      	ldr	r3, [pc, #184]	; (8009928 <__swsetup_r+0xd0>)
 8009870:	429c      	cmp	r4, r3
 8009872:	d10f      	bne.n	8009894 <__swsetup_r+0x3c>
 8009874:	686c      	ldr	r4, [r5, #4]
 8009876:	89a3      	ldrh	r3, [r4, #12]
 8009878:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800987c:	0719      	lsls	r1, r3, #28
 800987e:	d42c      	bmi.n	80098da <__swsetup_r+0x82>
 8009880:	06dd      	lsls	r5, r3, #27
 8009882:	d411      	bmi.n	80098a8 <__swsetup_r+0x50>
 8009884:	2309      	movs	r3, #9
 8009886:	6033      	str	r3, [r6, #0]
 8009888:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800988c:	81a3      	strh	r3, [r4, #12]
 800988e:	f04f 30ff 	mov.w	r0, #4294967295
 8009892:	e03e      	b.n	8009912 <__swsetup_r+0xba>
 8009894:	4b25      	ldr	r3, [pc, #148]	; (800992c <__swsetup_r+0xd4>)
 8009896:	429c      	cmp	r4, r3
 8009898:	d101      	bne.n	800989e <__swsetup_r+0x46>
 800989a:	68ac      	ldr	r4, [r5, #8]
 800989c:	e7eb      	b.n	8009876 <__swsetup_r+0x1e>
 800989e:	4b24      	ldr	r3, [pc, #144]	; (8009930 <__swsetup_r+0xd8>)
 80098a0:	429c      	cmp	r4, r3
 80098a2:	bf08      	it	eq
 80098a4:	68ec      	ldreq	r4, [r5, #12]
 80098a6:	e7e6      	b.n	8009876 <__swsetup_r+0x1e>
 80098a8:	0758      	lsls	r0, r3, #29
 80098aa:	d512      	bpl.n	80098d2 <__swsetup_r+0x7a>
 80098ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80098ae:	b141      	cbz	r1, 80098c2 <__swsetup_r+0x6a>
 80098b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80098b4:	4299      	cmp	r1, r3
 80098b6:	d002      	beq.n	80098be <__swsetup_r+0x66>
 80098b8:	4630      	mov	r0, r6
 80098ba:	f000 f991 	bl	8009be0 <_free_r>
 80098be:	2300      	movs	r3, #0
 80098c0:	6363      	str	r3, [r4, #52]	; 0x34
 80098c2:	89a3      	ldrh	r3, [r4, #12]
 80098c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80098c8:	81a3      	strh	r3, [r4, #12]
 80098ca:	2300      	movs	r3, #0
 80098cc:	6063      	str	r3, [r4, #4]
 80098ce:	6923      	ldr	r3, [r4, #16]
 80098d0:	6023      	str	r3, [r4, #0]
 80098d2:	89a3      	ldrh	r3, [r4, #12]
 80098d4:	f043 0308 	orr.w	r3, r3, #8
 80098d8:	81a3      	strh	r3, [r4, #12]
 80098da:	6923      	ldr	r3, [r4, #16]
 80098dc:	b94b      	cbnz	r3, 80098f2 <__swsetup_r+0x9a>
 80098de:	89a3      	ldrh	r3, [r4, #12]
 80098e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80098e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80098e8:	d003      	beq.n	80098f2 <__swsetup_r+0x9a>
 80098ea:	4621      	mov	r1, r4
 80098ec:	4630      	mov	r0, r6
 80098ee:	f000 f92b 	bl	8009b48 <__smakebuf_r>
 80098f2:	89a0      	ldrh	r0, [r4, #12]
 80098f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80098f8:	f010 0301 	ands.w	r3, r0, #1
 80098fc:	d00a      	beq.n	8009914 <__swsetup_r+0xbc>
 80098fe:	2300      	movs	r3, #0
 8009900:	60a3      	str	r3, [r4, #8]
 8009902:	6963      	ldr	r3, [r4, #20]
 8009904:	425b      	negs	r3, r3
 8009906:	61a3      	str	r3, [r4, #24]
 8009908:	6923      	ldr	r3, [r4, #16]
 800990a:	b943      	cbnz	r3, 800991e <__swsetup_r+0xc6>
 800990c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009910:	d1ba      	bne.n	8009888 <__swsetup_r+0x30>
 8009912:	bd70      	pop	{r4, r5, r6, pc}
 8009914:	0781      	lsls	r1, r0, #30
 8009916:	bf58      	it	pl
 8009918:	6963      	ldrpl	r3, [r4, #20]
 800991a:	60a3      	str	r3, [r4, #8]
 800991c:	e7f4      	b.n	8009908 <__swsetup_r+0xb0>
 800991e:	2000      	movs	r0, #0
 8009920:	e7f7      	b.n	8009912 <__swsetup_r+0xba>
 8009922:	bf00      	nop
 8009924:	20000014 	.word	0x20000014
 8009928:	08009d98 	.word	0x08009d98
 800992c:	08009db8 	.word	0x08009db8
 8009930:	08009d78 	.word	0x08009d78

08009934 <_close_r>:
 8009934:	b538      	push	{r3, r4, r5, lr}
 8009936:	4d06      	ldr	r5, [pc, #24]	; (8009950 <_close_r+0x1c>)
 8009938:	2300      	movs	r3, #0
 800993a:	4604      	mov	r4, r0
 800993c:	4608      	mov	r0, r1
 800993e:	602b      	str	r3, [r5, #0]
 8009940:	f7fa fabb 	bl	8003eba <_close>
 8009944:	1c43      	adds	r3, r0, #1
 8009946:	d102      	bne.n	800994e <_close_r+0x1a>
 8009948:	682b      	ldr	r3, [r5, #0]
 800994a:	b103      	cbz	r3, 800994e <_close_r+0x1a>
 800994c:	6023      	str	r3, [r4, #0]
 800994e:	bd38      	pop	{r3, r4, r5, pc}
 8009950:	20000538 	.word	0x20000538

08009954 <__sflush_r>:
 8009954:	898a      	ldrh	r2, [r1, #12]
 8009956:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800995a:	4605      	mov	r5, r0
 800995c:	0710      	lsls	r0, r2, #28
 800995e:	460c      	mov	r4, r1
 8009960:	d458      	bmi.n	8009a14 <__sflush_r+0xc0>
 8009962:	684b      	ldr	r3, [r1, #4]
 8009964:	2b00      	cmp	r3, #0
 8009966:	dc05      	bgt.n	8009974 <__sflush_r+0x20>
 8009968:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800996a:	2b00      	cmp	r3, #0
 800996c:	dc02      	bgt.n	8009974 <__sflush_r+0x20>
 800996e:	2000      	movs	r0, #0
 8009970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009974:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009976:	2e00      	cmp	r6, #0
 8009978:	d0f9      	beq.n	800996e <__sflush_r+0x1a>
 800997a:	2300      	movs	r3, #0
 800997c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009980:	682f      	ldr	r7, [r5, #0]
 8009982:	602b      	str	r3, [r5, #0]
 8009984:	d032      	beq.n	80099ec <__sflush_r+0x98>
 8009986:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009988:	89a3      	ldrh	r3, [r4, #12]
 800998a:	075a      	lsls	r2, r3, #29
 800998c:	d505      	bpl.n	800999a <__sflush_r+0x46>
 800998e:	6863      	ldr	r3, [r4, #4]
 8009990:	1ac0      	subs	r0, r0, r3
 8009992:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009994:	b10b      	cbz	r3, 800999a <__sflush_r+0x46>
 8009996:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009998:	1ac0      	subs	r0, r0, r3
 800999a:	2300      	movs	r3, #0
 800999c:	4602      	mov	r2, r0
 800999e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80099a0:	6a21      	ldr	r1, [r4, #32]
 80099a2:	4628      	mov	r0, r5
 80099a4:	47b0      	blx	r6
 80099a6:	1c43      	adds	r3, r0, #1
 80099a8:	89a3      	ldrh	r3, [r4, #12]
 80099aa:	d106      	bne.n	80099ba <__sflush_r+0x66>
 80099ac:	6829      	ldr	r1, [r5, #0]
 80099ae:	291d      	cmp	r1, #29
 80099b0:	d82c      	bhi.n	8009a0c <__sflush_r+0xb8>
 80099b2:	4a2a      	ldr	r2, [pc, #168]	; (8009a5c <__sflush_r+0x108>)
 80099b4:	40ca      	lsrs	r2, r1
 80099b6:	07d6      	lsls	r6, r2, #31
 80099b8:	d528      	bpl.n	8009a0c <__sflush_r+0xb8>
 80099ba:	2200      	movs	r2, #0
 80099bc:	6062      	str	r2, [r4, #4]
 80099be:	04d9      	lsls	r1, r3, #19
 80099c0:	6922      	ldr	r2, [r4, #16]
 80099c2:	6022      	str	r2, [r4, #0]
 80099c4:	d504      	bpl.n	80099d0 <__sflush_r+0x7c>
 80099c6:	1c42      	adds	r2, r0, #1
 80099c8:	d101      	bne.n	80099ce <__sflush_r+0x7a>
 80099ca:	682b      	ldr	r3, [r5, #0]
 80099cc:	b903      	cbnz	r3, 80099d0 <__sflush_r+0x7c>
 80099ce:	6560      	str	r0, [r4, #84]	; 0x54
 80099d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80099d2:	602f      	str	r7, [r5, #0]
 80099d4:	2900      	cmp	r1, #0
 80099d6:	d0ca      	beq.n	800996e <__sflush_r+0x1a>
 80099d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80099dc:	4299      	cmp	r1, r3
 80099de:	d002      	beq.n	80099e6 <__sflush_r+0x92>
 80099e0:	4628      	mov	r0, r5
 80099e2:	f000 f8fd 	bl	8009be0 <_free_r>
 80099e6:	2000      	movs	r0, #0
 80099e8:	6360      	str	r0, [r4, #52]	; 0x34
 80099ea:	e7c1      	b.n	8009970 <__sflush_r+0x1c>
 80099ec:	6a21      	ldr	r1, [r4, #32]
 80099ee:	2301      	movs	r3, #1
 80099f0:	4628      	mov	r0, r5
 80099f2:	47b0      	blx	r6
 80099f4:	1c41      	adds	r1, r0, #1
 80099f6:	d1c7      	bne.n	8009988 <__sflush_r+0x34>
 80099f8:	682b      	ldr	r3, [r5, #0]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d0c4      	beq.n	8009988 <__sflush_r+0x34>
 80099fe:	2b1d      	cmp	r3, #29
 8009a00:	d001      	beq.n	8009a06 <__sflush_r+0xb2>
 8009a02:	2b16      	cmp	r3, #22
 8009a04:	d101      	bne.n	8009a0a <__sflush_r+0xb6>
 8009a06:	602f      	str	r7, [r5, #0]
 8009a08:	e7b1      	b.n	800996e <__sflush_r+0x1a>
 8009a0a:	89a3      	ldrh	r3, [r4, #12]
 8009a0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a10:	81a3      	strh	r3, [r4, #12]
 8009a12:	e7ad      	b.n	8009970 <__sflush_r+0x1c>
 8009a14:	690f      	ldr	r7, [r1, #16]
 8009a16:	2f00      	cmp	r7, #0
 8009a18:	d0a9      	beq.n	800996e <__sflush_r+0x1a>
 8009a1a:	0793      	lsls	r3, r2, #30
 8009a1c:	680e      	ldr	r6, [r1, #0]
 8009a1e:	bf08      	it	eq
 8009a20:	694b      	ldreq	r3, [r1, #20]
 8009a22:	600f      	str	r7, [r1, #0]
 8009a24:	bf18      	it	ne
 8009a26:	2300      	movne	r3, #0
 8009a28:	eba6 0807 	sub.w	r8, r6, r7
 8009a2c:	608b      	str	r3, [r1, #8]
 8009a2e:	f1b8 0f00 	cmp.w	r8, #0
 8009a32:	dd9c      	ble.n	800996e <__sflush_r+0x1a>
 8009a34:	6a21      	ldr	r1, [r4, #32]
 8009a36:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009a38:	4643      	mov	r3, r8
 8009a3a:	463a      	mov	r2, r7
 8009a3c:	4628      	mov	r0, r5
 8009a3e:	47b0      	blx	r6
 8009a40:	2800      	cmp	r0, #0
 8009a42:	dc06      	bgt.n	8009a52 <__sflush_r+0xfe>
 8009a44:	89a3      	ldrh	r3, [r4, #12]
 8009a46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a4a:	81a3      	strh	r3, [r4, #12]
 8009a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a50:	e78e      	b.n	8009970 <__sflush_r+0x1c>
 8009a52:	4407      	add	r7, r0
 8009a54:	eba8 0800 	sub.w	r8, r8, r0
 8009a58:	e7e9      	b.n	8009a2e <__sflush_r+0xda>
 8009a5a:	bf00      	nop
 8009a5c:	20400001 	.word	0x20400001

08009a60 <_fflush_r>:
 8009a60:	b538      	push	{r3, r4, r5, lr}
 8009a62:	690b      	ldr	r3, [r1, #16]
 8009a64:	4605      	mov	r5, r0
 8009a66:	460c      	mov	r4, r1
 8009a68:	b913      	cbnz	r3, 8009a70 <_fflush_r+0x10>
 8009a6a:	2500      	movs	r5, #0
 8009a6c:	4628      	mov	r0, r5
 8009a6e:	bd38      	pop	{r3, r4, r5, pc}
 8009a70:	b118      	cbz	r0, 8009a7a <_fflush_r+0x1a>
 8009a72:	6983      	ldr	r3, [r0, #24]
 8009a74:	b90b      	cbnz	r3, 8009a7a <_fflush_r+0x1a>
 8009a76:	f7ff fa15 	bl	8008ea4 <__sinit>
 8009a7a:	4b14      	ldr	r3, [pc, #80]	; (8009acc <_fflush_r+0x6c>)
 8009a7c:	429c      	cmp	r4, r3
 8009a7e:	d11b      	bne.n	8009ab8 <_fflush_r+0x58>
 8009a80:	686c      	ldr	r4, [r5, #4]
 8009a82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d0ef      	beq.n	8009a6a <_fflush_r+0xa>
 8009a8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009a8c:	07d0      	lsls	r0, r2, #31
 8009a8e:	d404      	bmi.n	8009a9a <_fflush_r+0x3a>
 8009a90:	0599      	lsls	r1, r3, #22
 8009a92:	d402      	bmi.n	8009a9a <_fflush_r+0x3a>
 8009a94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a96:	f7ff faa3 	bl	8008fe0 <__retarget_lock_acquire_recursive>
 8009a9a:	4628      	mov	r0, r5
 8009a9c:	4621      	mov	r1, r4
 8009a9e:	f7ff ff59 	bl	8009954 <__sflush_r>
 8009aa2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009aa4:	07da      	lsls	r2, r3, #31
 8009aa6:	4605      	mov	r5, r0
 8009aa8:	d4e0      	bmi.n	8009a6c <_fflush_r+0xc>
 8009aaa:	89a3      	ldrh	r3, [r4, #12]
 8009aac:	059b      	lsls	r3, r3, #22
 8009aae:	d4dd      	bmi.n	8009a6c <_fflush_r+0xc>
 8009ab0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ab2:	f7ff fa96 	bl	8008fe2 <__retarget_lock_release_recursive>
 8009ab6:	e7d9      	b.n	8009a6c <_fflush_r+0xc>
 8009ab8:	4b05      	ldr	r3, [pc, #20]	; (8009ad0 <_fflush_r+0x70>)
 8009aba:	429c      	cmp	r4, r3
 8009abc:	d101      	bne.n	8009ac2 <_fflush_r+0x62>
 8009abe:	68ac      	ldr	r4, [r5, #8]
 8009ac0:	e7df      	b.n	8009a82 <_fflush_r+0x22>
 8009ac2:	4b04      	ldr	r3, [pc, #16]	; (8009ad4 <_fflush_r+0x74>)
 8009ac4:	429c      	cmp	r4, r3
 8009ac6:	bf08      	it	eq
 8009ac8:	68ec      	ldreq	r4, [r5, #12]
 8009aca:	e7da      	b.n	8009a82 <_fflush_r+0x22>
 8009acc:	08009d98 	.word	0x08009d98
 8009ad0:	08009db8 	.word	0x08009db8
 8009ad4:	08009d78 	.word	0x08009d78

08009ad8 <_lseek_r>:
 8009ad8:	b538      	push	{r3, r4, r5, lr}
 8009ada:	4d07      	ldr	r5, [pc, #28]	; (8009af8 <_lseek_r+0x20>)
 8009adc:	4604      	mov	r4, r0
 8009ade:	4608      	mov	r0, r1
 8009ae0:	4611      	mov	r1, r2
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	602a      	str	r2, [r5, #0]
 8009ae6:	461a      	mov	r2, r3
 8009ae8:	f7fa fa0e 	bl	8003f08 <_lseek>
 8009aec:	1c43      	adds	r3, r0, #1
 8009aee:	d102      	bne.n	8009af6 <_lseek_r+0x1e>
 8009af0:	682b      	ldr	r3, [r5, #0]
 8009af2:	b103      	cbz	r3, 8009af6 <_lseek_r+0x1e>
 8009af4:	6023      	str	r3, [r4, #0]
 8009af6:	bd38      	pop	{r3, r4, r5, pc}
 8009af8:	20000538 	.word	0x20000538

08009afc <__swhatbuf_r>:
 8009afc:	b570      	push	{r4, r5, r6, lr}
 8009afe:	460e      	mov	r6, r1
 8009b00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b04:	2900      	cmp	r1, #0
 8009b06:	b096      	sub	sp, #88	; 0x58
 8009b08:	4614      	mov	r4, r2
 8009b0a:	461d      	mov	r5, r3
 8009b0c:	da08      	bge.n	8009b20 <__swhatbuf_r+0x24>
 8009b0e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009b12:	2200      	movs	r2, #0
 8009b14:	602a      	str	r2, [r5, #0]
 8009b16:	061a      	lsls	r2, r3, #24
 8009b18:	d410      	bmi.n	8009b3c <__swhatbuf_r+0x40>
 8009b1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b1e:	e00e      	b.n	8009b3e <__swhatbuf_r+0x42>
 8009b20:	466a      	mov	r2, sp
 8009b22:	f000 f8bb 	bl	8009c9c <_fstat_r>
 8009b26:	2800      	cmp	r0, #0
 8009b28:	dbf1      	blt.n	8009b0e <__swhatbuf_r+0x12>
 8009b2a:	9a01      	ldr	r2, [sp, #4]
 8009b2c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009b30:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009b34:	425a      	negs	r2, r3
 8009b36:	415a      	adcs	r2, r3
 8009b38:	602a      	str	r2, [r5, #0]
 8009b3a:	e7ee      	b.n	8009b1a <__swhatbuf_r+0x1e>
 8009b3c:	2340      	movs	r3, #64	; 0x40
 8009b3e:	2000      	movs	r0, #0
 8009b40:	6023      	str	r3, [r4, #0]
 8009b42:	b016      	add	sp, #88	; 0x58
 8009b44:	bd70      	pop	{r4, r5, r6, pc}
	...

08009b48 <__smakebuf_r>:
 8009b48:	898b      	ldrh	r3, [r1, #12]
 8009b4a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009b4c:	079d      	lsls	r5, r3, #30
 8009b4e:	4606      	mov	r6, r0
 8009b50:	460c      	mov	r4, r1
 8009b52:	d507      	bpl.n	8009b64 <__smakebuf_r+0x1c>
 8009b54:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009b58:	6023      	str	r3, [r4, #0]
 8009b5a:	6123      	str	r3, [r4, #16]
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	6163      	str	r3, [r4, #20]
 8009b60:	b002      	add	sp, #8
 8009b62:	bd70      	pop	{r4, r5, r6, pc}
 8009b64:	ab01      	add	r3, sp, #4
 8009b66:	466a      	mov	r2, sp
 8009b68:	f7ff ffc8 	bl	8009afc <__swhatbuf_r>
 8009b6c:	9900      	ldr	r1, [sp, #0]
 8009b6e:	4605      	mov	r5, r0
 8009b70:	4630      	mov	r0, r6
 8009b72:	f7ff fa57 	bl	8009024 <_malloc_r>
 8009b76:	b948      	cbnz	r0, 8009b8c <__smakebuf_r+0x44>
 8009b78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b7c:	059a      	lsls	r2, r3, #22
 8009b7e:	d4ef      	bmi.n	8009b60 <__smakebuf_r+0x18>
 8009b80:	f023 0303 	bic.w	r3, r3, #3
 8009b84:	f043 0302 	orr.w	r3, r3, #2
 8009b88:	81a3      	strh	r3, [r4, #12]
 8009b8a:	e7e3      	b.n	8009b54 <__smakebuf_r+0xc>
 8009b8c:	4b0d      	ldr	r3, [pc, #52]	; (8009bc4 <__smakebuf_r+0x7c>)
 8009b8e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009b90:	89a3      	ldrh	r3, [r4, #12]
 8009b92:	6020      	str	r0, [r4, #0]
 8009b94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b98:	81a3      	strh	r3, [r4, #12]
 8009b9a:	9b00      	ldr	r3, [sp, #0]
 8009b9c:	6163      	str	r3, [r4, #20]
 8009b9e:	9b01      	ldr	r3, [sp, #4]
 8009ba0:	6120      	str	r0, [r4, #16]
 8009ba2:	b15b      	cbz	r3, 8009bbc <__smakebuf_r+0x74>
 8009ba4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ba8:	4630      	mov	r0, r6
 8009baa:	f000 f889 	bl	8009cc0 <_isatty_r>
 8009bae:	b128      	cbz	r0, 8009bbc <__smakebuf_r+0x74>
 8009bb0:	89a3      	ldrh	r3, [r4, #12]
 8009bb2:	f023 0303 	bic.w	r3, r3, #3
 8009bb6:	f043 0301 	orr.w	r3, r3, #1
 8009bba:	81a3      	strh	r3, [r4, #12]
 8009bbc:	89a0      	ldrh	r0, [r4, #12]
 8009bbe:	4305      	orrs	r5, r0
 8009bc0:	81a5      	strh	r5, [r4, #12]
 8009bc2:	e7cd      	b.n	8009b60 <__smakebuf_r+0x18>
 8009bc4:	08008e3d 	.word	0x08008e3d

08009bc8 <__malloc_lock>:
 8009bc8:	4801      	ldr	r0, [pc, #4]	; (8009bd0 <__malloc_lock+0x8>)
 8009bca:	f7ff ba09 	b.w	8008fe0 <__retarget_lock_acquire_recursive>
 8009bce:	bf00      	nop
 8009bd0:	2000052c 	.word	0x2000052c

08009bd4 <__malloc_unlock>:
 8009bd4:	4801      	ldr	r0, [pc, #4]	; (8009bdc <__malloc_unlock+0x8>)
 8009bd6:	f7ff ba04 	b.w	8008fe2 <__retarget_lock_release_recursive>
 8009bda:	bf00      	nop
 8009bdc:	2000052c 	.word	0x2000052c

08009be0 <_free_r>:
 8009be0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009be2:	2900      	cmp	r1, #0
 8009be4:	d044      	beq.n	8009c70 <_free_r+0x90>
 8009be6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bea:	9001      	str	r0, [sp, #4]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	f1a1 0404 	sub.w	r4, r1, #4
 8009bf2:	bfb8      	it	lt
 8009bf4:	18e4      	addlt	r4, r4, r3
 8009bf6:	f7ff ffe7 	bl	8009bc8 <__malloc_lock>
 8009bfa:	4a1e      	ldr	r2, [pc, #120]	; (8009c74 <_free_r+0x94>)
 8009bfc:	9801      	ldr	r0, [sp, #4]
 8009bfe:	6813      	ldr	r3, [r2, #0]
 8009c00:	b933      	cbnz	r3, 8009c10 <_free_r+0x30>
 8009c02:	6063      	str	r3, [r4, #4]
 8009c04:	6014      	str	r4, [r2, #0]
 8009c06:	b003      	add	sp, #12
 8009c08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c0c:	f7ff bfe2 	b.w	8009bd4 <__malloc_unlock>
 8009c10:	42a3      	cmp	r3, r4
 8009c12:	d908      	bls.n	8009c26 <_free_r+0x46>
 8009c14:	6825      	ldr	r5, [r4, #0]
 8009c16:	1961      	adds	r1, r4, r5
 8009c18:	428b      	cmp	r3, r1
 8009c1a:	bf01      	itttt	eq
 8009c1c:	6819      	ldreq	r1, [r3, #0]
 8009c1e:	685b      	ldreq	r3, [r3, #4]
 8009c20:	1949      	addeq	r1, r1, r5
 8009c22:	6021      	streq	r1, [r4, #0]
 8009c24:	e7ed      	b.n	8009c02 <_free_r+0x22>
 8009c26:	461a      	mov	r2, r3
 8009c28:	685b      	ldr	r3, [r3, #4]
 8009c2a:	b10b      	cbz	r3, 8009c30 <_free_r+0x50>
 8009c2c:	42a3      	cmp	r3, r4
 8009c2e:	d9fa      	bls.n	8009c26 <_free_r+0x46>
 8009c30:	6811      	ldr	r1, [r2, #0]
 8009c32:	1855      	adds	r5, r2, r1
 8009c34:	42a5      	cmp	r5, r4
 8009c36:	d10b      	bne.n	8009c50 <_free_r+0x70>
 8009c38:	6824      	ldr	r4, [r4, #0]
 8009c3a:	4421      	add	r1, r4
 8009c3c:	1854      	adds	r4, r2, r1
 8009c3e:	42a3      	cmp	r3, r4
 8009c40:	6011      	str	r1, [r2, #0]
 8009c42:	d1e0      	bne.n	8009c06 <_free_r+0x26>
 8009c44:	681c      	ldr	r4, [r3, #0]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	6053      	str	r3, [r2, #4]
 8009c4a:	4421      	add	r1, r4
 8009c4c:	6011      	str	r1, [r2, #0]
 8009c4e:	e7da      	b.n	8009c06 <_free_r+0x26>
 8009c50:	d902      	bls.n	8009c58 <_free_r+0x78>
 8009c52:	230c      	movs	r3, #12
 8009c54:	6003      	str	r3, [r0, #0]
 8009c56:	e7d6      	b.n	8009c06 <_free_r+0x26>
 8009c58:	6825      	ldr	r5, [r4, #0]
 8009c5a:	1961      	adds	r1, r4, r5
 8009c5c:	428b      	cmp	r3, r1
 8009c5e:	bf04      	itt	eq
 8009c60:	6819      	ldreq	r1, [r3, #0]
 8009c62:	685b      	ldreq	r3, [r3, #4]
 8009c64:	6063      	str	r3, [r4, #4]
 8009c66:	bf04      	itt	eq
 8009c68:	1949      	addeq	r1, r1, r5
 8009c6a:	6021      	streq	r1, [r4, #0]
 8009c6c:	6054      	str	r4, [r2, #4]
 8009c6e:	e7ca      	b.n	8009c06 <_free_r+0x26>
 8009c70:	b003      	add	sp, #12
 8009c72:	bd30      	pop	{r4, r5, pc}
 8009c74:	20000530 	.word	0x20000530

08009c78 <_read_r>:
 8009c78:	b538      	push	{r3, r4, r5, lr}
 8009c7a:	4d07      	ldr	r5, [pc, #28]	; (8009c98 <_read_r+0x20>)
 8009c7c:	4604      	mov	r4, r0
 8009c7e:	4608      	mov	r0, r1
 8009c80:	4611      	mov	r1, r2
 8009c82:	2200      	movs	r2, #0
 8009c84:	602a      	str	r2, [r5, #0]
 8009c86:	461a      	mov	r2, r3
 8009c88:	f7fa f8fa 	bl	8003e80 <_read>
 8009c8c:	1c43      	adds	r3, r0, #1
 8009c8e:	d102      	bne.n	8009c96 <_read_r+0x1e>
 8009c90:	682b      	ldr	r3, [r5, #0]
 8009c92:	b103      	cbz	r3, 8009c96 <_read_r+0x1e>
 8009c94:	6023      	str	r3, [r4, #0]
 8009c96:	bd38      	pop	{r3, r4, r5, pc}
 8009c98:	20000538 	.word	0x20000538

08009c9c <_fstat_r>:
 8009c9c:	b538      	push	{r3, r4, r5, lr}
 8009c9e:	4d07      	ldr	r5, [pc, #28]	; (8009cbc <_fstat_r+0x20>)
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	4604      	mov	r4, r0
 8009ca4:	4608      	mov	r0, r1
 8009ca6:	4611      	mov	r1, r2
 8009ca8:	602b      	str	r3, [r5, #0]
 8009caa:	f7fa f912 	bl	8003ed2 <_fstat>
 8009cae:	1c43      	adds	r3, r0, #1
 8009cb0:	d102      	bne.n	8009cb8 <_fstat_r+0x1c>
 8009cb2:	682b      	ldr	r3, [r5, #0]
 8009cb4:	b103      	cbz	r3, 8009cb8 <_fstat_r+0x1c>
 8009cb6:	6023      	str	r3, [r4, #0]
 8009cb8:	bd38      	pop	{r3, r4, r5, pc}
 8009cba:	bf00      	nop
 8009cbc:	20000538 	.word	0x20000538

08009cc0 <_isatty_r>:
 8009cc0:	b538      	push	{r3, r4, r5, lr}
 8009cc2:	4d06      	ldr	r5, [pc, #24]	; (8009cdc <_isatty_r+0x1c>)
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	4604      	mov	r4, r0
 8009cc8:	4608      	mov	r0, r1
 8009cca:	602b      	str	r3, [r5, #0]
 8009ccc:	f7fa f911 	bl	8003ef2 <_isatty>
 8009cd0:	1c43      	adds	r3, r0, #1
 8009cd2:	d102      	bne.n	8009cda <_isatty_r+0x1a>
 8009cd4:	682b      	ldr	r3, [r5, #0]
 8009cd6:	b103      	cbz	r3, 8009cda <_isatty_r+0x1a>
 8009cd8:	6023      	str	r3, [r4, #0]
 8009cda:	bd38      	pop	{r3, r4, r5, pc}
 8009cdc:	20000538 	.word	0x20000538

08009ce0 <_init>:
 8009ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ce2:	bf00      	nop
 8009ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ce6:	bc08      	pop	{r3}
 8009ce8:	469e      	mov	lr, r3
 8009cea:	4770      	bx	lr

08009cec <_fini>:
 8009cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cee:	bf00      	nop
 8009cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cf2:	bc08      	pop	{r3}
 8009cf4:	469e      	mov	lr, r3
 8009cf6:	4770      	bx	lr
