
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002443                       # Number of seconds simulated
sim_ticks                                  2443053000                       # Number of ticks simulated
final_tick                                 2443053000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 238089                       # Simulator instruction rate (inst/s)
host_op_rate                                   445788                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              128524562                       # Simulator tick rate (ticks/s)
host_mem_usage                                 736680                       # Number of bytes of host memory used
host_seconds                                    19.01                       # Real time elapsed on the host
sim_insts                                     4525691                       # Number of instructions simulated
sim_ops                                       8473744                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         155136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         760384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             915520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       155136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        155136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        92288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           92288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           11881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1442                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1442                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63500874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         311243350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             374744224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63500874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63500874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       37775685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37775685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       37775685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63500874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        311243350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            412519908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002098614750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           85                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           85                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               29897                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1336                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       14305                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1442                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14305                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1442                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 914304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   90944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  915520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                92288                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2443034500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14305                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1442                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.110806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.488296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.899071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2325     49.16%     49.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1259     26.62%     75.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          369      7.80%     83.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          207      4.38%     87.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          120      2.54%     90.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           74      1.56%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           65      1.37%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           39      0.82%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          271      5.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4729                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           85                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     167.658824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    112.731124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    436.061146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            57     67.06%     67.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           23     27.06%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      2.35%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      2.35%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      1.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            85                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           85                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.717647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.690439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.971153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               54     63.53%     63.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.35%     65.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28     32.94%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            85                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       155136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       759168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        90944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 63500873.701880387962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 310745612.150043368340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 37225553.436622127891                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        11881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1442                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     86079000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    437832750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  50369959250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35511.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36851.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34930623.61                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    256049250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               523911750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   71430000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17923.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36673.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       374.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    374.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.98                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9853                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1113                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     155142.85                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 16614780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8804400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                47773740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3048480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         124157280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            123059580                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3752640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       548215170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        37228320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        211835220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1124498880                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            460.284275                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2163230250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3431500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      52520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    864214500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     96928250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     223806000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1202152750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17235960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9142155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                54228300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4369140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         122313360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            130939260                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4445280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       547088850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        21222240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        214538280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1125522825                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            460.703401                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2144394750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5387000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      51740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    889307250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     55248750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     241483000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1199887000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1154081                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1154081                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             31403                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1051040                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   29328                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2285                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1051040                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             780055                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           270985                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        13656                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1246769                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      285054                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1765                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           198                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      547089                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           501                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2443053000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4886107                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             632718                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5667382                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1154081                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             809383                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4035913                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   63364                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  337                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1103                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          183                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    546903                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 10260                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4701972                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.271790                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.412559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3047263     64.81%     64.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   130116      2.77%     67.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    54548      1.16%     68.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   163714      3.48%     72.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    56486      1.20%     73.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    55828      1.19%     74.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    35518      0.76%     75.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    34647      0.74%     76.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1123852     23.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4701972                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.236196                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.159897                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   514348                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2631807                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    928232                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                595903                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  31682                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               10389892                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  31682                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   565862                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2193192                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          19858                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    961431                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                929947                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10245603                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  9570                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 122031                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  26154                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 249155                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              152                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            13950537                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              24396643                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         14276694                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            220732                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              11662359                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2288178                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1036                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1022                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4451308                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1309910                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              312948                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             26901                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11482                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9981298                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1664                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9450139                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              7675                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1509217                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2196234                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            841                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4701972                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.009825                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.158346                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1675933     35.64%     35.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              795034     16.91%     52.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              773338     16.45%     69.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              262338      5.58%     74.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              194894      4.14%     78.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              688201     14.64%     93.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              148448      3.16%     96.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              100142      2.13%     98.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               63644      1.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4701972                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   60097     71.50%     71.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     71.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     71.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     71.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     2      0.00%     71.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     71.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    142      0.17%     71.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    228      0.27%     71.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     8      0.01%     71.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   25      0.03%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12440     14.80%     86.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9928     11.81%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               900      1.07%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              283      0.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             48415      0.51%      0.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7631391     80.75%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7162      0.08%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                146119      1.55%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5551      0.06%     82.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1359      0.01%     82.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8389      0.09%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18425      0.19%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17862      0.19%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8483      0.09%     83.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2666      0.03%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               8      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              1      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1230135     13.02%     96.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              275918      2.92%     99.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33803      0.36%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14450      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9450139                       # Type of FU issued
system.cpu.iq.rate                           1.934084                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       84053                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008894                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           23467343                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11294308                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      9245833                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              226635                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             198014                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       103901                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9372146                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  113631                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           103113                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       209875                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1387                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        72321                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           44                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           390                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  31682                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  906596                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 52223                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9982962                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1248                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1309910                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               312948                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1215                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6118                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 44017                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            153                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12479                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        25693                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                38172                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9387425                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1247563                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             62714                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1532603                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   982215                       # Number of branches executed
system.cpu.iew.exec_stores                     285040                       # Number of stores executed
system.cpu.iew.exec_rate                     1.921248                       # Inst execution rate
system.cpu.iew.wb_sent                        9362610                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9349734                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7686157                       # num instructions producing a value
system.cpu.iew.wb_consumers                  11536532                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.913534                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.666245                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1509372                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             823                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             31576                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4485003                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.889351                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.001763                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2725689     60.77%     60.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       393525      8.77%     69.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       164531      3.67%     73.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       252650      5.63%     78.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        53776      1.20%     80.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       106102      2.37%     82.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        19429      0.43%     82.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        23389      0.52%     83.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       745912     16.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4485003                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4525691                       # Number of instructions committed
system.cpu.commit.committedOps                8473744                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1340662                       # Number of memory references committed
system.cpu.commit.loads                       1100035                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     923050                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      77060                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8400531                       # Number of committed integer instructions.
system.cpu.commit.function_calls                17690                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        36970      0.44%      0.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6920354     81.67%     82.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6005      0.07%     82.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           125959      1.49%     83.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2920      0.03%     83.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1344      0.02%     83.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6570      0.08%     83.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11756      0.14%     83.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12846      0.15%     84.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6958      0.08%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1394      0.02%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            1      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1079914     12.74%     96.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         228252      2.69%     99.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20121      0.24%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12375      0.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8473744                       # Class of committed instruction
system.cpu.commit.bw_lim_events                745912                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     13722207                       # The number of ROB reads
system.cpu.rob.rob_writes                    20185007                       # The number of ROB writes
system.cpu.timesIdled                            1596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          184135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4525691                       # Number of Instructions Simulated
system.cpu.committedOps                       8473744                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.079638                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.079638                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.926237                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.926237                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 12613342                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8292685                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    146050                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    82495                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5346036                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4320502                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3509500                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    756                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           999.350194                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1344584                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16451                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.732661                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   999.350194                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          651                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          109                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5550183                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5550183                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1090755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1090755                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       237370                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         237370                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1328125                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1328125                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1328125                       # number of overall hits
system.cpu.dcache.overall_hits::total         1328125                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52046                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52046                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3262                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        55308                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          55308                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        55308                       # number of overall misses
system.cpu.dcache.overall_misses::total         55308                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3450813500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3450813500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    232931999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    232931999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3683745499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3683745499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3683745499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3683745499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1142801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1142801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       240632                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       240632                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1383433                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1383433                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1383433                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1383433                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045542                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045542                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013556                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013556                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039979                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039979                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039979                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039979                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66303.145295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66303.145295                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71407.725015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71407.725015                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66604.207330                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66604.207330                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66604.207330                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66604.207330                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27424                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          501                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               475                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.734737                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.625000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3589                       # number of writebacks
system.cpu.dcache.writebacks::total              3589                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        38841                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        38841                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        38851                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        38851                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        38851                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        38851                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13205                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13205                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3252                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3252                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        16457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        16457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        16457                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16457                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    889770000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    889770000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    229103999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    229103999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1118873999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1118873999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1118873999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1118873999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013514                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013514                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011896                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011896                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011896                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011896                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67381.294964                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67381.294964                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70450.184194                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70450.184194                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67987.725527                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67987.725527                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67987.725527                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67987.725527                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15427                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.991685                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              546016                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            182.187521                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.991685                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.964828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.964828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          166                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1096797                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1096797                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       543019                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          543019                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       543019                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           543019                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       543019                       # number of overall hits
system.cpu.icache.overall_hits::total          543019                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3881                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3881                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3881                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3881                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3881                       # number of overall misses
system.cpu.icache.overall_misses::total          3881                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    275042498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    275042498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    275042498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    275042498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    275042498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    275042498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       546900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       546900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       546900                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       546900                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       546900                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       546900                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007096                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007096                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007096                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007096                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007096                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007096                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70868.976552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70868.976552                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70868.976552                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70868.976552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70868.976552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70868.976552                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1496                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2482                       # number of writebacks
system.cpu.icache.writebacks::total              2482                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          884                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          884                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          884                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          884                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          884                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          884                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2997                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2997                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    220655999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    220655999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    220655999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    220655999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    220655999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    220655999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005480                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005480                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005480                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005480                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005480                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005480                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73625.625292                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73625.625292                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73625.625292                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73625.625292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73625.625292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73625.625292                       # average overall mshr miss latency
system.cpu.icache.replacements                   2482                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3879.717588                       # Cycle average of tags in use
system.l2.tags.total_refs                       37186                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     14975                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.483205                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     159.236489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       599.880770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3120.600329                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.038876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.146455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.761865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.947197                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          642                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2868                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    611759                       # Number of tag accesses
system.l2.tags.data_accesses                   611759                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         3589                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3589                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         2453                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2453                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data               646                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   646                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            563                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                563                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data          3924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3924                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  563                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4570                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5133                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 563                       # number of overall hits
system.l2.overall_hits::.cpu.data                4570                       # number of overall hits
system.l2.overall_hits::total                    5133                       # number of overall hits
system.l2.UpgradeReq_misses::.cpu.data              5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::.cpu.data            2600                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2600                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         2428                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2428                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         9281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9281                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               2428                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11881                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14309                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2428                       # number of overall misses
system.l2.overall_misses::.cpu.data             11881                       # number of overall misses
system.l2.overall_misses::total                 14309                       # number of overall misses
system.l2.UpgradeReq_miss_latency::.cpu.data       145500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       145500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.data    217149500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     217149500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    210136000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    210136000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    828348000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    828348000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    210136000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1045497500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1255633500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    210136000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1045497500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1255633500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         3589                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3589                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         2453                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2453                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          3246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        13205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2991                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            16451                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                19442                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2991                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           16451                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               19442                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::.cpu.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.800986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.800986                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.811769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.811769                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.702840                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.702840                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.811769                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.722205                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.735984                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.811769                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.722205                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.735984                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        29100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        29100                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83519.038462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83519.038462                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86546.952224                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86546.952224                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89252.020256                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89252.020256                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86546.952224                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87997.432876                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87751.310364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86546.952224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87997.432876                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87751.310364                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1442                       # number of writebacks
system.l2.writebacks::total                      1442                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks          109                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           109                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         2600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2600                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2424                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9281                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          2424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14305                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14305                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        95500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        95500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    191149500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    191149500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    185841000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    185841000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    735538000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    735538000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    185841000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    926687500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1112528500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    185841000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    926687500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1112528500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.800986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.800986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.810431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.810431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.702840                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.702840                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.810431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.722205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.735778                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.810431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.722205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.735778                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        19100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19100                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73519.038462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73519.038462                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76667.079208                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76667.079208                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79252.020256                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79252.020256                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76667.079208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77997.432876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77772.002796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76667.079208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77997.432876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77772.002796                       # average overall mshr miss latency
system.l2.replacements                          10879                       # number of replacements
system.membus.snoop_filter.tot_requests         24481                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        10184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11705                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1442                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8729                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2600                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2600                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11705                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1007808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1007808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1007808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14310                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14310    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14310                       # Request fanout histogram
system.membus.reqLayer2.occupancy            33638000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76526500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        37363                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        17922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            822                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          820                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2443053000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             16202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5031                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2482                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3246                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3246                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13205                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        48341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 56811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       350272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1282560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1632832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10885                       # Total snoops (count)
system.tol2bus.snoopTraffic                     92672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30333                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.029770                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.170341                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29432     97.03%     97.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    899      2.96%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30333                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           24752500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4497995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          24679500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
