set_property PACKAGE_PIN J15 [get_ports {channel[0]}]
set_property PACKAGE_PIN L16 [get_ports {channel[1]}]
set_property PACKAGE_PIN M13 [get_ports {channel[2]}]
set_property PACKAGE_PIN R15 [get_ports {channel[3]}]
set_property PACKAGE_PIN H17 [get_ports {channel_led[0]}]
set_property PACKAGE_PIN K15 [get_ports {channel_led[1]}]
set_property PACKAGE_PIN J13 [get_ports {channel_led[2]}]
set_property PACKAGE_PIN N14 [get_ports {channel_led[3]}]
set_property PACKAGE_PIN D14 [get_ports di]
set_property PACKAGE_PIN F16 [get_ports {sample_out[0]}]
set_property PACKAGE_PIN G16 [get_ports {sample_out[1]}]
set_property PACKAGE_PIN C17 [get_ports {sample_out[2]}]
set_property PACKAGE_PIN D18 [get_ports {sample_out[3]}]
set_property PACKAGE_PIN E18 [get_ports {sample_out[4]}]
set_property PACKAGE_PIN G17 [get_ports {sample_out[5]}]
set_property PACKAGE_PIN D17 [get_ports {sample_out[6]}]
set_property PACKAGE_PIN E17 [get_ports {sample_out[7]}]
set_property PACKAGE_PIN F18 [get_ports {sample_out[8]}]
set_property PACKAGE_PIN G18 [get_ports {sample_out[9]}]
set_property PACKAGE_PIN J17 [get_ports {an[0]}]
set_property PACKAGE_PIN J18 [get_ports {an[1]}]
set_property PACKAGE_PIN T9 [get_ports {an[2]}]
set_property PACKAGE_PIN J14 [get_ports {an[3]}]
set_property PACKAGE_PIN P14 [get_ports {an[4]}]
set_property PACKAGE_PIN T14 [get_ports {an[5]}]
set_property PACKAGE_PIN K2 [get_ports {an[6]}]
set_property PACKAGE_PIN U13 [get_ports {an[7]}]
set_property PACKAGE_PIN H15 [get_ports {seg[0]}]
set_property PACKAGE_PIN L18 [get_ports {seg[1]}]
set_property PACKAGE_PIN T11 [get_ports {seg[2]}]
set_property PACKAGE_PIN P15 [get_ports {seg[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {an[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {an[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {an[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {an[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {an[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {an[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {an[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {an[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {channel[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {channel[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {channel[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {channel[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {channel_led[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {channel_led[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {channel_led[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {channel_led[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample_out[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample_out[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample_out[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample_out[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample_out[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample_out[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample_out[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample_out[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample_out[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sample_out[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports di]

set_property PACKAGE_PIN K13 [get_ports {seg[4]}]
set_property PACKAGE_PIN K16 [get_ports {seg[5]}]
set_property PACKAGE_PIN R10 [get_ports {seg[6]}]
set_property PACKAGE_PIN T10 [get_ports {seg[7]}]

set_property PACKAGE_PIN E3 [get_ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports clk]
set_property PACKAGE_PIN V10 [get_ports rst]
set_property IOSTANDARD LVCMOS18 [get_ports rst]

create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]