<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_hc_regs Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>dwc_otg_hc_regs Struct Reference</h1>Host Channel Specific Registers.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html#o0">hcchar</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel 0 Characteristic Register.  <a href="#o0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html#o1">hcsplt</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel 0 Split Control Register.  <a href="#o1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html#o2">hcint</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel 0 Interrupt Register.  <a href="#o2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html#o3">hcintmsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel 0 Interrupt Mask Register.  <a href="#o3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html#o4">hctsiz</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel 0 Transfer Size Register.  <a href="#o4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html#o5">hcdma</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel 0 DMA Address Register.  <a href="#o5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o6" doxytag="dwc_otg_hc_regs::reserved"></a>
volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>reserved</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html#o7">hcdmab</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel 0 DMA Buffer Address Register.  <a href="#o7"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Host Channel Specific Registers. 
<p>
<em>500h-5FCh</em> 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l02068">2068</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="o0" doxytag="dwc_otg_hc_regs::hcchar"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__hc__regs.html#o0">dwc_otg_hc_regs::hcchar</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Channel 0 Characteristic Register. 
<p>
<em>Offset: 500h + (chan_num * 20h) + 00h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l02070">2070</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o1" doxytag="dwc_otg_hc_regs::hcsplt"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__hc__regs.html#o1">dwc_otg_hc_regs::hcsplt</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Channel 0 Split Control Register. 
<p>
<em>Offset: 500h + (chan_num * 20h) + 04h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l02072">2072</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o2" doxytag="dwc_otg_hc_regs::hcint"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__hc__regs.html#o2">dwc_otg_hc_regs::hcint</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Channel 0 Interrupt Register. 
<p>
<em>Offset: 500h + (chan_num * 20h) + 08h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l02074">2074</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o3" doxytag="dwc_otg_hc_regs::hcintmsk"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__hc__regs.html#o3">dwc_otg_hc_regs::hcintmsk</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Channel 0 Interrupt Mask Register. 
<p>
<em>Offset: 500h + (chan_num * 20h) + 0Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l02076">2076</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o4" doxytag="dwc_otg_hc_regs::hctsiz"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__hc__regs.html#o4">dwc_otg_hc_regs::hctsiz</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Channel 0 Transfer Size Register. 
<p>
<em>Offset: 500h + (chan_num * 20h) + 10h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l02078">2078</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o5" doxytag="dwc_otg_hc_regs::hcdma"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__hc__regs.html#o5">dwc_otg_hc_regs::hcdma</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Channel 0 DMA Address Register. 
<p>
<em>Offset: 500h + (chan_num * 20h) + 14h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l02080">2080</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o7" doxytag="dwc_otg_hc_regs::hcdmab"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__hc__regs.html#o7">dwc_otg_hc_regs::hcdmab</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Channel 0 DMA Buffer Address Register. 
<p>
<em>Offset: 500h + (chan_num * 20h) + 1Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l02083">2083</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Thu Oct 27 03:56:38 2011 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
