{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491529348058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491529348059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 17:42:27 2017 " "Processing started: Thu Apr 06 17:42:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491529348059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491529348059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_I2C_CAP_v1 -c FPGA_I2C_CAP_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_I2C_CAP_v1 -c FPGA_I2C_CAP_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491529348059 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1491529348649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lighting_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lighting_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIGHTING_CONTROL-archi " "Found design unit 1: LIGHTING_CONTROL-archi" {  } { { "lighting_control.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/lighting_control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350274 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIGHTING_CONTROL " "Found entity 1: LIGHTING_CONTROL" {  } { { "lighting_control.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/lighting_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491529350274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350290 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491529350290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_if_send.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usb_if_send.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB_IF_SEND-archi " "Found design unit 1: USB_IF_SEND-archi" {  } { { "USB_IF_SEND.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_SEND.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350321 ""} { "Info" "ISGN_ENTITY_NAME" "1 USB_IF_SEND " "Found entity 1: USB_IF_SEND" {  } { { "USB_IF_SEND.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_SEND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491529350321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_usb_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_usb_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_USB_BRIDGE-archi " "Found design unit 1: I2C_USB_BRIDGE-archi" {  } { { "I2C_USB_BRIDGE.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/I2C_USB_BRIDGE.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350337 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_USB_BRIDGE " "Found entity 1: I2C_USB_BRIDGE" {  } { { "I2C_USB_BRIDGE.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/I2C_USB_BRIDGE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491529350337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_i2c_cap_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_i2c_cap_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_I2C_CAP_v1-behav_v1 " "Found design unit 1: FPGA_I2C_CAP_v1-behav_v1" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350352 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_I2C_CAP_v1 " "Found entity 1: FPGA_I2C_CAP_v1" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491529350352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_block_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_block_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_BLOCK_MUX-archi " "Found design unit 1: I2C_BLOCK_MUX-archi" {  } { { "I2C_BLOCK_MUX.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/I2C_BLOCK_MUX.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350368 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_BLOCK_MUX " "Found entity 1: I2C_BLOCK_MUX" {  } { { "I2C_BLOCK_MUX.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/I2C_BLOCK_MUX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491529350368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ch_sched.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_ch_sched.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_CH_SCHED-archi " "Found design unit 1: I2C_CH_SCHED-archi" {  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/I2C_CH_SCHED.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350384 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_CH_SCHED " "Found entity 1: I2C_CH_SCHED" {  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/I2C_CH_SCHED.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491529350384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_if_rcv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usb_if_rcv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB_IF_RCV-archi " "Found design unit 1: USB_IF_RCV-archi" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350399 ""} { "Info" "ISGN_ENTITY_NAME" "1 USB_IF_RCV " "Found entity 1: USB_IF_RCV" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491529350399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491529350399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_I2C_CAP_v1 " "Elaborating entity \"FPGA_I2C_CAP_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491529350571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_0 FPGA_I2C_CAP_v1.vhd(103) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(103): object \"S_ACK_ERROR_0\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_1 FPGA_I2C_CAP_v1.vhd(110) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(110): object \"S_ACK_ERROR_1\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_2 FPGA_I2C_CAP_v1.vhd(117) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(117): object \"S_ACK_ERROR_2\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_3 FPGA_I2C_CAP_v1.vhd(124) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(124): object \"S_ACK_ERROR_3\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_4 FPGA_I2C_CAP_v1.vhd(131) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(131): object \"S_ACK_ERROR_4\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_5 FPGA_I2C_CAP_v1.vhd(138) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(138): object \"S_ACK_ERROR_5\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_6 FPGA_I2C_CAP_v1.vhd(145) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(145): object \"S_ACK_ERROR_6\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_7 FPGA_I2C_CAP_v1.vhd(152) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(152): object \"S_ACK_ERROR_7\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_8 FPGA_I2C_CAP_v1.vhd(159) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(159): object \"S_ACK_ERROR_8\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_9 FPGA_I2C_CAP_v1.vhd(166) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(166): object \"S_ACK_ERROR_9\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_10 FPGA_I2C_CAP_v1.vhd(173) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(173): object \"S_ACK_ERROR_10\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_11 FPGA_I2C_CAP_v1.vhd(180) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(180): object \"S_ACK_ERROR_11\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_12 FPGA_I2C_CAP_v1.vhd(187) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(187): object \"S_ACK_ERROR_12\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_13 FPGA_I2C_CAP_v1.vhd(194) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(194): object \"S_ACK_ERROR_13\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_14 FPGA_I2C_CAP_v1.vhd(201) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(201): object \"S_ACK_ERROR_14\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_15 FPGA_I2C_CAP_v1.vhd(208) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(208): object \"S_ACK_ERROR_15\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529350634 "|FPGA_I2C_CAP_v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_0 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_0\"" {  } { { "FPGA_I2C_CAP_v1.vhd" "i2c_master_0" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491529350977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_USB_BRIDGE I2C_USB_BRIDGE:I2C_USB_BRIDGE_0 " "Elaborating entity \"I2C_USB_BRIDGE\" for hierarchy \"I2C_USB_BRIDGE:I2C_USB_BRIDGE_0\"" {  } { { "FPGA_I2C_CAP_v1.vhd" "I2C_USB_BRIDGE_0" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491529351071 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slave_addr I2C_USB_BRIDGE.vhd(35) " "VHDL Signal Declaration warning at I2C_USB_BRIDGE.vhd(35): used explicit default value for signal \"slave_addr\" because signal was never assigned a value" {  } { { "I2C_USB_BRIDGE.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/I2C_USB_BRIDGE.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1491529351071 "|FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "B_ACK_ERR I2C_USB_BRIDGE.vhd(26) " "Output port \"B_ACK_ERR\" at I2C_USB_BRIDGE.vhd(26) has no driver" {  } { { "I2C_USB_BRIDGE.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/I2C_USB_BRIDGE.vhd" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491529351087 "|FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIGHTING_CONTROL LIGHTING_CONTROL:LIGHTING_PROCESSING_0 " "Elaborating entity \"LIGHTING_CONTROL\" for hierarchy \"LIGHTING_CONTROL:LIGHTING_PROCESSING_0\"" {  } { { "FPGA_I2C_CAP_v1.vhd" "LIGHTING_PROCESSING_0" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491529351196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_BLOCK_MUX I2C_BLOCK_MUX:I2C_BLOCK_MUX_0 " "Elaborating entity \"I2C_BLOCK_MUX\" for hierarchy \"I2C_BLOCK_MUX:I2C_BLOCK_MUX_0\"" {  } { { "FPGA_I2C_CAP_v1.vhd" "I2C_BLOCK_MUX_0" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491529351290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CH_SCHED I2C_CH_SCHED:I2C_CH_SCHED_0 " "Elaborating entity \"I2C_CH_SCHED\" for hierarchy \"I2C_CH_SCHED:I2C_CH_SCHED_0\"" {  } { { "FPGA_I2C_CAP_v1.vhd" "I2C_CH_SCHED_0" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491529351352 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sch_data_rcvd_flag_prev I2C_CH_SCHED.vhd(33) " "Verilog HDL or VHDL warning at I2C_CH_SCHED.vhd(33): object \"sch_data_rcvd_flag_prev\" assigned a value but never read" {  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/I2C_CH_SCHED.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529351352 "|FPGA_I2C_CAP_v1|I2C_CH_SCHED:I2C_CH_SCHED_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_send_req I2C_CH_SCHED.vhd(48) " "Verilog HDL or VHDL warning at I2C_CH_SCHED.vhd(48): object \"usb_send_req\" assigned a value but never read" {  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/I2C_CH_SCHED.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529351352 "|FPGA_I2C_CAP_v1|I2C_CH_SCHED:I2C_CH_SCHED_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_i2c_acq I2C_CH_SCHED.vhd(50) " "Verilog HDL or VHDL warning at I2C_CH_SCHED.vhd(50): object \"start_i2c_acq\" assigned a value but never read" {  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/I2C_CH_SCHED.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529351352 "|FPGA_I2C_CAP_v1|I2C_CH_SCHED:I2C_CH_SCHED_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_IF_SEND USB_IF_SEND:USB_IF_SEND_0 " "Elaborating entity \"USB_IF_SEND\" for hierarchy \"USB_IF_SEND:USB_IF_SEND_0\"" {  } { { "FPGA_I2C_CAP_v1.vhd" "USB_IF_SEND_0" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491529351399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_IF_RCV USB_IF_RCV:USB_IF_RCV_0 " "Elaborating entity \"USB_IF_RCV\" for hierarchy \"USB_IF_RCV:USB_IF_RCV_0\"" {  } { { "FPGA_I2C_CAP_v1.vhd" "USB_IF_RCV_0" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491529351415 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcv_rxf_prev USB_IF_RCV.vhd(31) " "Verilog HDL or VHDL warning at USB_IF_RCV.vhd(31): object \"rcv_rxf_prev\" assigned a value but never read" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491529351415 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RCV_RCVD_DATA USB_IF_RCV.vhd(35) " "VHDL Process Statement warning at USB_IF_RCV.vhd(35): inferring latch(es) for signal or variable \"RCV_RCVD_DATA\", which holds its previous value in one or more paths through the process" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[8\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[8\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[9\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[9\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[10\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[10\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[11\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[11\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[12\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[12\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[13\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[13\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[14\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[14\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[15\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[15\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[16\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[16\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[17\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[17\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[18\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[18\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[19\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[19\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[20\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[20\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[21\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[21\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[22\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[22\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[23\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[23\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[24\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[24\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[25\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[25\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[26\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[26\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[27\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[27\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[28\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[28\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[29\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[29\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[30\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[30\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[31\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[31\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[32\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[32\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[33\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[33\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[34\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[34\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[35\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[35\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[36\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[36\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[37\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[37\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[38\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[38\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[39\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[39\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[40\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[40\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[41\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[41\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[42\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[42\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[43\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[43\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[44\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[44\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[45\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[45\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[46\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[46\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[47\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[47\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[48\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[48\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[49\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[49\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[50\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[50\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[51\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[51\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[52\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[52\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[53\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[53\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[54\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[54\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[55\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[55\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[56\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[56\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[57\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[57\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[58\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[58\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[59\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[59\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[60\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[60\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[61\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[61\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[62\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[62\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[63\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[63\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[64\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[64\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[65\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[65\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[66\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[66\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[67\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[67\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[68\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[68\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[69\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[69\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[70\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[70\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[71\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[71\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[72\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[72\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[73\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[73\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[74\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[74\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[75\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[75\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[76\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[76\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[77\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[77\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[78\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[78\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[79\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[79\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[80\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[80\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[81\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[81\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[82\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[82\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[83\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[83\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[84\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[84\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[85\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[85\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[86\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[86\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[87\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[87\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491529351430 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_RCV.vhd" 19 -1 0 } } { "USB_IF_SEND.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/USB_IF_SEND.vhd" 19 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 55 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 38 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 102 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1491529381840 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1491529381841 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_0 GND " "Pin \"LED2_0\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_1 GND " "Pin \"LED2_1\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_2 GND " "Pin \"LED2_2\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_3 GND " "Pin \"LED2_3\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_4 GND " "Pin \"LED2_4\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_5 GND " "Pin \"LED2_5\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_6 GND " "Pin \"LED2_6\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_7 GND " "Pin \"LED2_7\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_8 GND " "Pin \"LED2_8\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_9 GND " "Pin \"LED2_9\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_9"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_10 GND " "Pin \"LED2_10\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_10"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_11 GND " "Pin \"LED2_11\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_11"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_12 GND " "Pin \"LED2_12\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_12"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_13 GND " "Pin \"LED2_13\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_13"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_14 GND " "Pin \"LED2_14\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_14"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_15 GND " "Pin \"LED2_15\" is stuck at GND" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491529390485 "|FPGA_I2C_CAP_v1|LED2_15"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1491529390485 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1491529391923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1491529402858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491529402858 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24081 " "Implemented 24081 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1491529405195 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1491529405195 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1491529405195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23995 " "Implemented 23995 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1491529405195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1491529405195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491529405379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 06 17:43:25 2017 " "Processing ended: Thu Apr 06 17:43:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491529405379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491529405379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491529405379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491529405379 ""}
