<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - DSBF_CIC_Interpolation.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../DSBF_CIC_Interpolation.vhd" target="rtwreport_document_frame" id="linkToText_plain">DSBF_CIC_Interpolation.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- ------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: D:\NIH3Repo\simulink_models\models\delay_and_sum_beamformer\hdlsrc\DSBF\DSBF_CIC_Interpolation</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- ------------------------------------------------------------</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" name="9">    9   </a><span class="CT">-- ------------------------------------------------------------</span>
</span><span><a class="LN" name="10">   10   </a><span class="CT">-- </span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- Module: DSBF_CIC_Interpolation</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- Source Path: /DSBF_CIC_Interpolation</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- </span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- ------------------------------------------------------------</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- HDL Implementation    : Fully parallel</span>
</span><span><a class="LN" name="17">   17   </a>
</span><span><a class="LN" name="18">   18   </a>
</span><span><a class="LN" name="19">   19   </a>
</span><span><a class="LN" name="20">   20   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="21">   21   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">all</span>;
</span><span><a class="LN" name="22">   22   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="23">   23   </a>
</span><span><a class="LN" name="24">   24   </a><span class="KW">ENTITY</span> DSBF_CIC_Interpolation <span class="KW">IS</span>
</span><span><a class="LN" name="25">   25   </a>   <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic; 
</span><span><a class="LN" name="26">   26   </a>         enb_1_128_1                     :   <span class="KW">IN</span>    std_logic; 
</span><span><a class="LN" name="27">   27   </a>         reset                           :   <span class="KW">IN</span>    std_logic; 
</span><span><a class="LN" name="28">   28   </a>         DSBF_CIC_Interpolation_in       :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" name="29">   29   </a>         DSBF_CIC_Interpolation_out      :   <span class="KW">OUT</span>   std_logic_vector(35 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix36_En26</span>
</span><span><a class="LN" name="30">   30   </a>         );
</span><span><a class="LN" name="31">   31   </a>
</span><span><a class="LN" name="32">   32   </a><span class="KW">END</span> DSBF_CIC_Interpolation;
</span><span><a class="LN" name="33">   33   </a>
</span><span><a class="LN" name="34">   34   </a>
</span><span><a class="LN" name="35">   35   </a><span class="CT">----------------------------------------------------------------</span>
</span><span><a class="LN" name="36">   36   </a><span class="CT">--Module Architecture: DSBF_CIC_Interpolation</span>
</span><span><a class="LN" name="37">   37   </a><span class="CT">----------------------------------------------------------------</span>
</span><span><a class="LN" name="38">   38   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> DSBF_CIC_Interpolation <span class="KW">IS</span>
</span><span><a class="LN" name="39">   39   </a>  <span class="CT">-- Local Functions</span>
</span><span><a class="LN" name="40">   40   </a>  <span class="CT">-- Type Definitions</span>
</span><span><a class="LN" name="41">   41   </a>  <span class="CT">-- Constants</span>
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">CONSTANT</span> zeroconst                      : signed(32 <span class="KW">DOWNTO</span> 0) := to_signed(0, 33); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="43">   43   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">SIGNAL</span> cur_count                        : unsigned(3 <span class="KW">DOWNTO</span> 0); <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">SIGNAL</span> phase_0                          : std_logic; <span class="CT">-- boolean</span>
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">SIGNAL</span> input_typeconvert                : signed(31 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="CT">--   -- Section 1 Signals </span>
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">SIGNAL</span> section_in1                      : signed(31 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">SIGNAL</span> section_cast1                    : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">SIGNAL</span> diff1                            : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">SIGNAL</span> section_out1                     : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">SIGNAL</span> sub_cast                         : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">SIGNAL</span> sub_cast_1                       : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">SIGNAL</span> sub_temp                         : signed(33 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix34_En26</span>
</span><span><a class="LN" name="55">   55   </a>  <span class="CT">--   -- Section 2 Signals </span>
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">SIGNAL</span> section_in2                      : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">SIGNAL</span> diff2                            : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">SIGNAL</span> section_out2                     : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">SIGNAL</span> sub_cast_2                       : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">SIGNAL</span> sub_cast_3                       : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">SIGNAL</span> sub_temp_1                       : signed(33 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix34_En26</span>
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">SIGNAL</span> upsampling                       : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="63">   63   </a>  <span class="CT">--   -- Section 3 Signals </span>
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">SIGNAL</span> section_in3                      : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">SIGNAL</span> sum1                             : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">SIGNAL</span> section_out3                     : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">SIGNAL</span> add_cast                         : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">SIGNAL</span> add_cast_1                       : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">SIGNAL</span> add_temp                         : signed(33 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix34_En26</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="CT">--   -- Section 4 Signals </span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">SIGNAL</span> section_in4                      : signed(32 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix33_En26</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">SIGNAL</span> section_cast4                    : signed(35 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix36_En26</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">SIGNAL</span> sum2                             : signed(35 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix36_En26</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">SIGNAL</span> section_out4                     : signed(35 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix36_En26</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">SIGNAL</span> add_cast_2                       : signed(35 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix36_En26</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">SIGNAL</span> add_cast_3                       : signed(35 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix36_En26</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">SIGNAL</span> add_temp_1                       : signed(36 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix37_En26</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">SIGNAL</span> regout                           : signed(35 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix36_En26</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">SIGNAL</span> muxout                           : signed(35 <span class="KW">DOWNTO</span> 0); <span class="CT">-- sfix36_En26</span>
</span><span><a class="LN" name="80">   80   </a>
</span><span><a class="LN" name="81">   81   </a>
</span><span><a class="LN" name="82">   82   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="83">   83   </a>
</span><span><a class="LN" name="84">   84   </a>  <span class="CT">-- Block Statements</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="CT">--   ------------------ CE Output Generation ------------------</span>
</span><span><a class="LN" name="86">   86   </a>
</span><span><a class="LN" name="87">   87   </a>  ce_output : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="89">   89   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="90">   90   </a>      cur_count &lt;= to_unsigned(0, 4);
</span><span><a class="LN" name="91">   91   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="92">   92   </a>      <span class="KW">IF</span> enb_1_128_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="93">   93   </a>        <span class="KW">IF</span> cur_count &gt;= to_unsigned(15, 4) <span class="KW">THEN</span>
</span><span><a class="LN" name="94">   94   </a>          cur_count &lt;= to_unsigned(0, 4);
</span><span><a class="LN" name="95">   95   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" name="96">   96   </a>          cur_count &lt;= cur_count + to_unsigned(1, 4);
</span><span><a class="LN" name="97">   97   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="98">   98   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="99">   99   </a>    <span class="KW">END</span> <span class="KW">IF</span>; 
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> ce_output;
</span><span><a class="LN" name="101">  101   </a>
</span><span><a class="LN" name="102">  102   </a>  phase_0 &lt;= '1' <span class="KW">WHEN</span> cur_count = to_unsigned(0, 4) <span class="KW">AND</span> enb_1_128_1 = '1' <span class="KW">ELSE</span> '0';
</span><span><a class="LN" name="103">  103   </a>
</span><span><a class="LN" name="104">  104   </a>  input_typeconvert &lt;= signed(DSBF_CIC_Interpolation_in);
</span><span><a class="LN" name="105">  105   </a>
</span><span><a class="LN" name="106">  106   </a>  <span class="CT">--   ------------------ Section # 1 : Comb ------------------</span>
</span><span><a class="LN" name="107">  107   </a>
</span><span><a class="LN" name="108">  108   </a>  section_in1 &lt;= input_typeconvert;
</span><span><a class="LN" name="109">  109   </a>
</span><span><a class="LN" name="110">  110   </a>  section_cast1 &lt;= resize(section_in1, 33);
</span><span><a class="LN" name="111">  111   </a>
</span><span><a class="LN" name="112">  112   </a>  sub_cast &lt;= section_cast1;
</span><span><a class="LN" name="113">  113   </a>  sub_cast_1 &lt;= diff1;
</span><span><a class="LN" name="114">  114   </a>  sub_temp &lt;= resize(sub_cast, 34) - resize(sub_cast_1, 34);
</span><span><a class="LN" name="115">  115   </a>  section_out1 &lt;= sub_temp(32 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="116">  116   </a>
</span><span><a class="LN" name="117">  117   </a>  comb_delay_section1 : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="119">  119   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="120">  120   </a>      diff1 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" name="121">  121   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="122">  122   </a>      <span class="KW">IF</span> phase_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="123">  123   </a>        diff1 &lt;= section_cast1;
</span><span><a class="LN" name="124">  124   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="125">  125   </a>    <span class="KW">END</span> <span class="KW">IF</span>; 
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> comb_delay_section1;
</span><span><a class="LN" name="127">  127   </a>
</span><span><a class="LN" name="128">  128   </a>  <span class="CT">--   ------------------ Section # 2 : Comb ------------------</span>
</span><span><a class="LN" name="129">  129   </a>
</span><span><a class="LN" name="130">  130   </a>  section_in2 &lt;= section_out1;
</span><span><a class="LN" name="131">  131   </a>
</span><span><a class="LN" name="132">  132   </a>  sub_cast_2 &lt;= section_in2;
</span><span><a class="LN" name="133">  133   </a>  sub_cast_3 &lt;= diff2;
</span><span><a class="LN" name="134">  134   </a>  sub_temp_1 &lt;= resize(sub_cast_2, 34) - resize(sub_cast_3, 34);
</span><span><a class="LN" name="135">  135   </a>  section_out2 &lt;= sub_temp_1(32 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="136">  136   </a>
</span><span><a class="LN" name="137">  137   </a>  comb_delay_section2 : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="139">  139   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="140">  140   </a>      diff2 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" name="141">  141   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="142">  142   </a>      <span class="KW">IF</span> phase_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="143">  143   </a>        diff2 &lt;= section_in2;
</span><span><a class="LN" name="144">  144   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="145">  145   </a>    <span class="KW">END</span> <span class="KW">IF</span>; 
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> comb_delay_section2;
</span><span><a class="LN" name="147">  147   </a>
</span><span><a class="LN" name="148">  148   </a>  upsampling &lt;= section_out2 <span class="KW">WHEN</span> ( phase_0 = '1' ) <span class="KW">ELSE</span>
</span><span><a class="LN" name="149">  149   </a>                zeroconst;
</span><span><a class="LN" name="150">  150   </a>  <span class="CT">--   ------------------ Section # 3 : Integrator ------------------</span>
</span><span><a class="LN" name="151">  151   </a>
</span><span><a class="LN" name="152">  152   </a>  section_in3 &lt;= upsampling;
</span><span><a class="LN" name="153">  153   </a>
</span><span><a class="LN" name="154">  154   </a>  add_cast &lt;= section_in3;
</span><span><a class="LN" name="155">  155   </a>  add_cast_1 &lt;= section_out3;
</span><span><a class="LN" name="156">  156   </a>  add_temp &lt;= resize(add_cast, 34) + resize(add_cast_1, 34);
</span><span><a class="LN" name="157">  157   </a>  sum1 &lt;= add_temp(32 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="158">  158   </a>
</span><span><a class="LN" name="159">  159   </a>  integrator_delay_section3 : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" name="160">  160   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="161">  161   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="162">  162   </a>      section_out3 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" name="163">  163   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="164">  164   </a>      <span class="KW">IF</span> enb_1_128_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="165">  165   </a>        section_out3 &lt;= sum1;
</span><span><a class="LN" name="166">  166   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="167">  167   </a>    <span class="KW">END</span> <span class="KW">IF</span>; 
</span><span><a class="LN" name="168">  168   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> integrator_delay_section3;
</span><span><a class="LN" name="169">  169   </a>
</span><span><a class="LN" name="170">  170   </a>  <span class="CT">--   ------------------ Section # 4 : Integrator ------------------</span>
</span><span><a class="LN" name="171">  171   </a>
</span><span><a class="LN" name="172">  172   </a>  section_in4 &lt;= section_out3;
</span><span><a class="LN" name="173">  173   </a>
</span><span><a class="LN" name="174">  174   </a>  section_cast4 &lt;= resize(section_in4, 36);
</span><span><a class="LN" name="175">  175   </a>
</span><span><a class="LN" name="176">  176   </a>  add_cast_2 &lt;= section_cast4;
</span><span><a class="LN" name="177">  177   </a>  add_cast_3 &lt;= section_out4;
</span><span><a class="LN" name="178">  178   </a>  add_temp_1 &lt;= resize(add_cast_2, 37) + resize(add_cast_3, 37);
</span><span><a class="LN" name="179">  179   </a>  sum2 &lt;= add_temp_1(35 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="180">  180   </a>
</span><span><a class="LN" name="181">  181   </a>  integrator_delay_section4 : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" name="182">  182   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="183">  183   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="184">  184   </a>      section_out4 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" name="185">  185   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="186">  186   </a>      <span class="KW">IF</span> enb_1_128_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="187">  187   </a>        section_out4 &lt;= sum2;
</span><span><a class="LN" name="188">  188   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="189">  189   </a>    <span class="KW">END</span> <span class="KW">IF</span>; 
</span><span><a class="LN" name="190">  190   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> integrator_delay_section4;
</span><span><a class="LN" name="191">  191   </a>
</span><span><a class="LN" name="192">  192   </a>  DataHoldRegister_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" name="193">  193   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="194">  194   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="195">  195   </a>      regout &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" name="196">  196   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="197">  197   </a>      <span class="KW">IF</span> enb_1_128_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="198">  198   </a>        regout &lt;= section_out4;
</span><span><a class="LN" name="199">  199   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="200">  200   </a>    <span class="KW">END</span> <span class="KW">IF</span>; 
</span><span><a class="LN" name="201">  201   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> DataHoldRegister_process;
</span><span><a class="LN" name="202">  202   </a>
</span><span><a class="LN" name="203">  203   </a>  muxout &lt;= section_out4 <span class="KW">WHEN</span> ( enb_1_128_1 = '1' ) <span class="KW">ELSE</span>
</span><span><a class="LN" name="204">  204   </a>            regout;
</span><span><a class="LN" name="205">  205   </a>  <span class="CT">-- Assignment Statements</span>
</span><span><a class="LN" name="206">  206   </a>  DSBF_CIC_Interpolation_out &lt;= std_logic_vector(muxout);
</span><span><a class="LN" name="207">  207   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="208">  208   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>