$date
	Sat Apr 02 20:19:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff $end
$var wire 1 ! clk $end
$var wire 8 " d [7:0] $end
$var reg 8 # q [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111101 #
b1111101 "
1!
$end
#5000000
b1011000 "
0!
#10000000
b1011000 #
1!
#15000000
b11100100 "
0!
#20000000
b11100100 #
1!
#25000000
b1100010 "
0!
#30000000
b1100010 #
1!
#35000000
b1110100 "
0!
#40000000
b1110100 #
1!
#45000000
b1011110 "
0!
#50000000
b1011110 #
1!
#55000000
b1101001 "
0!
#60000000
b1101001 #
1!
#65000000
b1100010 "
0!
#70000000
b1100010 #
1!
#75000000
b10101111 "
0!
#80000000
b10101111 #
1!
#85000000
b10110100 "
0!
#90000000
b10110100 #
1!
#95000000
0!
#95000001
