{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@188:243@HdlStmIf", "  reg        sync_id_pending = 1'b0;\n\n  reg  [7:0] offload_sync_id = 'h00;\n  reg        offload_sync_id_pending = 1'b0;\n\n  generate if (MM_IF_TYPE == S_AXI) begin\n\n    // assign clock and reset\n\n    assign clk = s_axi_aclk;\n    assign rstn = s_axi_aresetn;\n\n    // interface wrapper\n\n    up_axi #(\n      .AXI_ADDRESS_WIDTH (16)\n    ) i_up_axi (\n      .up_rstn(rstn),\n      .up_clk(clk),\n      .up_axi_awvalid(s_axi_awvalid),\n      .up_axi_awaddr(s_axi_awaddr),\n      .up_axi_awready(s_axi_awready),\n      .up_axi_wvalid(s_axi_wvalid),\n      .up_axi_wdata(s_axi_wdata),\n      .up_axi_wstrb(s_axi_wstrb),\n      .up_axi_wready(s_axi_wready),\n      .up_axi_bvalid(s_axi_bvalid),\n      .up_axi_bresp(s_axi_bresp),\n      .up_axi_bready(s_axi_bready),\n      .up_axi_arvalid(s_axi_arvalid),\n      .up_axi_araddr(s_axi_araddr),\n      .up_axi_arready(s_axi_arready),\n      .up_axi_rvalid(s_axi_rvalid),\n      .up_axi_rresp(s_axi_rresp),\n      .up_axi_rdata(s_axi_rdata),\n      .up_axi_rready(s_axi_rready),\n      .up_wreq(up_wreq_s),\n      .up_waddr(up_waddr_s),\n      .up_wdata(up_wdata_s),\n      .up_wack(up_wack_ff),\n      .up_rreq(up_rreq_s),\n      .up_raddr(up_raddr_s),\n      .up_rdata(up_rdata_ff),\n      .up_rack(up_rack_ff)\n    );\n\n    assign up_rdata = 32'b0;\n    assign up_rack = 1'b0;\n    assign up_wack = 1'b0;\n\n  end\n  endgenerate\n\n  generate if (MM_IF_TYPE == UP_FIFO) begin\n\n    // assign clock and reset\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[231, "      .up_rack(up_rack_ff)\n"], [232, "    );\n"]], "Add": [[232, "      .up_rack(up_rack_ff));\n"]]}}