<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH 3/4] powerpc/p1010: FlexCAN Controller for of_ type
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2011-August/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%203/4%5D%20powerpc/p1010%3A%20FlexCAN%20Controller%20for%20of_%20type&In-Reply-To=%3C1312815640-25804-1-git-send-email-bhaskar.upadhaya%40freescale.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="005924.html">
   <LINK REL="Next"  HREF="005926.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH 3/4] powerpc/p1010: FlexCAN Controller for of_ type</H1>
    <B>Bhaskar Upadhaya</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%203/4%5D%20powerpc/p1010%3A%20FlexCAN%20Controller%20for%20of_%20type&In-Reply-To=%3C1312815640-25804-1-git-send-email-bhaskar.upadhaya%40freescale.com%3E"
       TITLE="[PATCH 3/4] powerpc/p1010: FlexCAN Controller for of_ type">bhaskar.upadhaya at freescale.com
       </A><BR>
    <I>Mon Aug  8 17:00:40 CEST 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="005924.html">[PATCH 2/4][upstream] powerpc/p1010: Add description for FlexCAN	functions
</A></li>
        <LI>Next message: <A HREF="005926.html">[PATCH 4/4] ARM:FlexCAN Controller for platform_ type
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5925">[ date ]</a>
              <a href="thread.html#5925">[ thread ]</a>
              <a href="subject.html#5925">[ subject ]</a>
              <a href="author.html#5925">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Provide FlexCAN support for Freescale P1010 SoC.
Modify the existing FlexCAN, so as to support the of_type approach on
P1010(power architecture based)SoC.

FlexCAN is a communication controller implementing the CAN protocol according
to the CAN 2.0B protocol specification.
This controller is available on Freescale P1010 platform.
Signed-off-by: Bhaskar Upadhaya &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">bhaskar.upadhaya at freescale.com</A>&gt;
---
Based on <A HREF="git://git.kernel.org/pub/scm/linux/kernel/git/davem/net-next-2.6.git">git://git.kernel.org/pub/scm/linux/kernel/git/davem/net-next-2.6.git</A>
 Branch master

 drivers/net/can/Kconfig         |    8 +-
 drivers/net/can/Makefile        |    4 +-
 drivers/net/can/flexcan.c       |  162 ++++++++++++------------
 drivers/net/can/flexcan_iface.c |  261 +++++++++++++++++++++++++++++++++++++++
 4 files changed, 349 insertions(+), 86 deletions(-)
 create mode 100644 drivers/net/can/flexcan_iface.c

diff --git a/drivers/net/can/Kconfig b/drivers/net/can/Kconfig
index f6c98fb..882da54 100644
--- a/drivers/net/can/Kconfig
+++ b/drivers/net/can/Kconfig
@@ -98,9 +98,12 @@ config HAVE_CAN_FLEXCAN
 
 config CAN_FLEXCAN
 	tristate &quot;Support for Freescale FLEXCAN based chips&quot;
-	depends on CAN_DEV &amp;&amp; HAVE_CAN_FLEXCAN
+	depends on CAN_DEV &amp;&amp; (!ARM || HAVE_CAN_FLEXCAN)
+	select PPC_CLOCK
 	---help---
-	  Say Y here if you want to support for Freescale FlexCAN.
+	  Say Y here if you want support for Freescale FlexCAN.
+	  Flexcan Module is implementing the CAN Protocol
+	  version 2.0
 
 config PCH_CAN
 	tristate &quot;PCH CAN&quot;
@@ -123,6 +126,7 @@ source &quot;drivers/net/can/softing/Kconfig&quot;
 config CAN_DEBUG_DEVICES
 	bool &quot;CAN devices debugging messages&quot;
 	depends on CAN
+	default N
 	---help---
 	  Say Y here if you want the CAN device drivers to produce a bunch of
 	  debug messages to the system log.  Select this if you are having
diff --git a/drivers/net/can/Makefile b/drivers/net/can/Makefile
index 24ebfe8..4965e6f 100644
--- a/drivers/net/can/Makefile
+++ b/drivers/net/can/Makefile
@@ -19,7 +19,9 @@ obj-$(CONFIG_CAN_TI_HECC)	+= ti_hecc.o
 obj-$(CONFIG_CAN_MCP251X)	+= mcp251x.o
 obj-$(CONFIG_CAN_BFIN)		+= bfin_can.o
 obj-$(CONFIG_CAN_JANZ_ICAN3)	+= janz-ican3.o
-obj-$(CONFIG_CAN_FLEXCAN)	+= flexcan.o
+obj-$(CONFIG_CAN_FLEXCAN)	+= flexcan_driver.o
+flexcan_driver-objs := flexcan.o \
+		flexcan_iface.o
 obj-$(CONFIG_PCH_CAN)		+= pch_can.o
 
 ccflags-$(CONFIG_CAN_DEBUG_DEVICES) := -DDEBUG
diff --git a/drivers/net/can/flexcan.c b/drivers/net/can/flexcan.c
index a24aa12..1c1af24 100644
--- a/drivers/net/can/flexcan.c
+++ b/drivers/net/can/flexcan.c
@@ -22,10 +22,8 @@
 
 #include &lt;linux/netdevice.h&gt;
 #include &lt;linux/can.h&gt;
-#include &lt;linux/can/dev.h&gt;
 #include &lt;linux/can/error.h&gt;
 #include &lt;linux/can/platform/flexcan.h&gt;
-#include &lt;linux/clk.h&gt;
 #include &lt;linux/delay.h&gt;
 #include &lt;linux/if_arp.h&gt;
 #include &lt;linux/if_ether.h&gt;
@@ -34,11 +32,6 @@
 #include &lt;linux/kernel.h&gt;
 #include &lt;linux/list.h&gt;
 #include &lt;linux/module.h&gt;
-#include &lt;linux/platform_device.h&gt;
-
-#include &lt;mach/clock.h&gt;
-
-#define DRV_NAME			&quot;flexcan&quot;
 
 /* 8 for RX fifo and 2 error handling */
 #define FLEXCAN_NAPI_WEIGHT		(8 + 2)
@@ -167,19 +160,6 @@ struct flexcan_regs {
 	struct flexcan_mb cantxfg[64];
 };
 
-struct flexcan_priv {
-	struct can_priv can;
-	struct net_device *dev;
-	struct napi_struct napi;
-
-	void __iomem *base;
-	u32 reg_esr;
-	u32 reg_ctrl_default;
-
-	struct clk *clk;
-	struct flexcan_platform_data *pdata;
-};
-
 static struct can_bittiming_const flexcan_bittiming_const = {
 	.name = DRV_NAME,
 	.tseg1_min = 4,
@@ -229,9 +209,10 @@ static inline void flexcan_chip_enable(struct flexcan_priv *priv)
 	struct flexcan_regs __iomem *regs = priv-&gt;base;
 	u32 reg;
 
-	reg = readl(&amp;regs-&gt;mcr);
+	reg = flexcan_read(&amp;regs-&gt;mcr);
+
 	reg &amp;= ~FLEXCAN_MCR_MDIS;
-	writel(reg, &amp;regs-&gt;mcr);
+	flexcan_write(reg, &amp;regs-&gt;mcr);
 
 	udelay(10);
 }
@@ -248,9 +229,10 @@ static inline void flexcan_chip_disable(struct flexcan_priv *priv)
 	struct flexcan_regs __iomem *regs = priv-&gt;base;
 	u32 reg;
 
-	reg = readl(&amp;regs-&gt;mcr);
+	reg = flexcan_read(&amp;regs-&gt;mcr);
+
 	reg |= FLEXCAN_MCR_MDIS;
-	writel(reg, &amp;regs-&gt;mcr);
+	flexcan_write(reg, &amp;regs-&gt;mcr);
 }
 
 /**
@@ -266,9 +248,9 @@ static int flexcan_get_berr_counter(const struct net_device *dev,
 {
 	const struct flexcan_priv *priv = netdev_priv(dev);
 	struct flexcan_regs __iomem *regs = priv-&gt;base;
-	u32 reg = readl(&amp;regs-&gt;ecr);
 
-	bec-&gt;txerr = (reg &gt;&gt; 0) &amp; 0xff;
+	u32 reg = flexcan_read(&amp;regs-&gt;ecr);
+	bec-&gt;txerr = reg &amp; 0xff;
 	bec-&gt;rxerr = (reg &gt;&gt; 8) &amp; 0xff;
 
 	return 0;
@@ -294,6 +276,7 @@ static int flexcan_start_xmit(struct sk_buff *skb, struct net_device *dev)
 	u32 can_id;
 	u32 ctrl = FLEXCAN_MB_CNT_CODE(0xc) | (cf-&gt;can_dlc &lt;&lt; 16);
 
+	flexcan_reg_dump(dev);
 	if (can_dropped_invalid_skb(dev, skb))
 		return NETDEV_TX_OK;
 
@@ -311,21 +294,24 @@ static int flexcan_start_xmit(struct sk_buff *skb, struct net_device *dev)
 
 	if (cf-&gt;can_dlc &gt; 0) {
 		u32 data = be32_to_cpup((__be32 *)&amp;cf-&gt;data[0]);
-		writel(data, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].data[0]);
+		flexcan_write(data,
+			&amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].data[0]);
 	}
 	if (cf-&gt;can_dlc &gt; 3) {
 		u32 data = be32_to_cpup((__be32 *)&amp;cf-&gt;data[4]);
-		writel(data, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].data[1]);
+		flexcan_write(data,
+			&amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].data[1]);
 	}
 
-	writel(can_id, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].can_id);
-	writel(ctrl, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].can_ctrl);
+	flexcan_write(can_id, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].can_id);
+	flexcan_write(ctrl, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].can_ctrl);
 
 	kfree_skb(skb);
 
 	/* tx_packets is incremented in flexcan_irq */
 	stats-&gt;tx_bytes += cf-&gt;can_dlc;
 
+	flexcan_reg_dump(dev);
 	return NETDEV_TX_OK;
 }
 
@@ -440,7 +426,8 @@ static void do_state(struct net_device *dev,
 				CAN_ERR_CRTL_TX_WARNING :
 				CAN_ERR_CRTL_RX_WARNING;
 		}
-	case CAN_STATE_ERROR_WARNING:	/* fallthrough */
+		/* fallthrough */
+	case CAN_STATE_ERROR_WARNING:
 		/*
 		 * from: ERROR_ACTIVE, ERROR_WARNING
 		 * to  : ERROR_PASSIVE, BUS_OFF
@@ -536,8 +523,8 @@ static void flexcan_read_fifo(const struct net_device *dev,
 	struct flexcan_mb __iomem *mb = &amp;regs-&gt;cantxfg[0];
 	u32 reg_ctrl, reg_id;
 
-	reg_ctrl = readl(&amp;mb-&gt;can_ctrl);
-	reg_id = readl(&amp;mb-&gt;can_id);
+	reg_ctrl = flexcan_read(&amp;mb-&gt;can_ctrl);
+	reg_id = flexcan_read(&amp;mb-&gt;can_id);
 	if (reg_ctrl &amp; FLEXCAN_MB_CNT_IDE)
 		cf-&gt;can_id = ((reg_id &gt;&gt; 0) &amp; CAN_EFF_MASK) | CAN_EFF_FLAG;
 	else
@@ -547,12 +534,13 @@ static void flexcan_read_fifo(const struct net_device *dev,
 		cf-&gt;can_id |= CAN_RTR_FLAG;
 	cf-&gt;can_dlc = get_can_dlc((reg_ctrl &gt;&gt; 16) &amp; 0xf);
 
-	*(__be32 *)(cf-&gt;data + 0) = cpu_to_be32(readl(&amp;mb-&gt;data[0]));
-	*(__be32 *)(cf-&gt;data + 4) = cpu_to_be32(readl(&amp;mb-&gt;data[1]));
+	*(__be32 *) (&amp;cf-&gt;data[0]) =
+	    cpu_to_be32(flexcan_read(&amp;mb-&gt;data[0]));
+	*(__be32 *) (&amp;cf-&gt;data[4]) =
+	    cpu_to_be32(flexcan_read(&amp;mb-&gt;data[1]));
 
 	/* mark as read */
-	writel(FLEXCAN_IFLAG_RX_FIFO_AVAILABLE, &amp;regs-&gt;iflag1);
-	readl(&amp;regs-&gt;timer);
+	flexcan_write(FLEXCAN_IFLAG_RX_FIFO_AVAILABLE, &amp;regs-&gt;iflag1);
 }
 
 static int flexcan_read_frame(struct net_device *dev)
@@ -596,17 +584,17 @@ static int flexcan_poll(struct napi_struct *napi, int quota)
 	 * The error bits are cleared on read,
 	 * use saved value from irq handler.
 	 */
-	reg_esr = readl(&amp;regs-&gt;esr) | priv-&gt;reg_esr;
+	reg_esr = flexcan_read(&amp;regs-&gt;esr) | priv-&gt;reg_esr;
 
 	/* handle state changes */
 	work_done += flexcan_poll_state(dev, reg_esr);
 
 	/* handle RX-FIFO */
-	reg_iflag1 = readl(&amp;regs-&gt;iflag1);
-	while (reg_iflag1 &amp; FLEXCAN_IFLAG_RX_FIFO_AVAILABLE &amp;&amp;
-	       work_done &lt; quota) {
+	reg_iflag1 = flexcan_read(&amp;regs-&gt;iflag1);
+	while ((reg_iflag1 &amp; FLEXCAN_IFLAG_RX_FIFO_AVAILABLE) &amp;&amp;
+	       (work_done &lt; quota)) {
 		work_done += flexcan_read_frame(dev);
-		reg_iflag1 = readl(&amp;regs-&gt;iflag1);
+		reg_iflag1 = flexcan_read(&amp;regs-&gt;iflag1);
 	}
 
 	/* report bus errors */
@@ -616,8 +604,8 @@ static int flexcan_poll(struct napi_struct *napi, int quota)
 	if (work_done &lt; quota) {
 		napi_complete(napi);
 		/* enable IRQs */
-		writel(FLEXCAN_IFLAG_DEFAULT, &amp;regs-&gt;imask1);
-		writel(priv-&gt;reg_ctrl_default, &amp;regs-&gt;ctrl);
+		flexcan_write(FLEXCAN_IFLAG_DEFAULT, &amp;regs-&gt;imask1);
+		flexcan_write(priv-&gt;reg_ctrl_default, &amp;regs-&gt;ctrl);
 	}
 
 	return work_done;
@@ -641,9 +629,10 @@ static irqreturn_t flexcan_irq(int irq, void *dev_id)
 	struct flexcan_regs __iomem *regs = priv-&gt;base;
 	u32 reg_iflag1, reg_esr;
 
-	reg_iflag1 = readl(&amp;regs-&gt;iflag1);
-	reg_esr = readl(&amp;regs-&gt;esr);
-	writel(FLEXCAN_ESR_ERR_INT, &amp;regs-&gt;esr);	/* ACK err IRQ */
+	flexcan_reg_dump(dev);
+	reg_iflag1 = flexcan_read(&amp;regs-&gt;iflag1);
+	reg_esr = flexcan_read(&amp;regs-&gt;esr);
+	flexcan_write(FLEXCAN_ESR_ERR_INT, &amp;regs-&gt;esr);/* ACK err IRQ */
 
 	/*
 	 * schedule NAPI in case of:
@@ -659,16 +648,17 @@ static irqreturn_t flexcan_irq(int irq, void *dev_id)
 		 * save them for later use.
 		 */
 		priv-&gt;reg_esr = reg_esr &amp; FLEXCAN_ESR_ERR_BUS;
-		writel(FLEXCAN_IFLAG_DEFAULT &amp; ~FLEXCAN_IFLAG_RX_FIFO_AVAILABLE,
-		       &amp;regs-&gt;imask1);
-		writel(priv-&gt;reg_ctrl_default &amp; ~FLEXCAN_CTRL_ERR_ALL,
-		       &amp;regs-&gt;ctrl);
+		flexcan_write(FLEXCAN_IFLAG_DEFAULT &amp;
+			~FLEXCAN_IFLAG_RX_FIFO_AVAILABLE, &amp;regs-&gt;imask1);
+		flexcan_write(priv-&gt;reg_ctrl_default &amp;
+			~FLEXCAN_CTRL_ERR_ALL, &amp;regs-&gt;ctrl);
 		napi_schedule(&amp;priv-&gt;napi);
 	}
 
 	/* FIFO overflow */
 	if (reg_iflag1 &amp; FLEXCAN_IFLAG_RX_FIFO_OVERFLOW) {
-		writel(FLEXCAN_IFLAG_RX_FIFO_OVERFLOW, &amp;regs-&gt;iflag1);
+		flexcan_write(FLEXCAN_IFLAG_RX_FIFO_OVERFLOW,
+			&amp;regs-&gt;iflag1);
 		dev-&gt;stats.rx_over_errors++;
 		dev-&gt;stats.rx_errors++;
 	}
@@ -677,10 +667,11 @@ static irqreturn_t flexcan_irq(int irq, void *dev_id)
 	if (reg_iflag1 &amp; (1 &lt;&lt; FLEXCAN_TX_BUF_ID)) {
 		/* tx_bytes is incremented in flexcan_start_xmit */
 		stats-&gt;tx_packets++;
-		writel((1 &lt;&lt; FLEXCAN_TX_BUF_ID), &amp;regs-&gt;iflag1);
+		flexcan_write((1 &lt;&lt; FLEXCAN_TX_BUF_ID), &amp;regs-&gt;iflag1);
 		netif_wake_queue(dev);
 	}
 
+	flexcan_reg_dump(dev);
 	return IRQ_HANDLED;
 }
 
@@ -698,7 +689,7 @@ static void flexcan_set_bittiming(struct net_device *dev)
 	struct flexcan_regs __iomem *regs = priv-&gt;base;
 	u32 reg;
 
-	reg = readl(&amp;regs-&gt;ctrl);
+	reg = flexcan_read(&amp;regs-&gt;ctrl);
 	reg &amp;= ~(FLEXCAN_CTRL_PRESDIV(0xff) |
 		 FLEXCAN_CTRL_RJW(0x3) |
 		 FLEXCAN_CTRL_PSEG1(0x7) |
@@ -722,11 +713,11 @@ static void flexcan_set_bittiming(struct net_device *dev)
 		reg |= FLEXCAN_CTRL_SMP;
 
 	dev_info(dev-&gt;dev.parent, &quot;writing ctrl=0x%08x\n&quot;, reg);
-	writel(reg, &amp;regs-&gt;ctrl);
+	flexcan_write(reg, &amp;regs-&gt;ctrl);
 
 	/* print chip status */
 	dev_dbg(dev-&gt;dev.parent, &quot;%s: mcr=0x%08x ctrl=0x%08x\n&quot;, __func__,
-		readl(&amp;regs-&gt;mcr), readl(&amp;regs-&gt;ctrl));
+		flexcan_read(&amp;regs-&gt;mcr), flexcan_read(&amp;regs-&gt;ctrl));
 }
 
 /**
@@ -751,10 +742,10 @@ static int flexcan_chip_start(struct net_device *dev)
 	flexcan_chip_enable(priv);
 
 	/* soft reset */
-	writel(FLEXCAN_MCR_SOFTRST, &amp;regs-&gt;mcr);
+	flexcan_write(FLEXCAN_MCR_SOFTRST, &amp;regs-&gt;mcr);
 	udelay(10);
 
-	reg_mcr = readl(&amp;regs-&gt;mcr);
+	reg_mcr = flexcan_read(&amp;regs-&gt;mcr);
 	if (reg_mcr &amp; FLEXCAN_MCR_SOFTRST) {
 		dev_err(dev-&gt;dev.parent,
 			&quot;Failed to softreset can module (mcr=0x%08x)\n&quot;,
@@ -776,12 +767,12 @@ static int flexcan_chip_start(struct net_device *dev)
 	 * choose format C
 	 *
 	 */
-	reg_mcr = readl(&amp;regs-&gt;mcr);
+	reg_mcr = flexcan_read(&amp;regs-&gt;mcr);
 	reg_mcr |= FLEXCAN_MCR_FRZ | FLEXCAN_MCR_FEN | FLEXCAN_MCR_HALT |
 		FLEXCAN_MCR_SUPV | FLEXCAN_MCR_WRN_EN |
 		FLEXCAN_MCR_IDAM_C;
 	dev_dbg(dev-&gt;dev.parent, &quot;%s: writing mcr=0x%08x&quot;, __func__, reg_mcr);
-	writel(reg_mcr, &amp;regs-&gt;mcr);
+	flexcan_write(reg_mcr, &amp;regs-&gt;mcr);
 
 	/*
 	 * CTRL
@@ -799,7 +790,7 @@ static int flexcan_chip_start(struct net_device *dev)
 	 * (FLEXCAN_CTRL_ERR_MSK), too. Otherwise we don't get any
 	 * warning or bus passive interrupts.
 	 */
-	reg_ctrl = readl(&amp;regs-&gt;ctrl);
+	reg_ctrl = flexcan_read(&amp;regs-&gt;ctrl);
 	reg_ctrl &amp;= ~FLEXCAN_CTRL_TSYN;
 	reg_ctrl |= FLEXCAN_CTRL_BOFF_REC | FLEXCAN_CTRL_LBUF |
 		FLEXCAN_CTRL_ERR_STATE | FLEXCAN_CTRL_ERR_MSK;
@@ -807,38 +798,40 @@ static int flexcan_chip_start(struct net_device *dev)
 	/* save for later use */
 	priv-&gt;reg_ctrl_default = reg_ctrl;
 	dev_dbg(dev-&gt;dev.parent, &quot;%s: writing ctrl=0x%08x&quot;, __func__, reg_ctrl);
-	writel(reg_ctrl, &amp;regs-&gt;ctrl);
+	flexcan_write(reg_ctrl, &amp;regs-&gt;ctrl);
 
 	for (i = 0; i &lt; ARRAY_SIZE(regs-&gt;cantxfg); i++) {
-		writel(0, &amp;regs-&gt;cantxfg[i].can_ctrl);
-		writel(0, &amp;regs-&gt;cantxfg[i].can_id);
-		writel(0, &amp;regs-&gt;cantxfg[i].data[0]);
-		writel(0, &amp;regs-&gt;cantxfg[i].data[1]);
+		flexcan_write(0, &amp;regs-&gt;cantxfg[i].can_ctrl);
+		flexcan_write(0, &amp;regs-&gt;cantxfg[i].can_id);
+		flexcan_write(0, &amp;regs-&gt;cantxfg[i].data[0]);
+		flexcan_write(0, &amp;regs-&gt;cantxfg[i].data[1]);
 
 		/* put MB into rx queue */
-		writel(FLEXCAN_MB_CNT_CODE(0x4), &amp;regs-&gt;cantxfg[i].can_ctrl);
+		flexcan_write(FLEXCAN_MB_CNT_CODE(0x4),
+			&amp;regs-&gt;cantxfg[i].can_ctrl);
 	}
 
 	/* acceptance mask/acceptance code (accept everything) */
-	writel(0x0, &amp;regs-&gt;rxgmask);
-	writel(0x0, &amp;regs-&gt;rx14mask);
-	writel(0x0, &amp;regs-&gt;rx15mask);
+	flexcan_write(0x0, &amp;regs-&gt;rxgmask);
+	flexcan_write(0x0, &amp;regs-&gt;rx14mask);
+	flexcan_write(0x0, &amp;regs-&gt;rx15mask);
 
 	flexcan_transceiver_switch(priv, 1);
 
 	/* synchronize with the can bus */
-	reg_mcr = readl(&amp;regs-&gt;mcr);
+	reg_mcr = flexcan_read(&amp;regs-&gt;mcr);
 	reg_mcr &amp;= ~FLEXCAN_MCR_HALT;
-	writel(reg_mcr, &amp;regs-&gt;mcr);
+	flexcan_write(reg_mcr, &amp;regs-&gt;mcr);
 
 	priv-&gt;can.state = CAN_STATE_ERROR_ACTIVE;
 
 	/* enable FIFO interrupts */
-	writel(FLEXCAN_IFLAG_DEFAULT, &amp;regs-&gt;imask1);
+	flexcan_write(FLEXCAN_IFLAG_DEFAULT, &amp;regs-&gt;imask1);
 
 	/* print chip status */
 	dev_dbg(dev-&gt;dev.parent, &quot;%s: reading mcr=0x%08x ctrl=0x%08x\n&quot;,
-		__func__, readl(&amp;regs-&gt;mcr), readl(&amp;regs-&gt;ctrl));
+		__func__, flexcan_read(&amp;regs-&gt;mcr),
+			flexcan_read(&amp;regs-&gt;ctrl));
 
 	return 0;
 
@@ -860,12 +853,12 @@ static void flexcan_chip_stop(struct net_device *dev)
 	u32 reg;
 
 	/* Disable all interrupts */
-	writel(0, &amp;regs-&gt;imask1);
+	flexcan_write(0, &amp;regs-&gt;imask1);
 
 	/* Disable + halt module */
-	reg = readl(&amp;regs-&gt;mcr);
+	reg = flexcan_read(&amp;regs-&gt;mcr);
 	reg |= FLEXCAN_MCR_MDIS | FLEXCAN_MCR_HALT;
-	writel(reg, &amp;regs-&gt;mcr);
+	flexcan_write(reg, &amp;regs-&gt;mcr);
 
 	flexcan_transceiver_switch(priv, 0);
 	priv-&gt;can.state = CAN_STATE_STOPPED;
@@ -935,6 +928,8 @@ static int flexcan_set_mode(struct net_device *dev, enum can_mode mode)
 		break;
 
 	default:
+		dev_dbg(dev-&gt;dev.parent, &quot;Setting flexcan mode(%d) in func %s in line&quot;
+					&quot;%d \r\n&quot;, mode, __func__, __LINE__);
 		return -EOPNOTSUPP;
 	}
 
@@ -957,24 +952,24 @@ static int __devinit register_flexcandev(struct net_device *dev)
 
 	/* select &quot;bus clock&quot;, chip must be disabled */
 	flexcan_chip_disable(priv);
-	reg = readl(&amp;regs-&gt;ctrl);
+	reg = flexcan_read(&amp;regs-&gt;ctrl);
 	reg |= FLEXCAN_CTRL_CLK_SRC;
-	writel(reg, &amp;regs-&gt;ctrl);
+	flexcan_write(reg, &amp;regs-&gt;ctrl);
 
 	flexcan_chip_enable(priv);
 
 	/* set freeze, halt and activate FIFO, restrict register access */
-	reg = readl(&amp;regs-&gt;mcr);
+	reg = flexcan_read(&amp;regs-&gt;mcr);
 	reg |= FLEXCAN_MCR_FRZ | FLEXCAN_MCR_HALT |
 		FLEXCAN_MCR_FEN | FLEXCAN_MCR_SUPV;
-	writel(reg, &amp;regs-&gt;mcr);
+	flexcan_write(reg, &amp;regs-&gt;mcr);
 
 	/*
 	 * Currently we only support newer versions of this core
 	 * featuring a RX FIFO. Older cores found on some Coldfire
 	 * derivates are not yet supported.
 	 */
-	reg = readl(&amp;regs-&gt;mcr);
+	reg = flexcan_read(&amp;regs-&gt;mcr);
 	if (!(reg &amp; FLEXCAN_MCR_FEN)) {
 		dev_err(dev-&gt;dev.parent,
 			&quot;Could not enable RX FIFO, unsupported core\n&quot;);
@@ -984,6 +979,7 @@ static int __devinit register_flexcandev(struct net_device *dev)
 
 	err = register_candev(dev);
 
+	return err;
  out:
 	/* disable core and turn off clocks */
 	flexcan_chip_disable(priv);
@@ -992,7 +988,7 @@ static int __devinit register_flexcandev(struct net_device *dev)
 	return err;
 }
 
-static void __devexit unregister_flexcandev(struct net_device *dev)
+void __devexit unregister_flexcandev(struct net_device *dev)
 {
 	unregister_candev(dev);
 }
diff --git a/drivers/net/can/flexcan_iface.c b/drivers/net/can/flexcan_iface.c
new file mode 100644
index 0000000..0c5f6dd
--- /dev/null
+++ b/drivers/net/can/flexcan_iface.c
@@ -0,0 +1,261 @@
+/*
+ * flexcan_iface.c
+ *
+ * Copyright 2011 Freescale Semiconductor, Inc.
+ *
+ * Based on code originally by Andrey Volkov &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">avolkov at varma-el.com</A>&gt;
+ *
+ * LICENCE:
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation version 2.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ */
+
+#include &lt;linux/netdevice.h&gt;
+#include &lt;linux/can/platform/flexcan.h&gt;
+
+struct flexcan_interface flexcan_ops;
+
+/**
+ * flexcan_of_get_clk_rate - returns the rate, used for bit-timing
+ *				calculations of FlexCAN
+ */
+static unsigned long flexcan_of_get_clk_rate(struct clk *clock)
+{
+	return clock-&gt;rate;
+}
+
+static void flexcan_of_clk_put(struct clk *clk)
+{
+	kfree(clk);
+}
+
+/**
+ * flexcan_of_clk_get - calculates the rate, used for bit-timing
+ *			calculations of FlexCAN
+ * @dev: the FlexCAN device to be used
+ * @id: id used to differentiate among different clock nodes
+ *
+ * calculate the rate based on the clock-frequency
+ * and clock-divider values from device tree.
+ * It calculate the rate being &quot;platform&quot; as the clock source
+ * Framework for &quot;oscillator&quot; as clock source is also provided.
+ *
+ * Return value
+ *    - On Success
+ *         the rate as part of clk struct, used to calculate the bit-timing
+ *	   for FlexCAN
+ *    - On Failure
+ *	   error value
+ */
+static struct clk *flexcan_of_clk_get(struct device *dev, const char *id)
+{
+	struct clk *clock;
+	u32 *clock_freq = NULL;
+	u32 *clock_divider = NULL;
+	const char *clk_source;
+	int err;
+	unsigned long rate;
+
+	clk_source = (char *)of_get_property(dev-&gt;of_node,
+			&quot;fsl,flexcan-clock-source&quot;, NULL);
+	if (clk_source == NULL) {
+		dev_err(dev, &quot;Cannot find fsl,flexcan-clock-source&quot;
+				&quot;property\n&quot;);
+		err = -EINVAL;
+		goto failed_clock;
+	}
+	if (!memcmp(clk_source, &quot;platform&quot;, strlen(clk_source))) {
+		clock_divider = (u32 *)of_get_property(dev-&gt;of_node,
+				&quot;fsl,flexcan-clock-divider&quot;, NULL);
+		if (*clock_divider) {
+			clock_freq = (u32 *) of_get_property(dev-&gt;of_node,
+					&quot;clock-frequency&quot;, NULL);
+			if (clock_freq == NULL) {
+				dev_err(dev, &quot;Cannot find clock-frequency&quot;
+							&quot;property\n&quot;);
+				err = -EINVAL;
+				goto failed_clock;
+			}
+			rate = DIV_ROUND_CLOSEST(*clock_freq / *clock_divider,
+						1000) * 1000;
+		} else {
+			dev_err(dev, &quot;Cannot find valid fsl,&quot;
+					&quot;flexcan-clock-divider\n&quot;);
+			err = -EINVAL;
+			goto failed_clock;
+		}
+	} else if (!memcmp(clk_source, &quot;oscillator&quot;, strlen(clk_source))) {
+		clock_divider = (u32 *)of_get_property(dev-&gt;of_node,
+				&quot;fsl,flexcan-clock-divider&quot;, NULL);
+		clock_freq = (u32 *)of_get_property(dev-&gt;of_node,
+						&quot;clock-frequency&quot;, NULL);
+		if (!(*clock_divider &amp;&amp; *clock_freq)) {
+			dev_err(dev, &quot;Cannot find valid&quot;
+					&quot;fsl,flexcan-clock-divider or&quot;
+					&quot;clock-frequency\n&quot;);
+			err = -EINVAL;
+			goto failed_clock;
+		} else { /*FIXME for keeping oscillator as clock-source*/
+				dev_err(dev, &quot;oscillator as clock support is&quot;
+						&quot;not available\n&quot;);
+				err = -EINVAL;
+				goto failed_clock;
+		}
+	} else {
+		dev_err(dev, &quot;Invalid flexcan-clock-source\n&quot;);
+		err = -EINVAL;
+		goto failed_clock;
+	}
+
+	clock = kmalloc(sizeof(struct clk), GFP_KERNEL);
+	if (!clock) {
+		dev_err(dev, &quot;Cannot allocate memory\n&quot;);
+			err = -ENOMEM;
+		goto failed_clock;
+	}
+
+	clock-&gt;rate = rate;
+	dev_info(dev, &quot;clock-frequency is  %lu in line %d in function %s\r\n&quot;,
+			clock-&gt;rate, __LINE__, __func__);
+	return clock;
+
+ failed_clock:
+	return ERR_PTR(err);
+}
+
+/**
+ * flexcan_of_resource_init - initialize the resources for
+ *				&quot;of&quot; type platform like powerpc
+ * @flexcan_res: input buffer filled with address for accessing h/w registers
+ *		of FlexCAN
+ * @pdev: the FlexCAN device to be used
+ * @flexcan_ops: input buffer containing different utility functions
+ *
+ * fills the flexcan_res with the address detail
+ * for accessing the h/w registers of FlexCAN block.
+ * flexcan_ops is filled with different clock functions and normal read/write
+ *
+ * Return value
+ *    - On Success
+ *	       0
+ *    - On Failure
+ *	   error value
+ */
+static int flexcan_of_resource_init(struct flexcan_resource *flexcan_res,
+					struct device *pdev,
+					struct flexcan_interface *flexcan_ops)
+{
+	u64 addr, size;
+	int err, irq;
+
+	addr = of_translate_address(pdev-&gt;of_node,
+			of_get_address(pdev-&gt;of_node, 0, &amp;size, NULL));
+	flexcan_res-&gt;addr = addr;
+	flexcan_res-&gt;size = size;
+	flexcan_res-&gt;drv_name = pdev-&gt;driver-&gt;name;
+	irq = irq_of_parse_and_map(pdev-&gt;of_node, 0);
+	if (irq == NO_IRQ) {
+		dev_err(pdev, &quot;cannot map to irq\n&quot;);
+		err = -EINVAL;
+		goto failed_req;
+	}
+
+	flexcan_res-&gt;irq = irq;
+
+	flexcan_ops-&gt;clk_enable = NULL;
+	flexcan_ops-&gt;clk_disable = NULL;
+	flexcan_ops-&gt;clk_get_rate = flexcan_of_get_clk_rate;
+	flexcan_ops-&gt;clk_get = flexcan_of_clk_get;
+	flexcan_ops-&gt;clk_put = flexcan_of_clk_put;
+	return 0;
+
+failed_req:
+	return err;
+}
+
+
+
+/**
+ * flexcan_probe - performs the resource initialization
+ *		   after detecting the architecture type like &quot;of&quot; or
+ *		   &quot;platform&quot; type
+ * @pdev: pointer to platform device
+ *
+ * initialises the resources based on &quot;platform&quot; or &quot;of&quot;
+ * type architecture.It also registers the FlexCAN with netdev layer.
+ *
+ * Return value
+ *    - On Success
+ *	       0
+ *    - On Failure
+ *	   error value
+ */
+static int flexcan_probe(struct platform_device *pdev)
+{
+	int err;
+	struct flexcan_resource flexcan_res;
+	struct device_node *np = pdev-&gt;dev.of_node;
+
+	if (np) {
+		err = flexcan_of_resource_init(&amp;flexcan_res,
+					&amp;pdev-&gt;dev, &amp;flexcan_ops);
+		if (err) {
+			dev_err(&amp;pdev-&gt;dev, &quot;Flexcan Initialization&quot;
+				 &quot;failed with err (%d)\n&quot;, err);
+			err = -EINVAL;
+			goto failed_req;
+		}
+	}
+
+	err = flexcan_dev_init(&amp;pdev-&gt;dev, flexcan_res, &amp;flexcan_ops);
+	if (err) {
+		dev_err(&amp;pdev-&gt;dev, &quot;Flexcan Initialization failed with err&quot;
+				&quot;(%d)\n&quot;, err);
+		err = -EINVAL;
+		goto failed_req;
+	}
+
+	return 0;
+ failed_req:
+	return err;
+}
+
+/**
+ * flexcan_remove - performs the resource de-initialization
+ *		    after detecting the architecture type like &quot;of&quot; or
+ *		    &quot;platform&quot; type
+ * @pdev: pointer to platform device
+ *
+ * de-initializez the resources based on &quot;platform&quot; or &quot;of&quot;
+ * type architecture.It also unregister the FlexCAN with netdev layer.
+ */
+static int flexcan_remove(struct platform_device *pdev)
+{
+	struct net_device *dev = platform_get_drvdata(pdev);
+	struct flexcan_priv *priv = netdev_priv(dev);
+	struct device_node *np = pdev-&gt;dev.of_node;
+	struct resource *mem;
+	u64 addr = 0, size;
+
+	unregister_flexcandev(dev);
+	iounmap(priv-&gt;base);
+
+	if (np) {
+		addr = of_translate_address(pdev-&gt;dev.of_node,
+		    of_get_address(pdev-&gt;dev.of_node, 0, &amp;size, NULL));
+		release_mem_region(addr, size);
+	}	clk_put(priv-&gt;clk);
+
+	platform_set_drvdata(pdev, NULL);
+	free_candev(dev);
+
+	return 0;
+}
+
-- 
1.5.6.5



</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="005924.html">[PATCH 2/4][upstream] powerpc/p1010: Add description for FlexCAN	functions
</A></li>
	<LI>Next message: <A HREF="005926.html">[PATCH 4/4] ARM:FlexCAN Controller for platform_ type
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5925">[ date ]</a>
              <a href="thread.html#5925">[ thread ]</a>
              <a href="subject.html#5925">[ subject ]</a>
              <a href="author.html#5925">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
