$date
	Sun Jan 23 21:55:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module and22_tb $end
$var wire 2 ! z [1:0] $end
$var reg 2 " a [1:0] $end
$var reg 2 # b [1:0] $end
$scope module uut $end
$var wire 2 $ a [1:0] $end
$var wire 2 % b [1:0] $end
$var wire 2 & z [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 #
b1 %
#20
b10 #
b10 %
#30
b11 #
b11 %
#40
b1 "
b1 $
b0 #
b0 %
#50
b1 !
b1 &
b1 #
b1 %
#60
b0 !
b0 &
b10 #
b10 %
#70
b1 !
b1 &
b11 #
b11 %
#80
b0 !
b0 &
b10 "
b10 $
b0 #
b0 %
#90
b1 #
b1 %
#100
b10 !
b10 &
b10 #
b10 %
#110
b11 #
b11 %
#120
b0 !
b0 &
b11 "
b11 $
b0 #
b0 %
#130
b1 !
b1 &
b1 #
b1 %
#140
b10 !
b10 &
b10 #
b10 %
#150
b11 !
b11 &
b11 #
b11 %
#160
