{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"666,452",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 3140 -y 80 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 3140 -y 100 -defaultsOSRD
preplace port diff_clock_rtl_0 -pg 1 -lvl 0 -x -60 -y 140 -defaultsOSRD
preplace port CLK_IN_D_0 -pg 1 -lvl 0 -x -60 -y 660 -defaultsOSRD
preplace port cnv -pg 1 -lvl 9 -x 3140 -y 730 -defaultsOSRD
preplace port clock_gate -pg 1 -lvl 9 -x 3140 -y 630 -defaultsOSRD
preplace port port-id_adc_CLKOUT_0 -pg 1 -lvl 0 -x -60 -y 560 -defaultsOSRD
preplace port port-id_adc_SDO1_0 -pg 1 -lvl 0 -x -60 -y 0 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -x 2580 -y 190 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -x 450 -y 460 -defaultsOSRD
preplace inst axi_clkgen_0 -pg 1 -lvl 4 -x 1170 -y 330 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 800 -y 250 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 6 -x 1870 -y 340 -defaultsOSRD
preplace inst axi_dma -pg 1 -lvl 4 -x 1170 -y 130 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 6 -x 1870 -y 170 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 1610 -y 720 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 7 -x 2580 -y 980 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 5 -x 1610 -y 540 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 1 -x 110 -y 140 -defaultsOSRD
preplace inst LTC2324_sample_0 -pg 1 -lvl 7 -x 2580 -y 630 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 4 -x 1170 -y 660 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 8 -x 2980 -y 730 -defaultsOSRD
preplace inst util_ds_buf_3 -pg 1 -lvl 8 -x 2980 -y 630 -defaultsOSRD
preplace netloc LTC2324_sample_0_adc_CNV 1 6 2 2090 830 2820J
preplace netloc LTC2324_sample_0_adc_SCK 1 6 2 2080 440 2840J
preplace netloc adc_CLKOUT_0_1 1 0 7 NJ 560 250 600 NJ 600 NJ 600 NJ 600 1690 560 NJ
preplace netloc axi_clkgen_0_clk_0 1 4 3 NJ 330 1690 490 2040
preplace netloc processing_system7_0_FCLK_CLK0 1 1 7 250 330 630 90 950 20 N 20 1700 40 2060 380 2810
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 7 240 -10 NJ -10 NJ -10 NJ -10 N -10 NJ -10 2820
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 5 640 410 980 30 N 30 1690 50 2030
preplace netloc xlconcat_0_dout 1 6 1 2020J 230n
preplace netloc xlconstant_0_dout 1 5 2 N 720 2050
preplace netloc LTC2324_sample_0_adc_start_out 1 6 2 2100 820 2800
preplace netloc processing_system7_0_FCLK_CLK1 1 6 2 2070 390 2800
preplace netloc xlconstant_1_dout 1 5 2 NJ 540 NJ
preplace netloc util_ds_buf_0_IBUF_OUT 1 4 3 N 660 NJ 660 2040J
preplace netloc LTC2324_sample_0_M00_AXIS 1 3 5 990 -20 NJ -20 N -20 NJ -20 2830
preplace netloc axi_dma_M_AXI_S2MM 1 4 2 N 110 N
preplace netloc axi_mem_intercon_M00_AXI 1 6 1 N 170
preplace netloc processing_system7_0_DDR 1 7 2 NJ 80 N
preplace netloc processing_system7_0_FIXED_IO 1 7 2 NJ 100 N
preplace netloc processing_system7_0_M_AXI_GP0 1 2 6 640 0 NJ 0 NJ 0 N 0 NJ 0 2800
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 970 230n
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 960 90n
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 4 990 240 NJ 240 1700 500 NJ
preplace netloc diff_clock_rtl_0_1 1 0 1 N 140
preplace netloc CLK_IN_D_0_1 1 0 4 NJ 660 NJ 660 NJ 660 NJ
preplace netloc util_ds_buf_2_CLK_OUT_D3 1 8 1 N 730
preplace netloc util_ds_buf_3_CLK_OUT_D3 1 8 1 N 630
levelinfo -pg 1 -60 110 450 800 1170 1610 1870 2580 2980 3140
pagesize -pg 1 -db -bbox -sgen -220 -60 3270 1890
"
}
{
   "da_axi4_cnt":"15",
   "da_axi4_s2mm_cnt":"1",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"4",
   "da_ps7_cnt":"1"
}
