# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab5_1.srcs/sources_1/new/package_ec.vhd"
vhdl xil_defaultlib  "../../../lab5_1.srcs/sources_1/new/int2vec.vhd"

# Do not sort compile order
nosort
