Drill report for LV_MASTER_A_SAMPLE.kicad_pcb
Created on 26/06/2023 6:16:28 PM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'LV_MASTER_A_SAMPLE.drl' contains
    plated through holes:
    =============================================================
    T1  0.250mm  0.0098"  (190 holes)
    T2  0.400mm  0.0157"  (3 holes)
    T3  1.000mm  0.0394"  (13 holes)
    T4  1.170mm  0.0461"  (12 holes)
    T5  1.400mm  0.0551"  (10 holes)

    Total plated holes count 228


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
