/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [4:0] _02_;
  reg [6:0] _03_;
  wire [9:0] _04_;
  reg [2:0] _05_;
  reg [11:0] _06_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_14z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = !(celloutsig_0_13z ? celloutsig_0_15z[10] : celloutsig_0_2z);
  assign celloutsig_0_47z = !(celloutsig_0_29z[1] ? celloutsig_0_26z[5] : celloutsig_0_35z);
  assign celloutsig_1_8z = !(celloutsig_1_4z ? in_data[120] : celloutsig_1_0z[3]);
  assign celloutsig_0_9z = !(celloutsig_0_8z[1] ? celloutsig_0_4z : _00_);
  assign celloutsig_0_1z = !(celloutsig_0_0z[3] ? celloutsig_0_0z[4] : in_data[64]);
  assign celloutsig_0_11z = !(celloutsig_0_0z[0] ? celloutsig_0_10z : celloutsig_0_10z);
  assign celloutsig_0_16z = !(celloutsig_0_0z[4] ? celloutsig_0_11z : celloutsig_0_15z[1]);
  assign celloutsig_0_24z = !(celloutsig_0_4z ? celloutsig_0_9z : celloutsig_0_17z);
  assign celloutsig_1_7z = ~((celloutsig_1_0z[4] | celloutsig_1_5z) & (celloutsig_1_4z | celloutsig_1_4z));
  assign celloutsig_0_13z = ~((celloutsig_0_8z[2] | celloutsig_0_8z[2]) & (celloutsig_0_2z | celloutsig_0_6z));
  assign celloutsig_0_23z = ~((celloutsig_0_8z[2] | celloutsig_0_19z[6]) & (celloutsig_0_6z | celloutsig_0_20z));
  assign celloutsig_0_10z = celloutsig_0_4z | ~(in_data[84]);
  assign celloutsig_0_6z = ~(celloutsig_0_4z ^ _01_);
  reg [9:0] _20_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[128])
    if (!clkin_data[128]) _20_ <= 10'h000;
    else _20_ <= { in_data[81:78], celloutsig_0_0z, celloutsig_0_2z };
  assign { _04_[9:3], _01_, _00_, _04_[0] } = _20_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 5'h00;
    else _02_ <= { in_data[24], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_6z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_26z[8], celloutsig_0_13z, celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_14z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _05_ <= 3'h0;
    else _05_ <= celloutsig_0_0z[2:0];
  always_ff @(negedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _06_ <= 12'h000;
    else _06_ <= { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_32z = in_data[30:20] / { 1'h1, _06_[8:0], celloutsig_0_27z };
  assign celloutsig_0_46z = { _03_[5:1], celloutsig_0_33z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_43z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_1z, _02_, celloutsig_0_29z, celloutsig_0_33z, celloutsig_0_27z } === { celloutsig_0_30z, celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_30z, celloutsig_0_9z, _05_ };
  assign celloutsig_0_33z = { celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_17z } > { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_32z };
  assign celloutsig_0_4z = celloutsig_0_0z[4:2] > in_data[45:43];
  assign celloutsig_1_4z = in_data[156:142] > { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_27z = { in_data[53:31], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_22z } > { celloutsig_0_15z[6:2], _06_, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z, _04_[9:3], _01_, _00_, _04_[0], celloutsig_0_11z, _05_, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_23z };
  assign celloutsig_1_19z = { celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_11z } && celloutsig_1_14z[10:1];
  assign celloutsig_1_9z = { in_data[119:115], celloutsig_1_4z, celloutsig_1_5z } < { celloutsig_1_1z[9:6], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_20z = _06_[6:4] < { celloutsig_0_19z[4:3], celloutsig_0_13z };
  assign celloutsig_0_31z = celloutsig_0_28z[9] & ~(celloutsig_0_24z);
  assign celloutsig_0_17z = celloutsig_0_0z[2] & ~(celloutsig_0_8z[1]);
  assign celloutsig_1_0z = in_data[120:116] % { 1'h1, in_data[124:121] };
  assign celloutsig_1_18z = in_data[135:122] % { 1'h1, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_19z = { _06_[6:0], celloutsig_0_4z } * celloutsig_0_15z[10:3];
  assign celloutsig_0_35z = { celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_6z } != { celloutsig_0_28z[10:8], celloutsig_0_17z };
  assign celloutsig_0_43z = { celloutsig_0_33z, celloutsig_0_17z, celloutsig_0_31z } != { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_1_12z = { celloutsig_1_0z[2:0], celloutsig_1_3z, celloutsig_1_8z } != celloutsig_1_1z[5:1];
  assign celloutsig_0_12z = _04_[8:6] != _04_[5:3];
  assign celloutsig_0_21z = { _05_, celloutsig_0_11z } != { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_0_28z = - { celloutsig_0_0z[1:0], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_1_3z = in_data[141:135] !== in_data[166:160];
  assign celloutsig_0_22z = { celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_9z } !== { _04_[7:3], _01_, _00_, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_2z = { in_data[51:36], celloutsig_0_0z, celloutsig_0_0z } !== { in_data[23:5], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_5z = & { celloutsig_1_1z[9:5], celloutsig_1_0z };
  assign celloutsig_0_14z = & { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_4z, _04_[5:4] };
  assign celloutsig_0_29z = { _05_[2:1], celloutsig_0_13z } >> { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_21z };
  assign celloutsig_1_2z = in_data[104:102] >> in_data[150:148];
  assign celloutsig_1_11z = celloutsig_1_0z[4:1] >> { celloutsig_1_1z[8:7], celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_7z = { in_data[65:62], _05_ } >>> { _04_[8:4], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_26z = { celloutsig_0_0z[3:0], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z } >>> { _04_[9:3], _01_, _00_ };
  assign celloutsig_0_0z = in_data[72:68] - in_data[23:19];
  assign celloutsig_1_1z = { celloutsig_1_0z[2:1], celloutsig_1_0z, celloutsig_1_0z } - in_data[165:154];
  assign celloutsig_1_14z = { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_11z } - celloutsig_1_1z[11:1];
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z } ^ in_data[67:65];
  assign celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_8z } ^ { _04_[7:3], _01_, _00_, _04_[0], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_2z };
  assign _04_[2:1] = { _01_, _00_ };
  assign { out_data[141:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
