m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTests
vinstruction_phase_decoder_testbench
Z1 !s110 1702464593
!i10b 1
!s100 D=^<2f@ceCPM_cRL<z6DH1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
II:6g:<bH@jHFQjbgY>Lob1
R0
w1702464450
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v
!i122 5
L0 7 138
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1702464593.000000
!s107 C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\test\..\..\testSetup.v|C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\test\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
vinstructionPhaseDecoder
R1
!i10b 1
!s100 ?K:NHUfXKdF]4WSMU`J`B1
R2
Iod@UfXzazKi2cIAHo>7:M2
R0
w1702464211
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 4
L0 21 135
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@phase@decoder
