regmap	,	V_10
sdhci_arasan_unregister_sdclk	,	F_42
sdhci_arasan_update_baseclkfreq	,	F_34
of_find_property	,	F_37
of_clk_add_provider	,	F_41
hs400_enhanced_strobe	,	V_82
of_match_node	,	F_47
err_pltfm_free	,	V_75
sdhci_arasan	,	V_9
shift	,	V_14
sdhci_priv	,	F_2
"phy_power_on err.\n"	,	L_24
ios	,	V_33
sdhci_arasan_get_timeout_clock	,	F_10
hw	,	V_44
"clk_xin"	,	L_15
"Cannot enable AHB clock.\n"	,	L_3
sdhci_arasan_soc_ctl_map	,	V_48
dev	,	V_39
of_clk_src_simple_get	,	V_67
sdcardclk	,	V_66
pr_warn	,	F_8
of_device_is_compatible	,	F_56
pltfm_host	,	V_7
lock	,	V_30
DIV_ROUND_CLOSEST	,	F_35
of_parse_phandle	,	F_48
clk_ahb	,	V_42
GENMASK	,	F_6
to_platform_device	,	F_24
sdhci_host	,	V_1
sdhci_pltfm_unregister	,	F_64
val	,	V_5
sdhci_pltfm_priv	,	F_3
init	,	V_65
clk	,	V_25
sdhci_pltfm_host	,	V_6
clk_enable	,	F_31
__clk_get_name	,	F_39
node	,	V_70
sdhci_arasan_of_match	,	V_72
"Cannot power off phy.\n"	,	L_2
soc_ctl_map	,	V_17
"clk_ahb clock not found.\n"	,	L_14
mmc_ios	,	V_32
sdhci_resume_host	,	F_28
"Cannot enable SD clock.\n"	,	L_4
of_node	,	V_54
syscon_node_to_regmap	,	F_49
sdcardclk_init	,	V_56
"clock-output-names"	,	L_8
device	,	V_38
devm_clk_register	,	F_40
mhz	,	V_49
sdhci_arasan_data	,	V_8
sdhci_arasan_remove	,	F_63
sdhci_suspend_host	,	F_26
ENODEV	,	V_79
enhanced_strobe	,	V_36
"DT has #clock-cells but no clock-output-names\n"	,	L_9
freq	,	V_20
flags	,	V_61
"Unable to enable SD clock.\n"	,	L_18
device_node	,	V_52
"%s: Have regmap, but no soc-ctl-syscon\n"	,	L_6
vendor	,	V_34
"clk_xin clock not found.\n"	,	L_16
u16	,	T_2
HIWORD_UPDATE	,	F_5
arasan_sdcardclk_ops	,	V_64
clk_prepare_enable	,	F_52
fld	,	V_4
spin_unlock_irq	,	F_15
sdhci_arasan_hs400_enhanced_strobe	,	F_20
clk_hw	,	V_43
CLK_CTRL_TIMEOUT_MASK	,	V_23
"%s: Regmap write fail: %d\n"	,	L_1
ioaddr	,	V_21
sdhci_get_of_property	,	F_53
devm_phy_get	,	F_57
sdhci_pltfm_free	,	F_62
sdhci_arasan_suspend	,	F_23
CLK_GET_RATE_NOCACHE	,	V_62
clk_xin	,	V_51
sdhci_arasan_probe	,	F_44
EPROBE_DEFER	,	V_74
num_parents	,	V_60
regmap_update_bits	,	F_7
EINVAL	,	V_16
of_clk_del_provider	,	F_43
"#clock-cells"	,	L_7
"arasan,soc-ctl-syscon"	,	L_11
SDHCI_ARASAN_VENDOR_REGISTER	,	V_35
width	,	V_13
err_add_host	,	V_83
"No phy for arasan,sdhci-5.1.\n"	,	L_22
sdhci_arasan_soc_ctl_field	,	V_3
platform_device	,	V_40
of_node_put	,	F_50
mmc_host_ops	,	V_81
ERR_PTR	,	F_55
phy	,	V_29
data	,	V_73
"Cannot power on phy.\n"	,	L_5
sdhci_arasan_register_sdclk	,	F_36
clk_init_data	,	V_55
pdev	,	V_41
u32	,	T_1
reg	,	V_12
sdhci_arasan_set_clock	,	F_13
host	,	V_2
spin_lock_irq	,	F_17
actual_clock	,	V_47
SDHCI_ARASAN_CLK_CTRL_OFFSET	,	V_22
sdhci_arasan_syscon_write	,	F_1
ret	,	V_15
ctrl_phy	,	V_27
sdhci_arasan_sdcardclk_recalc_rate	,	F_32
"arasan,sdhci-5.1"	,	L_20
sdcardclk_hw	,	V_46
PTR_ERR	,	F_46
clk_get_rate	,	F_12
ops	,	V_63
of_property_read_string_index	,	F_38
name	,	V_58
phy_power_on	,	F_19
mmc	,	V_19
np	,	V_53
platform_get_drvdata	,	F_25
"phy_arasan"	,	L_21
sdhci_arasan_pdata	,	V_71
phy_power_off	,	F_16
sdhci_arasan_resume	,	F_30
"clk_ahb"	,	L_13
"phy_init err.\n"	,	L_23
dev_err	,	F_27
CLK_CTRL_TIMEOUT_MIN_EXP	,	V_26
parent_rate	,	V_45
sdhci_set_clock	,	F_18
regmap_write	,	F_4
s16	,	T_3
of_device_id	,	V_68
mmc_hostname	,	F_9
parent_clk_name	,	V_57
sdhci_pltfm_init	,	F_45
"Can't get syscon: %d\n"	,	L_12
"Unable to enable AHB clock.\n"	,	L_17
hiword_update	,	V_18
"Failed to add clock provider\n"	,	L_10
MMC_HIGH_52_MAX_DTR	,	V_28
readl	,	F_11
devm_clk_get	,	F_51
writel	,	F_22
mmc_of_parse	,	F_54
mmc_host	,	V_31
VENDOR_ENHANCED_STROBE	,	V_37
clk_disable_all	,	V_77
match	,	V_69
clk_disable_unprepare	,	F_61
sdhci_add_host	,	F_59
phy_exit	,	F_60
mmc_priv	,	F_21
err_phy_power	,	V_80
container_of	,	F_33
soc_ctl_base	,	V_11
parent_names	,	V_59
baseclkfreq	,	V_50
CLK_CTRL_TIMEOUT_SHIFT	,	V_24
clk_dis_ahb	,	V_76
phy_init	,	F_58
"parsing dt failed (%u)\n"	,	L_19
clk_disable	,	F_29
unreg_clk	,	V_78
IS_ERR	,	F_14
