--------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 0

ID.nop: False
ID.Instr: 00000000000000000000000010000011

EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.Srote_data: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000000101
--------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8

ID.nop: False
ID.Instr: 00000000010000000000000100000011

EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 0
EX.Rt: 4
EX.Wrt_reg_addr: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 4
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.Srote_data: 4

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 4
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000000011
--------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12

ID.nop: False
ID.Instr: 00000000001000001000000110110011

EX.nop: False
EX.Read_data1: 5
EX.Read_data2: 3
EX.Imm: 0
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 8
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.Srote_data: 8

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 8
--------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 16

ID.nop: False
ID.Instr: 01000000001000001000001000110011

EX.nop: False
EX.Read_data1: 5
EX.Read_data2: 3
EX.Imm: 0
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 2
MEM.Store_data: 0
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.Srote_data: 2

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 2
--------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 20

ID.nop: False
ID.Instr: 00000000001100000010010000100011

EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 8
EX.Imm: 8
EX.Rs: 0
EX.Rt: 3
EX.Wrt_reg_addr: -1
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 0
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 3
MEM.Wrt_reg_addr: -1
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.Srote_data: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 3
WB.Wrt_reg_addr: -1
WB.wrt_enable: 0
WB.wrt_data: 0
--------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 24

ID.nop: False
ID.Instr: 00000000010000000010011000100011

EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 2
EX.Imm: 12
EX.Rs: 0
EX.Rt: 4
EX.Wrt_reg_addr: -1
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 0
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 4
MEM.Wrt_reg_addr: -1
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.Srote_data: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 4
WB.Wrt_reg_addr: -1
WB.wrt_enable: 0
WB.wrt_data: 0
--------------------------------------------------
State after executing cycle: 6
IF.nop: False
IF.PC: 28

ID.nop: False
ID.Instr: 00000000000100010111001010110011

EX.nop: False
EX.Read_data1: 3
EX.Read_data2: 5
EX.Imm: 0
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.Srote_data: 1

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 1
--------------------------------------------------
State after executing cycle: 7
IF.nop: False
IF.PC: 32

ID.nop: False
ID.Instr: 00000000000100010110001100110011

EX.nop: False
EX.Read_data1: 3
EX.Read_data2: 5
EX.Imm: 0
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 7
MEM.Store_data: 0
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.Srote_data: 7

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 7
--------------------------------------------------
State after executing cycle: 8
IF.nop: False
IF.PC: 36

ID.nop: False
ID.Instr: 00000000000100010100001110110011

EX.nop: False
EX.Read_data1: 3
EX.Read_data2: 5
EX.Imm: 0
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 6
MEM.Store_data: 0
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.Srote_data: 6

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 6
--------------------------------------------------
State after executing cycle: 9
IF.nop: False
IF.PC: 40

ID.nop: False
ID.Instr: 00000001000000000000000100000011

EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 16
EX.Rs: 0
EX.Rt: 16
EX.Wrt_reg_addr: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 16
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 16
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.Srote_data: 16

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 16
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
WB.wrt_data: 11111111111111111111111111111101
