This python file changes uvm to a diagram for visualization

make sure a veriflint is completed on the SystemVerilog
