<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_Tt_Sp_724965db</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_Tt_Sp_724965db'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_Tt_Sp_724965db')">rsnoc_z_H_R_G_T2_Tt_Sp_724965db</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"><a href="mod982.html#Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod982.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod982.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod982.html#Branch" > 46.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod982.html#inst_tag_301633"  onclick="showContent('inst_tag_301633')">config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TranslationTable.Isp</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"><a href="mod982.html#Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod982.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod982.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod982.html#Branch" > 46.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_Tt_Sp_724965db'>
<hr>
<a name="inst_tag_301633"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_301633" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TranslationTable.Isp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"><a href="mod982.html#Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod982.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod982.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod982.html#Branch" > 46.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod41.html#inst_tag_658" >TranslationTable</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_Tt_Sp_724965db'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod982.html" >rsnoc_z_H_R_G_T2_Tt_Sp_724965db</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>39141</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
39140                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut33( .I( Set ) , .O( Clr ) );
39141      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39142      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
39143      <font color = "red">0/1     ==>  			LowSij &lt;= #1.0 ( 9'b0 );</font>
39144      1/1          		else if ( Ce )
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod982.html" >rsnoc_z_H_R_G_T2_Tt_Sp_724965db</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>12</td><td>6</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>12</td><td>6</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       39130
 EXPRESSION (IdInfo_0_Id ? 30'b0 : 30'b0)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       39131
 EXPRESSION (IdInfo_0_Id ? 30'b111111111111111100000000000000 : 30'b111111111111111100000000000000)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       39132
 EXPRESSION (IdInfo_0_Id ? 1'b0 : 1'b0)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       39133
 EXPRESSION (IdInfo_1_Id ? 30'b0 : 30'b0)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       39134
 EXPRESSION (IdInfo_1_Id ? 30'b111111111111111100000000000000 : 30'b111111111111111100000000000000)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       39135
 EXPRESSION (IdInfo_1_Id ? 1'b0 : 1'b0)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod982.html" >rsnoc_z_H_R_G_T2_Tt_Sp_724965db</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">294</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">147</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">147</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">270</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">135</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">135</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_28b6[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2ef3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8b8b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uTranslation_0_Id_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod982.html" >rsnoc_z_H_R_G_T2_Tt_Sp_724965db</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">39130</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">39131</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">39132</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">39133</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">39134</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">39135</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">39141</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39130      			{ { 3 { UpdGnt [2] } } , { 3 { UpdGnt [1] } } , { 3 { UpdGnt [0] } } }
           			                                                                      
39131      		|			~ { { 3 { ReqArbIn [2] } } , { 3 { ReqArbIn [1] } } , { 3 { ReqArbIn [0] } } } & { 3 { NewReq }  }
           		 			                                                                                                  
39132      			&	~ { 3 { UpdGnt }  };
           			 	                    
39133      	assign Sij = LowSij | u_aa56;
           	                             
39134      	assign Gnt = Req & ~ u_686c;
           	                            
39135      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
39136      		if ( ! Sys_Clk_RstN )
           		                     
39137      			PrvReq <= #1.0 ( 3'b0 );
           			                        
39138      		else if ( Ce )
           		              
39139      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           			                                       
39140      	rsnoc_z_T_C_S_C_L_R_T_N33 ut33( .I( Set ) , .O( Clr ) );
           	                                                        
39141      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
39142      		if ( ! Sys_Clk_RstN )
           		                     
39143      			LowSij <= #1.0 ( 9'b0 );
           			                        
39144      		else if ( Ce )
           		              
39145      			LowSij <= #1.0 ( 9'b011001000 & ~ Clr & ( Set | LowSij ) );
           			                                                           
39146      	rsnoc_z_T_C_S_C_L_R_T_N33 ut3320( .I( LowSij ^ 9'b011001000 ) , .O( u_aa56 ) );
           	                                                                               
39147      	rsnoc_z_T_C_S_C_L_R_Co_I9o3 uco( .I( Sij & { 3 { Req }  } ) , .O( u_686c ) );
           	                                                                             
39148      	assign Sys_Pwr_Idle = 1'b1;
           	                           
39149      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
39150      	assign Vld = ( | Req );
           	                       
39151      	assign IllReq = ( | ( ~ ReqArbIn & PrvReq ) );
           	                                              
39152      	// synopsys translate_off
           	                         
39153      	// synthesis translate_off
           	                          
39154      	always @( posedge Sys_Clk )
           	                           
39155      		if ( Sys_Clk == 1'b1 )
           		                      
39156      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllReq ) !== 1'b0 ) begin
           			                                                              
39157      				dontStop = 0;
           				             
39158      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
39159      				if (!dontStop) begin
           				                    
39160      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: ReqArbIn retractation." );
           					                                                                                                                          
39161      					$stop;
           					      
39162      				end
           				   
39163      			end
           			   
39164      	// synthesis translate_on
           	                         
39165      	// synopsys translate_on
           	                        
39166      	assign DeadLock = ( | Req ) & ~ ( | Gnt );
           	                                          
39167      	// synopsys translate_off
           	                         
39168      	// synthesis translate_off
           	                          
39169      	always @( posedge Sys_Clk )
           	                           
39170      		if ( Sys_Clk == 1'b1 )
           		                      
39171      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( DeadLock ) !== 1'b0 ) begin
           			                                                                
39172      				dontStop = 0;
           				             
39173      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
39174      				if (!dontStop) begin
           				                    
39175      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: DeadLock detected => Req without Grant." );
           					                                                                                                                                           
39176      					$stop;
           					      
39177      				end
           				   
39178      			end
           			   
39179      	// synthesis translate_on
           	                         
39180      	// synopsys translate_on
           	                        
39181      	endmodule
           	         
39182      
           
39183      `timescale 1ps/1ps
                             
39184      module rsnoc_z_H_R_U_A_M_b842c06c_D108e0p0 (
                                                       
39185      	Gnt
           	   
39186      ,	Rdy
            	   
39187      ,	Req
            	   
39188      ,	ReqArbIn
            	        
39189      ,	Rx_0_Data
            	         
39190      ,	Rx_0_Head
            	         
39191      ,	Rx_0_Rdy
            	        
39192      ,	Rx_0_Tail
            	         
39193      ,	Rx_0_Vld
            	        
39194      ,	Rx_1_Data
            	         
39195      ,	Rx_1_Head
            	         
39196      ,	Rx_1_Rdy
            	        
39197      ,	Rx_1_Tail
            	         
39198      ,	Rx_1_Vld
            	        
39199      ,	Rx_2_Data
            	         
39200      ,	Rx_2_Head
            	         
39201      ,	Rx_2_Rdy
            	        
39202      ,	Rx_2_Tail
            	         
39203      ,	Rx_2_Vld
            	        
39204      ,	RxLock
            	      
39205      ,	Sys_Clk
            	       
39206      ,	Sys_Clk_ClkS
            	            
39207      ,	Sys_Clk_En
            	          
39208      ,	Sys_Clk_EnS
            	           
39209      ,	Sys_Clk_RetRstN
            	               
39210      ,	Sys_Clk_RstN
            	            
39211      ,	Sys_Clk_Tm
            	          
39212      ,	Sys_Pwr_Idle
            	            
39213      ,	Sys_Pwr_WakeUp
            	              
39214      ,	Tx_Data
            	       
39215      ,	Tx_Head
            	       
39216      ,	Tx_Rdy
            	      
39217      ,	Tx_Tail
            	       
39218      ,	Tx_Vld
            	      
39219      ,	Vld
            	   
39220      );
             
39221      	input  [2:0]   Gnt             ;
           	                                
39222      	output         Rdy             ;
           	                                
39223      	output [2:0]   Req             ;
           	                                
39224      	output [2:0]   ReqArbIn        ;
           	                                
39225      	input  [107:0] Rx_0_Data       ;
           	                                
39226      	input          Rx_0_Head       ;
           	                                
39227      	output         Rx_0_Rdy        ;
           	                                
39228      	input          Rx_0_Tail       ;
           	                                
39229      	input          Rx_0_Vld        ;
           	                                
39230      	input  [107:0] Rx_1_Data       ;
           	                                
39231      	input          Rx_1_Head       ;
           	                                
39232      	output         Rx_1_Rdy        ;
           	                                
39233      	input          Rx_1_Tail       ;
           	                                
39234      	input          Rx_1_Vld        ;
           	                                
39235      	input  [107:0] Rx_2_Data       ;
           	                                
39236      	input          Rx_2_Head       ;
           	                                
39237      	output         Rx_2_Rdy        ;
           	                                
39238      	input          Rx_2_Tail       ;
           	                                
39239      	input          Rx_2_Vld        ;
           	                                
39240      	input  [2:0]   RxLock          ;
           	                                
39241      	input          Sys_Clk         ;
           	                                
39242      	input          Sys_Clk_ClkS    ;
           	                                
39243      	input          Sys_Clk_En      ;
           	                                
39244      	input          Sys_Clk_EnS     ;
           	                                
39245      	input          Sys_Clk_RetRstN ;
           	                                
39246      	input          Sys_Clk_RstN    ;
           	                                
39247      	input          Sys_Clk_Tm      ;
           	                                
39248      	output         Sys_Pwr_Idle    ;
           	                                
39249      	output         Sys_Pwr_WakeUp  ;
           	                                
39250      	output [107:0] Tx_Data         ;
           	                                
39251      	output         Tx_Head         ;
           	                                
39252      	input          Tx_Rdy          ;
           	                                
39253      	output         Tx_Tail         ;
           	                                
39254      	output         Tx_Vld          ;
           	                                
39255      	input          Vld             ;
           	                                
39256      	wire         Free             ;
           	                               
39257      	reg  [2:0]   GntReg           ;
           	                               
39258      	wire [107:0] Int_0_Data       ;
           	                               
39259      	wire         Int_0_Head       ;
           	                               
39260      	wire         Int_0_Lock       ;
           	                               
39261      	wire         Int_0_Rdy        ;
           	                               
39262      	wire         Int_0_Tail       ;
           	                               
39263      	wire         Int_0_Vld        ;
           	                               
39264      	wire [107:0] Int_1_Data       ;
           	                               
39265      	wire         Int_1_Head       ;
           	                               
39266      	wire         Int_1_Lock       ;
           	                               
39267      	wire         Int_1_Rdy        ;
           	                               
39268      	wire         Int_1_Tail       ;
           	                               
39269      	wire         Int_1_Vld        ;
           	                               
39270      	wire [107:0] Int_2_Data       ;
           	                               
39271      	wire         Int_2_Head       ;
           	                               
39272      	wire         Int_2_Lock       ;
           	                               
39273      	wire         Int_2_Rdy        ;
           	                               
39274      	wire         Int_2_Tail       ;
           	                               
39275      	wire         Int_2_Vld        ;
           	                               
39276      	wire [2:0]   IntReq           ;
           	                               
39277      	wire         Keep             ;
           	                               
39278      	reg          Lock             ;
           	                               
39279      	wire         LockSel          ;
           	                               
39280      	wire         PwrPipe_0_Idle   ;
           	                               
39281      	wire         PwrPipe_0_WakeUp ;
           	                               
39282      	wire         PwrPipe_1_Idle   ;
           	                               
39283      	wire         PwrPipe_1_WakeUp ;
           	                               
39284      	wire         PwrPipe_2_Idle   ;
           	                               
39285      	wire         PwrPipe_2_WakeUp ;
           	                               
39286      	wire [2:0]   Sel              ;
           	                               
39287      	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39131      		|			~ { { 3 { ReqArbIn [2] } } , { 3 { ReqArbIn [1] } } , { 3 { ReqArbIn [0] } } } & { 3 { NewReq }  }
           		 			                                                                                                  
39132      			&	~ { 3 { UpdGnt }  };
           			 	                    
39133      	assign Sij = LowSij | u_aa56;
           	                             
39134      	assign Gnt = Req & ~ u_686c;
           	                            
39135      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
39136      		if ( ! Sys_Clk_RstN )
           		                     
39137      			PrvReq <= #1.0 ( 3'b0 );
           			                        
39138      		else if ( Ce )
           		              
39139      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           			                                       
39140      	rsnoc_z_T_C_S_C_L_R_T_N33 ut33( .I( Set ) , .O( Clr ) );
           	                                                        
39141      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
39142      		if ( ! Sys_Clk_RstN )
           		                     
39143      			LowSij <= #1.0 ( 9'b0 );
           			                        
39144      		else if ( Ce )
           		              
39145      			LowSij <= #1.0 ( 9'b011001000 & ~ Clr & ( Set | LowSij ) );
           			                                                           
39146      	rsnoc_z_T_C_S_C_L_R_T_N33 ut3320( .I( LowSij ^ 9'b011001000 ) , .O( u_aa56 ) );
           	                                                                               
39147      	rsnoc_z_T_C_S_C_L_R_Co_I9o3 uco( .I( Sij & { 3 { Req }  } ) , .O( u_686c ) );
           	                                                                             
39148      	assign Sys_Pwr_Idle = 1'b1;
           	                           
39149      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
39150      	assign Vld = ( | Req );
           	                       
39151      	assign IllReq = ( | ( ~ ReqArbIn & PrvReq ) );
           	                                              
39152      	// synopsys translate_off
           	                         
39153      	// synthesis translate_off
           	                          
39154      	always @( posedge Sys_Clk )
           	                           
39155      		if ( Sys_Clk == 1'b1 )
           		                      
39156      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllReq ) !== 1'b0 ) begin
           			                                                              
39157      				dontStop = 0;
           				             
39158      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
39159      				if (!dontStop) begin
           				                    
39160      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: ReqArbIn retractation." );
           					                                                                                                                          
39161      					$stop;
           					      
39162      				end
           				   
39163      			end
           			   
39164      	// synthesis translate_on
           	                         
39165      	// synopsys translate_on
           	                        
39166      	assign DeadLock = ( | Req ) & ~ ( | Gnt );
           	                                          
39167      	// synopsys translate_off
           	                         
39168      	// synthesis translate_off
           	                          
39169      	always @( posedge Sys_Clk )
           	                           
39170      		if ( Sys_Clk == 1'b1 )
           		                      
39171      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( DeadLock ) !== 1'b0 ) begin
           			                                                                
39172      				dontStop = 0;
           				             
39173      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
39174      				if (!dontStop) begin
           				                    
39175      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: DeadLock detected => Req without Grant." );
           					                                                                                                                                           
39176      					$stop;
           					      
39177      				end
           				   
39178      			end
           			   
39179      	// synthesis translate_on
           	                         
39180      	// synopsys translate_on
           	                        
39181      	endmodule
           	         
39182      
           
39183      `timescale 1ps/1ps
                             
39184      module rsnoc_z_H_R_U_A_M_b842c06c_D108e0p0 (
                                                       
39185      	Gnt
           	   
39186      ,	Rdy
            	   
39187      ,	Req
            	   
39188      ,	ReqArbIn
            	        
39189      ,	Rx_0_Data
            	         
39190      ,	Rx_0_Head
            	         
39191      ,	Rx_0_Rdy
            	        
39192      ,	Rx_0_Tail
            	         
39193      ,	Rx_0_Vld
            	        
39194      ,	Rx_1_Data
            	         
39195      ,	Rx_1_Head
            	         
39196      ,	Rx_1_Rdy
            	        
39197      ,	Rx_1_Tail
            	         
39198      ,	Rx_1_Vld
            	        
39199      ,	Rx_2_Data
            	         
39200      ,	Rx_2_Head
            	         
39201      ,	Rx_2_Rdy
            	        
39202      ,	Rx_2_Tail
            	         
39203      ,	Rx_2_Vld
            	        
39204      ,	RxLock
            	      
39205      ,	Sys_Clk
            	       
39206      ,	Sys_Clk_ClkS
            	            
39207      ,	Sys_Clk_En
            	          
39208      ,	Sys_Clk_EnS
            	           
39209      ,	Sys_Clk_RetRstN
            	               
39210      ,	Sys_Clk_RstN
            	            
39211      ,	Sys_Clk_Tm
            	          
39212      ,	Sys_Pwr_Idle
            	            
39213      ,	Sys_Pwr_WakeUp
            	              
39214      ,	Tx_Data
            	       
39215      ,	Tx_Head
            	       
39216      ,	Tx_Rdy
            	      
39217      ,	Tx_Tail
            	       
39218      ,	Tx_Vld
            	      
39219      ,	Vld
            	   
39220      );
             
39221      	input  [2:0]   Gnt             ;
           	                                
39222      	output         Rdy             ;
           	                                
39223      	output [2:0]   Req             ;
           	                                
39224      	output [2:0]   ReqArbIn        ;
           	                                
39225      	input  [107:0] Rx_0_Data       ;
           	                                
39226      	input          Rx_0_Head       ;
           	                                
39227      	output         Rx_0_Rdy        ;
           	                                
39228      	input          Rx_0_Tail       ;
           	                                
39229      	input          Rx_0_Vld        ;
           	                                
39230      	input  [107:0] Rx_1_Data       ;
           	                                
39231      	input          Rx_1_Head       ;
           	                                
39232      	output         Rx_1_Rdy        ;
           	                                
39233      	input          Rx_1_Tail       ;
           	                                
39234      	input          Rx_1_Vld        ;
           	                                
39235      	input  [107:0] Rx_2_Data       ;
           	                                
39236      	input          Rx_2_Head       ;
           	                                
39237      	output         Rx_2_Rdy        ;
           	                                
39238      	input          Rx_2_Tail       ;
           	                                
39239      	input          Rx_2_Vld        ;
           	                                
39240      	input  [2:0]   RxLock          ;
           	                                
39241      	input          Sys_Clk         ;
           	                                
39242      	input          Sys_Clk_ClkS    ;
           	                                
39243      	input          Sys_Clk_En      ;
           	                                
39244      	input          Sys_Clk_EnS     ;
           	                                
39245      	input          Sys_Clk_RetRstN ;
           	                                
39246      	input          Sys_Clk_RstN    ;
           	                                
39247      	input          Sys_Clk_Tm      ;
           	                                
39248      	output         Sys_Pwr_Idle    ;
           	                                
39249      	output         Sys_Pwr_WakeUp  ;
           	                                
39250      	output [107:0] Tx_Data         ;
           	                                
39251      	output         Tx_Head         ;
           	                                
39252      	input          Tx_Rdy          ;
           	                                
39253      	output         Tx_Tail         ;
           	                                
39254      	output         Tx_Vld          ;
           	                                
39255      	input          Vld             ;
           	                                
39256      	wire         Free             ;
           	                               
39257      	reg  [2:0]   GntReg           ;
           	                               
39258      	wire [107:0] Int_0_Data       ;
           	                               
39259      	wire         Int_0_Head       ;
           	                               
39260      	wire         Int_0_Lock       ;
           	                               
39261      	wire         Int_0_Rdy        ;
           	                               
39262      	wire         Int_0_Tail       ;
           	                               
39263      	wire         Int_0_Vld        ;
           	                               
39264      	wire [107:0] Int_1_Data       ;
           	                               
39265      	wire         Int_1_Head       ;
           	                               
39266      	wire         Int_1_Lock       ;
           	                               
39267      	wire         Int_1_Rdy        ;
           	                               
39268      	wire         Int_1_Tail       ;
           	                               
39269      	wire         Int_1_Vld        ;
           	                               
39270      	wire [107:0] Int_2_Data       ;
           	                               
39271      	wire         Int_2_Head       ;
           	                               
39272      	wire         Int_2_Lock       ;
           	                               
39273      	wire         Int_2_Rdy        ;
           	                               
39274      	wire         Int_2_Tail       ;
           	                               
39275      	wire         Int_2_Vld        ;
           	                               
39276      	wire [2:0]   IntReq           ;
           	                               
39277      	wire         Keep             ;
           	                               
39278      	reg          Lock             ;
           	                               
39279      	wire         LockSel          ;
           	                               
39280      	wire         PwrPipe_0_Idle   ;
           	                               
39281      	wire         PwrPipe_0_WakeUp ;
           	                               
39282      	wire         PwrPipe_1_Idle   ;
           	                               
39283      	wire         PwrPipe_1_WakeUp ;
           	                               
39284      	wire         PwrPipe_2_Idle   ;
           	                               
39285      	wire         PwrPipe_2_WakeUp ;
           	                               
39286      	wire [2:0]   Sel              ;
           	                               
39287      	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39132      			&	~ { 3 { UpdGnt }  };
           			 	                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (IdInfo_0_Id) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39133      	assign Sij = LowSij | u_aa56;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (IdInfo_1_Id) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39134      	assign Gnt = Req & ~ u_686c;
           	                            
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (IdInfo_1_Id) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39135      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
39136      		if ( ! Sys_Clk_RstN )
           		                     
39137      			PrvReq <= #1.0 ( 3'b0 );
           			                        
39138      		else if ( Ce )
           		              
39139      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           			                                       
39140      	rsnoc_z_T_C_S_C_L_R_T_N33 ut33( .I( Set ) , .O( Clr ) );
           	                                                        
39141      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
39142      		if ( ! Sys_Clk_RstN )
           		                     
39143      			LowSij <= #1.0 ( 9'b0 );
           			                        
39144      		else if ( Ce )
           		              
39145      			LowSij <= #1.0 ( 9'b011001000 & ~ Clr & ( Set | LowSij ) );
           			                                                           
39146      	rsnoc_z_T_C_S_C_L_R_T_N33 ut3320( .I( LowSij ^ 9'b011001000 ) , .O( u_aa56 ) );
           	                                                                               
39147      	rsnoc_z_T_C_S_C_L_R_Co_I9o3 uco( .I( Sij & { 3 { Req }  } ) , .O( u_686c ) );
           	                                                                             
39148      	assign Sys_Pwr_Idle = 1'b1;
           	                           
39149      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
39150      	assign Vld = ( | Req );
           	                       
39151      	assign IllReq = ( | ( ~ ReqArbIn & PrvReq ) );
           	                                              
39152      	// synopsys translate_off
           	                         
39153      	// synthesis translate_off
           	                          
39154      	always @( posedge Sys_Clk )
           	                           
39155      		if ( Sys_Clk == 1'b1 )
           		                      
39156      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllReq ) !== 1'b0 ) begin
           			                                                              
39157      				dontStop = 0;
           				             
39158      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
39159      				if (!dontStop) begin
           				                    
39160      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: ReqArbIn retractation." );
           					                                                                                                                          
39161      					$stop;
           					      
39162      				end
           				   
39163      			end
           			   
39164      	// synthesis translate_on
           	                         
39165      	// synopsys translate_on
           	                        
39166      	assign DeadLock = ( | Req ) & ~ ( | Gnt );
           	                                          
39167      	// synopsys translate_off
           	                         
39168      	// synthesis translate_off
           	                          
39169      	always @( posedge Sys_Clk )
           	                           
39170      		if ( Sys_Clk == 1'b1 )
           		                      
39171      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( DeadLock ) !== 1'b0 ) begin
           			                                                                
39172      				dontStop = 0;
           				             
39173      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
39174      				if (!dontStop) begin
           				                    
39175      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "FIFO selector: DeadLock detected => Req without Grant." );
           					                                                                                                                                           
39176      					$stop;
           					      
39177      				end
           				   
39178      			end
           			   
39179      	// synthesis translate_on
           	                         
39180      	// synopsys translate_on
           	                        
39181      	endmodule
           	         
39182      
           
39183      `timescale 1ps/1ps
                             
39184      module rsnoc_z_H_R_U_A_M_b842c06c_D108e0p0 (
                                                       
39185      	Gnt
           	   
39186      ,	Rdy
            	   
39187      ,	Req
            	   
39188      ,	ReqArbIn
            	        
39189      ,	Rx_0_Data
            	         
39190      ,	Rx_0_Head
            	         
39191      ,	Rx_0_Rdy
            	        
39192      ,	Rx_0_Tail
            	         
39193      ,	Rx_0_Vld
            	        
39194      ,	Rx_1_Data
            	         
39195      ,	Rx_1_Head
            	         
39196      ,	Rx_1_Rdy
            	        
39197      ,	Rx_1_Tail
            	         
39198      ,	Rx_1_Vld
            	        
39199      ,	Rx_2_Data
            	         
39200      ,	Rx_2_Head
            	         
39201      ,	Rx_2_Rdy
            	        
39202      ,	Rx_2_Tail
            	         
39203      ,	Rx_2_Vld
            	        
39204      ,	RxLock
            	      
39205      ,	Sys_Clk
            	       
39206      ,	Sys_Clk_ClkS
            	            
39207      ,	Sys_Clk_En
            	          
39208      ,	Sys_Clk_EnS
            	           
39209      ,	Sys_Clk_RetRstN
            	               
39210      ,	Sys_Clk_RstN
            	            
39211      ,	Sys_Clk_Tm
            	          
39212      ,	Sys_Pwr_Idle
            	            
39213      ,	Sys_Pwr_WakeUp
            	              
39214      ,	Tx_Data
            	       
39215      ,	Tx_Head
            	       
39216      ,	Tx_Rdy
            	      
39217      ,	Tx_Tail
            	       
39218      ,	Tx_Vld
            	      
39219      ,	Vld
            	   
39220      );
             
39221      	input  [2:0]   Gnt             ;
           	                                
39222      	output         Rdy             ;
           	                                
39223      	output [2:0]   Req             ;
           	                                
39224      	output [2:0]   ReqArbIn        ;
           	                                
39225      	input  [107:0] Rx_0_Data       ;
           	                                
39226      	input          Rx_0_Head       ;
           	                                
39227      	output         Rx_0_Rdy        ;
           	                                
39228      	input          Rx_0_Tail       ;
           	                                
39229      	input          Rx_0_Vld        ;
           	                                
39230      	input  [107:0] Rx_1_Data       ;
           	                                
39231      	input          Rx_1_Head       ;
           	                                
39232      	output         Rx_1_Rdy        ;
           	                                
39233      	input          Rx_1_Tail       ;
           	                                
39234      	input          Rx_1_Vld        ;
           	                                
39235      	input  [107:0] Rx_2_Data       ;
           	                                
39236      	input          Rx_2_Head       ;
           	                                
39237      	output         Rx_2_Rdy        ;
           	                                
39238      	input          Rx_2_Tail       ;
           	                                
39239      	input          Rx_2_Vld        ;
           	                                
39240      	input  [2:0]   RxLock          ;
           	                                
39241      	input          Sys_Clk         ;
           	                                
39242      	input          Sys_Clk_ClkS    ;
           	                                
39243      	input          Sys_Clk_En      ;
           	                                
39244      	input          Sys_Clk_EnS     ;
           	                                
39245      	input          Sys_Clk_RetRstN ;
           	                                
39246      	input          Sys_Clk_RstN    ;
           	                                
39247      	input          Sys_Clk_Tm      ;
           	                                
39248      	output         Sys_Pwr_Idle    ;
           	                                
39249      	output         Sys_Pwr_WakeUp  ;
           	                                
39250      	output [107:0] Tx_Data         ;
           	                                
39251      	output         Tx_Head         ;
           	                                
39252      	input          Tx_Rdy          ;
           	                                
39253      	output         Tx_Tail         ;
           	                                
39254      	output         Tx_Vld          ;
           	                                
39255      	input          Vld             ;
           	                                
39256      	wire         Free             ;
           	                               
39257      	reg  [2:0]   GntReg           ;
           	                               
39258      	wire [107:0] Int_0_Data       ;
           	                               
39259      	wire         Int_0_Head       ;
           	                               
39260      	wire         Int_0_Lock       ;
           	                               
39261      	wire         Int_0_Rdy        ;
           	                               
39262      	wire         Int_0_Tail       ;
           	                               
39263      	wire         Int_0_Vld        ;
           	                               
39264      	wire [107:0] Int_1_Data       ;
           	                               
39265      	wire         Int_1_Head       ;
           	                               
39266      	wire         Int_1_Lock       ;
           	                               
39267      	wire         Int_1_Rdy        ;
           	                               
39268      	wire         Int_1_Tail       ;
           	                               
39269      	wire         Int_1_Vld        ;
           	                               
39270      	wire [107:0] Int_2_Data       ;
           	                               
39271      	wire         Int_2_Head       ;
           	                               
39272      	wire         Int_2_Lock       ;
           	                               
39273      	wire         Int_2_Rdy        ;
           	                               
39274      	wire         Int_2_Tail       ;
           	                               
39275      	wire         Int_2_Vld        ;
           	                               
39276      	wire [2:0]   IntReq           ;
           	                               
39277      	wire         Keep             ;
           	                               
39278      	reg          Lock             ;
           	                               
39279      	wire         LockSel          ;
           	                               
39280      	wire         PwrPipe_0_Idle   ;
           	                               
39281      	wire         PwrPipe_0_WakeUp ;
           	                               
39282      	wire         PwrPipe_1_Idle   ;
           	                               
39283      	wire         PwrPipe_1_WakeUp ;
           	                               
39284      	wire         PwrPipe_2_Idle   ;
           	                               
39285      	wire         PwrPipe_2_WakeUp ;
           	                               
39286      	wire [2:0]   Sel              ;
           	                               
39287      	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39141      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-1-</font>                                                   
39142      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
39143      			LowSij <= #1.0 ( 9'b0 );
           <font color = "red">			==></font>
39144      		else if ( Ce )
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_301633">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_Tt_Sp_724965db">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
