// Seed: 701686656
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    input  wor   id_2
);
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd94,
    parameter id_3  = 32'd81,
    parameter id_6  = 32'd81
) (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input tri1 _id_3,
    output supply1 id_4
    , _id_6
);
  wire [-1  - "" : 1  |  id_3] id_7;
  logic [7:0] id_8, id_9, id_10, id_11, id_12, _id_13, id_14;
  assign id_14[id_13] = id_8;
  wire [1 'h0 : id_6] id_15;
  wire id_16;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
