Model {
  Name			  "slprimes"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.80"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  Tag			  "MergeExample"
  SavedCharacterEncoding  "US-ASCII"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  StopFcn		  "try, fprintf('Simulation: sprime3\\nPrime numbers from 2:%d : \\n',n);disp(p); end"
  Created		  "Sun Jan 17 15:39:03 1999"
  Creator		  "The MathWorks Inc."
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Jul  7 21:28:05 2010"
  RTWModifiedTimeStamp	  199684093
  ModelVersionFormat	  "1.%<AutoIncrement:80>"
  ConfigurationManager	  "none"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  on
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  on
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "oneshot"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  off
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock off
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0"
	  StopTime		  "inf"
	  AbsTol		  "auto"
	  FixedStep		  "1"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Structure"
	  SaveOutput		  off
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  off
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsOut"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    2
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  off
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg on
	  CheckExecutionContextRuntimeOutputMsg	on
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "warning"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "None"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  on
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		8
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement on
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		8
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 200, 197, 1080, 827 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      PropagateVarSize	      "Only when enabling"
      ShowOutputPort	      off
      ZeroCross		      on
    }
    Block {
      BlockType		      FromWorkspace
      VariableName	      "simulink_input"
      SampleTime	      "-1"
      Interpolate	      on
      ZeroCross		      off
      OutputAfterFinalValue   "Extrapolation"
    }
    Block {
      BlockType		      Ground
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      MultiPortSwitch
      DataPortOrder	      "One-based contiguous"
      Inputs		      "3"
      DataPortIndices	      "{1,2,3}"
      DataPortForDefault      "Last data port"
      DiagnosticForDefault    "Error"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Stop
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SampleTime	      "0"
      FixptAsFi		      off
    }
    Block {
      BlockType		      TriggerPort
      TriggerType	      "rising"
      StatesWhenEnabling      "inherit"
      PropagateVarSize	      "During execution"
      ShowOutputPort	      off
      OutputDataType	      "auto"
      SampleTimeType	      "triggered"
      SampleTime	      "1"
      ZeroCross		      on
      PortDimensions	      "-1"
      TriggerSignalSampleTime "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      Interpolate	      on
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      InputProcessing	      "Inherited"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
  }
  System {
    Name		    "slprimes"
    Location		    [57, 192, 1070, 577]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    47
    Block {
      BlockType		      RelationalOperator
      Name		      " <="
      SID		      1
      Ports		      [2, 1]
      Position		      [325, 62, 355, 93]
      ShowName		      off
      Port {
	PortNumber		1
	Name			"Compute"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Constant
      Name		      "2:n"
      SID		      2
      Position		      [70, 189, 155, 211]
      Value		      "uint32([2: n])"
    }
    Block {
      BlockType		      FromWorkspace
      Name		      "2:sqrt(n)+2"
      SID		      3
      Position		      [70, 280, 155, 300]
      VariableName	      "struct('time',[],'signals',struct('values',uint32([2:sqrt(n)+2])'))"
      SampleTime	      "1"
      Interpolate	      off
      OutputAfterFinalValue   "Holding final value"
    }
    Block {
      BlockType		      Reference
      Name		      "Light1"
      SID		      4
      Ports		      [1, 1]
      Position		      [610, 145, 630, 165]
      BlockRotation	      270
      BlockMirror	      on
      BackgroundColor	      "black"
      ShowName		      off
      LibraryVersion	      "1.10"
      SourceBlock	      "lights/Light"
      SourceType	      "Light"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      state		      "Stop"
    }
    Block {
      BlockType		      Reference
      Name		      "Light2"
      SID		      5
      Ports		      [1, 1]
      Position		      [395, 145, 415, 165]
      BlockRotation	      270
      BlockMirror	      on
      BackgroundColor	      "black"
      ShowName		      off
      LibraryVersion	      "1.10"
      SourceBlock	      "lights/Light"
      SourceType	      "Light"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      state		      "Stop"
    }
    Block {
      BlockType		      Reference
      Name		      "Light3"
      SID		      6
      Ports		      [1, 1]
      Position		      [795, 245, 815, 265]
      BlockRotation	      270
      BlockMirror	      on
      BackgroundColor	      "black"
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.10"
      SourceBlock	      "lights/Light"
      SourceType	      "Light"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      state		      "Stop"
    }
    Block {
      BlockType		      SubSystem
      Name		      "N"
      SID		      7
      Ports		      []
      Position		      [711, 152, 901, 188]
      DropShadow	      on
      InitFcn		      "assignin('base','n',evalin('base',get_param(gcbh,'N')));"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Primes Input"
      MaskPromptString	      "Primes up to:"
      MaskStyleString	      "edit"
      MaskVariables	      "N=@1;"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskDisplay	      "disp(N)"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "25"
      System {
	Name			"N"
	Location		[148, 182, 646, 482]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Prime Flags Compute"
      SID		      8
      Ports		      [2, 1, 1]
      Position		      [370, 230, 445, 310]
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Prime Flags Compute"
	Location		[130, 704, 864, 997]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "NumberList"
	  SID			  9
	  Position		  [30, 98, 60, 112]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Index"
	  SID			  10
	  Position		  [80, 220, 110, 235]
	  BlockRotation		  270
	  NamePlacement		  "alternate"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  SID			  11
	  Ports			  []
	  Position		  [25, 20, 45, 40]
	  ShowName		  off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type \nConversion3"
	  SID			  12
	  Position		  [120, 164, 175, 176]
	  ShowName		  off
	  OutDataTypeStr	  "double"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type \nConversion4"
	  SID			  13
	  Position		  [120, 179, 175, 191]
	  ShowName		  off
	  OutDataTypeStr	  "double"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type \nConversion5"
	  SID			  14
	  Position		  [260, 174, 315, 186]
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  SID			  15
	  Position		  [535, 119, 565, 151]
	  ShowName		  off
	}
	Block {
	  BlockType		  Logic
	  Name			  "and"
	  SID			  16
	  Ports			  [2, 1]
	  Position		  [415, 106, 445, 139]
	  ShowName		  off
	}
	Block {
	  BlockType		  Math
	  Name			  "n mod t"
	  SID			  17
	  Ports			  [2, 1]
	  Position		  [205, 162, 235, 193]
	  ShowName		  off
	  Operator		  "mod"
	}
	Block {
	  BlockType		  Logic
	  Name			  "not"
	  SID			  18
	  Ports			  [1, 1]
	  Position		  [335, 165, 365, 195]
	  ShowName		  off
	  Operator		  "NOT"
	  Inputs		  "1"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "not equal"
	  SID			  19
	  Ports			  [2, 1]
	  Position		  [235, 97, 265, 128]
	  ShowName		  off
	  Operator		  "~="
	}
	Block {
	  BlockType		  Logic
	  Name			  "or"
	  SID			  20
	  Ports			  [2, 1]
	  Position		  [480, 116, 510, 149]
	  ShowName		  off
	  Operator		  "OR"
	}
	Block {
	  BlockType		  Outport
	  Name			  "PrimeFlags"
	  SID			  21
	  Position		  [625, 183, 655, 197]
	  IconDisplay		  "Port number"
	  InitialOutput		  "0"
	}
	Line {
	  SrcBlock		  "NumberList"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "not equal"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "Data Type \nConversion3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Data Type \nConversion3"
	  SrcPort		  1
	  DstBlock		  "n mod t"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type \nConversion4"
	  SrcPort		  1
	  DstBlock		  "n mod t"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "not equal"
	  SrcPort		  1
	  DstBlock		  "and"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  Points		  [20, 0; 0, 55]
	  Branch {
	    DstBlock		    "PrimeFlags"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [1, 0]
	    Points		    [-135, 0; 0, -50]
	    DstBlock		    "or"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "and"
	  SrcPort		  1
	  DstBlock		  "or"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "not"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "and"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "or"
	  SrcPort		  1
	  DstBlock		  "Unit Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "n mod t"
	  SrcPort		  1
	  DstBlock		  "Data Type \nConversion5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type \nConversion5"
	  SrcPort		  1
	  DstBlock		  "not"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Index"
	  SrcPort		  1
	  Points		  [0, -30]
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "not equal"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Data Type \nConversion4"
	    DstPort		    1
	  }
	}
	Annotation {
	  Name			  "This subsystem computes an array of flags for those integers\nthat are prime numbers.  It does this by in"
	  "dexing through the\nlist, and setting those elements that have a non-zero remainder\nwhen divided by the current in"
	  "teger being indexed."
	  Position		  [306, 46]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Prune List"
      SID		      22
      Ports		      [1, 1, 1]
      Position		      [755, 290, 860, 350]
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Prune List"
	Location		[288, 325, 807, 654]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "PrimeCandidates"
	  SID			  23
	  Position		  [65, 278, 95, 292]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  SID			  24
	  Ports			  []
	  Position		  [40, 95, 60, 115]
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  " "
	  SID			  25
	  Ports			  [2, 1]
	  Position		  [310, 237, 340, 268]
	  Operator		  "~="
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  " 1"
	  SID			  26
	  Ports			  [2, 1]
	  Position		  [370, 107, 400, 138]
	  ShowName		  off
	  Operator		  "=="
	}
	Block {
	  BlockType		  FromWorkspace
	  Name			  "1:n-1"
	  SID			  27
	  Position		  [15, 218, 140, 242]
	  VariableName		  "struct('time',[],'signals',struct('values',uint32([1:n-1])'))"
	  SampleTime		  "1"
	  Interpolate		  off
	  OutputAfterFinalValue	  "Holding final value"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  28
	  Position		  [215, 135, 280, 155]
	  ShowName		  off
	  Value			  "uint32(n-1)"
	}
	Block {
	  BlockType		  Ground
	  Name			  "Ground"
	  SID			  29
	  Position		  [275, 285, 295, 305]
	  BlockRotation		  270
	  ShowName		  off
	}
	Block {
	  BlockType		  MultiPortSwitch
	  Name			  "Prime\nSelector"
	  SID			  30
	  Ports			  [2, 1]
	  Position		  [220, 219, 250, 266]
	  Inputs		  "1"
	  zeroidx		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Prime Log"
	  SID			  31
	  Ports			  [1, 0, 1]
	  Position		  [365, 192, 415, 238]
	  NamePlacement		  "alternate"
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Prime Log"
	    Location		    [293, 179, 574, 312]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Prime"
	      SID		      32
	      Position		      [35, 83, 65, 97]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      SID		      33
	      Ports		      []
	      Position		      [40, 20, 60, 40]
	    }
	    Block {
	      BlockType		      ToWorkspace
	      Name		      "To Workspace"
	      SID		      34
	      Ports		      [1]
	      Position		      [150, 79, 210, 101]
	      VariableName	      "p"
	      MaxDataPoints	      "inf"
	      SampleTime	      "-1"
	      SaveFormat	      "Array"
	    }
	    Line {
	      SrcBlock		      "Prime"
	      SrcPort		      1
	      DstBlock		      "To Workspace"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Done"
	  SID			  35
	  Position		  [455, 118, 485, 132]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [35, 0; 0, -15]
	  DstBlock		  " 1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  " 1"
	  SrcPort		  1
	  DstBlock		  "Done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PrimeCandidates"
	  SrcPort		  1
	  Points		  [90, 0; 0, -30]
	  DstBlock		  "Prime\nSelector"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Ground"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  " "
	  DstPort		  2
	}
	Line {
	  SrcBlock		  " "
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Prime Log"
	  DstPort		  enable
	}
	Line {
	  SrcBlock		  "Prime\nSelector"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    " "
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Prime Log"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "1:n-1"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    DstBlock		    "Prime\nSelector"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -115]
	    DstBlock		    " 1"
	    DstPort		    1
	  }
	}
	Annotation {
	  Name			  "This subsystem picks the prime numbers out of the candidate list\n2:N, and adds each prime number to the "
	  "simulation log."
	  Position		  [66, 46]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Select Primes"
      SID		      36
      Ports		      [2, 2, 0, 1]
      Position		      [550, 204, 695, 291]
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Select Primes"
	Location		[376, 370, 763, 660]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "NumberList"
	  SID			  37
	  Position		  [65, 253, 95, 267]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "PrimeFlags"
	  SID			  38
	  Position		  [65, 208, 95, 222]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  TriggerPort
	  Name			  "Trigger"
	  SID			  39
	  Ports			  [0, 1]
	  Position		  [65, 105, 85, 125]
	  ShowOutputPort	  on
	  OutputDataType	  "int8"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type \nConversion3"
	  SID			  40
	  Position		  [155, 104, 210, 126]
	  ShowName		  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Ground
	  Name			  "Ground"
	  SID			  41
	  Position		  [120, 160, 140, 180]
	  BlockRotation		  270
	  BlockMirror		  on
	  ShowName		  off
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  42
	  Position		  [180, 191, 205, 239]
	  ShowName		  off
	  Threshold		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "PrimesFoundFlag"
	  SID			  43
	  Position		  [265, 108, 295, 122]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "PrimeCandidates"
	  SID			  44
	  Position		  [270, 208, 300, 222]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "PrimeFlags"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "NumberList"
	  SrcPort		  1
	  Points		  [25, 0; 0, -30]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  DstBlock		  "PrimeCandidates"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Ground"
	  SrcPort		  1
	  Points		  [0, 15]
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Trigger"
	  SrcPort		  1
	  DstBlock		  "Data Type \nConversion3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Type \nConversion3"
	  SrcPort		  1
	  DstBlock		  "PrimesFoundFlag"
	  DstPort		  1
	}
	Annotation {
	  Name			  "This subsystem creates a sequence of integers that are prime\nnumbers.  If the integer is a prime, the ou"
	  "tput PrimesFoundFlag\nis true and the PrimeCandidates output contains the number."
	  Position		  [21, 46]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      Stop
      Name		      "Stop"
      SID		      45
      Position		      [920, 302, 955, 338]
      ShowName		      off
    }
    Block {
      BlockType		      Logic
      Name		      "not"
      SID		      46
      Ports		      [1, 1]
      Position		      [480, 63, 510, 97]
      ShowName		      off
      Operator		      "NOT"
      Inputs		      "1"
      Port {
	PortNumber		1
	Name			"PickPrimes"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Constant
      Name		      "t(last)"
      SID		      47
      Position		      [70, 58, 155, 82]
      Value		      "uint32(sqrt(n)+1)"
    }
    Line {
      Name		      "Compute"
      SrcBlock		      " <="
      SrcPort		      1
      Points		      [45, 0]
      Branch {
	DstBlock		"not"
	DstPort			1
      }
      Branch {
	Labels			[1, 0]
	DstBlock		"Light2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Prime Flags Compute"
      SrcPort		      1
      DstBlock		      "Select Primes"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Select Primes"
      SrcPort		      2
      Points		      [20, 0; 0, 50]
      DstBlock		      "Prune List"
      DstPort		      1
    }
    Line {
      Labels		      [1, 1]
      SrcBlock		      "Light1"
      SrcPort		      1
      DstBlock		      "Select Primes"
      DstPort		      trigger
    }
    Line {
      Labels		      [1, 0]
      SrcBlock		      "Light2"
      SrcPort		      1
      DstBlock		      "Prime Flags Compute"
      DstPort		      enable
    }
    Line {
      SrcBlock		      "Light3"
      SrcPort		      1
      DstBlock		      "Prune List"
      DstPort		      enable
    }
    Line {
      Name		      "PickPrimes"
      Labels		      [2, 1]
      SrcBlock		      "not"
      SrcPort		      1
      Points		      [105, 0]
      DstBlock		      "Light1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Prune List"
      SrcPort		      1
      DstBlock		      "Stop"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Select Primes"
      SrcPort		      1
      Points		      [105, 0]
      DstBlock		      "Light3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "2:n"
      SrcPort		      1
      Points		      [145, 0]
      Branch {
	Points			[195, 0; 0, 25]
	DstBlock		"Select Primes"
	DstPort			1
      }
      Branch {
	Points			[0, 50]
	DstBlock		"Prime Flags Compute"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "2:sqrt(n)+2"
      SrcPort		      1
      Points		      [85, 0]
      Branch {
	DstBlock		"Prime Flags Compute"
	DstPort			2
      }
      Branch {
	Points			[0, -205]
	DstBlock		" <="
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "t(last)"
      SrcPort		      1
      DstBlock		      " <="
      DstPort		      1
    }
    Annotation {
      Name		      "This model will generate a list of prime numbers that\nare less than or equal to N.  Enter N in the"
      " parameter\ndialog for the block below.  Choose 'Start' from the\nSimulate menu.  The list of primes will be dis"
      "played\nat the MATLAB console."
      Position		      [656, 96]
      HorizontalAlignment     "left"
      DropShadow	      on
      FontName		      "Arial"
      FontSize		      12
    }
    Annotation {
      Name		      "Prime Number Generator"
      Position		      [423, 28]
      FontName		      "times"
      FontSize		      20
      FontWeight	      "bold"
      FontAngle		      "italic"
    }
    Annotation {
      Name		      "Copyright 2004-2008 The MathWorks, Inc."
      Position		      [506, 365]
    }
  }
}
