
Motor_Driver_V1.0.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c50  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08002d60  08002d60  00012d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002db4  08002db4  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08002db4  08002db4  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002db4  08002db4  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002db4  08002db4  00012db4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002db8  08002db8  00012db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08002dbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000100c  20000010  08002dcc  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000101c  08002dcc  0002101c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bd53  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002226  00000000  00000000  0002bdcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000dc0  00000000  00000000  0002dff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a92  00000000  00000000  0002edb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018042  00000000  00000000  0002f84a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e80b  00000000  00000000  0004788c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f940  00000000  00000000  00056097  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003868  00000000  00000000  000e59d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000e9240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08002d48 	.word	0x08002d48

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08002d48 	.word	0x08002d48

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	; (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	; (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	; 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	2000002c 	.word	0x2000002c
 800017c:	20000080 	.word	0x20000080

08000180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000180:	b5b0      	push	{r4, r5, r7, lr}
 8000182:	b088      	sub	sp, #32
 8000184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000186:	f000 fa8d 	bl	80006a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800018a:	f000 f8c3 	bl	8000314 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800018e:	f000 f953 	bl	8000438 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000192:	f000 f905 	bl	80003a0 <MX_TIM2_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000196:	4b5a      	ldr	r3, [pc, #360]	; (8000300 <main+0x180>)
 8000198:	1d3c      	adds	r4, r7, #4
 800019a:	461d      	mov	r5, r3
 800019c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800019e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001a0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80001a8:	1d3b      	adds	r3, r7, #4
 80001aa:	2100      	movs	r1, #0
 80001ac:	4618      	mov	r0, r3
 80001ae:	f001 fbc3 	bl	8001938 <osThreadCreate>
 80001b2:	4603      	mov	r3, r0
 80001b4:	4a53      	ldr	r2, [pc, #332]	; (8000304 <main+0x184>)
 80001b6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80001b8:	f001 fbb7 	bl	800192a <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 80001bc:	2201      	movs	r2, #1
 80001be:	2101      	movs	r1, #1
 80001c0:	4851      	ldr	r0, [pc, #324]	; (8000308 <main+0x188>)
 80001c2:	f000 fd39 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
 80001c6:	2201      	movs	r2, #1
 80001c8:	2102      	movs	r1, #2
 80001ca:	484f      	ldr	r0, [pc, #316]	; (8000308 <main+0x188>)
 80001cc:	f000 fd34 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 1);
 80001d0:	2201      	movs	r2, #1
 80001d2:	2104      	movs	r1, #4
 80001d4:	484c      	ldr	r0, [pc, #304]	; (8000308 <main+0x188>)
 80001d6:	f000 fd2f 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 1);
 80001da:	2201      	movs	r2, #1
 80001dc:	2108      	movs	r1, #8
 80001de:	484a      	ldr	r0, [pc, #296]	; (8000308 <main+0x188>)
 80001e0:	f000 fd2a 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80001e4:	2201      	movs	r2, #1
 80001e6:	2110      	movs	r1, #16
 80001e8:	4847      	ldr	r0, [pc, #284]	; (8000308 <main+0x188>)
 80001ea:	f000 fd25 	bl	8000c38 <HAL_GPIO_WritePin>
//	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
 80001ee:	2201      	movs	r2, #1
 80001f0:	2140      	movs	r1, #64	; 0x40
 80001f2:	4845      	ldr	r0, [pc, #276]	; (8000308 <main+0x188>)
 80001f4:	f000 fd20 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
 80001f8:	2201      	movs	r2, #1
 80001fa:	2180      	movs	r1, #128	; 0x80
 80001fc:	4842      	ldr	r0, [pc, #264]	; (8000308 <main+0x188>)
 80001fe:	f000 fd1b 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
 8000202:	2201      	movs	r2, #1
 8000204:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000208:	483f      	ldr	r0, [pc, #252]	; (8000308 <main+0x188>)
 800020a:	f000 fd15 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);
 800020e:	2201      	movs	r2, #1
 8000210:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000214:	483c      	ldr	r0, [pc, #240]	; (8000308 <main+0x188>)
 8000216:	f000 fd0f 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 1);
 800021a:	2201      	movs	r2, #1
 800021c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000220:	4839      	ldr	r0, [pc, #228]	; (8000308 <main+0x188>)
 8000222:	f000 fd09 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8000226:	2201      	movs	r2, #1
 8000228:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800022c:	4836      	ldr	r0, [pc, #216]	; (8000308 <main+0x188>)
 800022e:	f000 fd03 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
 8000232:	2201      	movs	r2, #1
 8000234:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000238:	4833      	ldr	r0, [pc, #204]	; (8000308 <main+0x188>)
 800023a:	f000 fcfd 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 800023e:	2201      	movs	r2, #1
 8000240:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000244:	4830      	ldr	r0, [pc, #192]	; (8000308 <main+0x188>)
 8000246:	f000 fcf7 	bl	8000c38 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 800024a:	2201      	movs	r2, #1
 800024c:	2101      	movs	r1, #1
 800024e:	482f      	ldr	r0, [pc, #188]	; (800030c <main+0x18c>)
 8000250:	f000 fcf2 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 8000254:	2201      	movs	r2, #1
 8000256:	2102      	movs	r1, #2
 8000258:	482c      	ldr	r0, [pc, #176]	; (800030c <main+0x18c>)
 800025a:	f000 fced 	bl	8000c38 <HAL_GPIO_WritePin>
//	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
 800025e:	2201      	movs	r2, #1
 8000260:	2108      	movs	r1, #8
 8000262:	482a      	ldr	r0, [pc, #168]	; (800030c <main+0x18c>)
 8000264:	f000 fce8 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
 8000268:	2201      	movs	r2, #1
 800026a:	2110      	movs	r1, #16
 800026c:	4827      	ldr	r0, [pc, #156]	; (800030c <main+0x18c>)
 800026e:	f000 fce3 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 8000272:	2201      	movs	r2, #1
 8000274:	2120      	movs	r1, #32
 8000276:	4825      	ldr	r0, [pc, #148]	; (800030c <main+0x18c>)
 8000278:	f000 fcde 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1);
 800027c:	2201      	movs	r2, #1
 800027e:	2140      	movs	r1, #64	; 0x40
 8000280:	4822      	ldr	r0, [pc, #136]	; (800030c <main+0x18c>)
 8000282:	f000 fcd9 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8000286:	2201      	movs	r2, #1
 8000288:	2180      	movs	r1, #128	; 0x80
 800028a:	4820      	ldr	r0, [pc, #128]	; (800030c <main+0x18c>)
 800028c:	f000 fcd4 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 1);
 8000290:	2201      	movs	r2, #1
 8000292:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000296:	481d      	ldr	r0, [pc, #116]	; (800030c <main+0x18c>)
 8000298:	f000 fcce 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 800029c:	2201      	movs	r2, #1
 800029e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002a2:	481a      	ldr	r0, [pc, #104]	; (800030c <main+0x18c>)
 80002a4:	f000 fcc8 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 1);
 80002a8:	2201      	movs	r2, #1
 80002aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002ae:	4817      	ldr	r0, [pc, #92]	; (800030c <main+0x18c>)
 80002b0:	f000 fcc2 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, 1);
 80002b4:	2201      	movs	r2, #1
 80002b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002ba:	4814      	ldr	r0, [pc, #80]	; (800030c <main+0x18c>)
 80002bc:	f000 fcbc 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 1);
 80002c0:	2201      	movs	r2, #1
 80002c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002c6:	4811      	ldr	r0, [pc, #68]	; (800030c <main+0x18c>)
 80002c8:	f000 fcb6 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);
 80002cc:	2201      	movs	r2, #1
 80002ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002d2:	480e      	ldr	r0, [pc, #56]	; (800030c <main+0x18c>)
 80002d4:	f000 fcb0 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 80002d8:	2201      	movs	r2, #1
 80002da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002de:	480b      	ldr	r0, [pc, #44]	; (800030c <main+0x18c>)
 80002e0:	f000 fcaa 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);
 80002e4:	2201      	movs	r2, #1
 80002e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80002ea:	4808      	ldr	r0, [pc, #32]	; (800030c <main+0x18c>)
 80002ec:	f000 fca4 	bl	8000c38 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 80002f0:	2200      	movs	r2, #0
 80002f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002f6:	4806      	ldr	r0, [pc, #24]	; (8000310 <main+0x190>)
 80002f8:	f000 fc9e 	bl	8000c38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 80002fc:	e75e      	b.n	80001bc <main+0x3c>
 80002fe:	bf00      	nop
 8000300:	08002d6c 	.word	0x08002d6c
 8000304:	200002c8 	.word	0x200002c8
 8000308:	40010800 	.word	0x40010800
 800030c:	40010c00 	.word	0x40010c00
 8000310:	40011000 	.word	0x40011000

08000314 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b090      	sub	sp, #64	; 0x40
 8000318:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031a:	f107 0318 	add.w	r3, r7, #24
 800031e:	2228      	movs	r2, #40	; 0x28
 8000320:	2100      	movs	r1, #0
 8000322:	4618      	mov	r0, r3
 8000324:	f002 fce4 	bl	8002cf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000328:	1d3b      	adds	r3, r7, #4
 800032a:	2200      	movs	r2, #0
 800032c:	601a      	str	r2, [r3, #0]
 800032e:	605a      	str	r2, [r3, #4]
 8000330:	609a      	str	r2, [r3, #8]
 8000332:	60da      	str	r2, [r3, #12]
 8000334:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000336:	2301      	movs	r3, #1
 8000338:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800033a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800033e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000340:	2300      	movs	r3, #0
 8000342:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000344:	2301      	movs	r3, #1
 8000346:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000348:	2302      	movs	r3, #2
 800034a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800034c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000350:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000352:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000356:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000358:	f107 0318 	add.w	r3, r7, #24
 800035c:	4618      	mov	r0, r3
 800035e:	f000 fc83 	bl	8000c68 <HAL_RCC_OscConfig>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000368:	f000 f8f4 	bl	8000554 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800036c:	230f      	movs	r3, #15
 800036e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000370:	2302      	movs	r3, #2
 8000372:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000374:	2300      	movs	r3, #0
 8000376:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000378:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800037c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800037e:	2300      	movs	r3, #0
 8000380:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000382:	1d3b      	adds	r3, r7, #4
 8000384:	2102      	movs	r1, #2
 8000386:	4618      	mov	r0, r3
 8000388:	f000 fef0 	bl	800116c <HAL_RCC_ClockConfig>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000392:	f000 f8df 	bl	8000554 <Error_Handler>
  }
}
 8000396:	bf00      	nop
 8000398:	3740      	adds	r7, #64	; 0x40
 800039a:	46bd      	mov	sp, r7
 800039c:	bd80      	pop	{r7, pc}
	...

080003a0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b086      	sub	sp, #24
 80003a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003a6:	f107 0308 	add.w	r3, r7, #8
 80003aa:	2200      	movs	r2, #0
 80003ac:	601a      	str	r2, [r3, #0]
 80003ae:	605a      	str	r2, [r3, #4]
 80003b0:	609a      	str	r2, [r3, #8]
 80003b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003b4:	463b      	mov	r3, r7
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80003bc:	4b1d      	ldr	r3, [pc, #116]	; (8000434 <MX_TIM2_Init+0x94>)
 80003be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003c2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80003c4:	4b1b      	ldr	r3, [pc, #108]	; (8000434 <MX_TIM2_Init+0x94>)
 80003c6:	2247      	movs	r2, #71	; 0x47
 80003c8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003ca:	4b1a      	ldr	r3, [pc, #104]	; (8000434 <MX_TIM2_Init+0x94>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80003d0:	4b18      	ldr	r3, [pc, #96]	; (8000434 <MX_TIM2_Init+0x94>)
 80003d2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80003d6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003d8:	4b16      	ldr	r3, [pc, #88]	; (8000434 <MX_TIM2_Init+0x94>)
 80003da:	2200      	movs	r2, #0
 80003dc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003de:	4b15      	ldr	r3, [pc, #84]	; (8000434 <MX_TIM2_Init+0x94>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80003e4:	4813      	ldr	r0, [pc, #76]	; (8000434 <MX_TIM2_Init+0x94>)
 80003e6:	f001 f81d 	bl	8001424 <HAL_TIM_Base_Init>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d001      	beq.n	80003f4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80003f0:	f000 f8b0 	bl	8000554 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80003fa:	f107 0308 	add.w	r3, r7, #8
 80003fe:	4619      	mov	r1, r3
 8000400:	480c      	ldr	r0, [pc, #48]	; (8000434 <MX_TIM2_Init+0x94>)
 8000402:	f001 f85e 	bl	80014c2 <HAL_TIM_ConfigClockSource>
 8000406:	4603      	mov	r3, r0
 8000408:	2b00      	cmp	r3, #0
 800040a:	d001      	beq.n	8000410 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800040c:	f000 f8a2 	bl	8000554 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000410:	2300      	movs	r3, #0
 8000412:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000414:	2300      	movs	r3, #0
 8000416:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000418:	463b      	mov	r3, r7
 800041a:	4619      	mov	r1, r3
 800041c:	4805      	ldr	r0, [pc, #20]	; (8000434 <MX_TIM2_Init+0x94>)
 800041e:	f001 fa0f 	bl	8001840 <HAL_TIMEx_MasterConfigSynchronization>
 8000422:	4603      	mov	r3, r0
 8000424:	2b00      	cmp	r3, #0
 8000426:	d001      	beq.n	800042c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000428:	f000 f894 	bl	8000554 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800042c:	bf00      	nop
 800042e:	3718      	adds	r7, #24
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	20000280 	.word	0x20000280

08000438 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b088      	sub	sp, #32
 800043c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800043e:	f107 0310 	add.w	r3, r7, #16
 8000442:	2200      	movs	r2, #0
 8000444:	601a      	str	r2, [r3, #0]
 8000446:	605a      	str	r2, [r3, #4]
 8000448:	609a      	str	r2, [r3, #8]
 800044a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800044c:	4b39      	ldr	r3, [pc, #228]	; (8000534 <MX_GPIO_Init+0xfc>)
 800044e:	699b      	ldr	r3, [r3, #24]
 8000450:	4a38      	ldr	r2, [pc, #224]	; (8000534 <MX_GPIO_Init+0xfc>)
 8000452:	f043 0310 	orr.w	r3, r3, #16
 8000456:	6193      	str	r3, [r2, #24]
 8000458:	4b36      	ldr	r3, [pc, #216]	; (8000534 <MX_GPIO_Init+0xfc>)
 800045a:	699b      	ldr	r3, [r3, #24]
 800045c:	f003 0310 	and.w	r3, r3, #16
 8000460:	60fb      	str	r3, [r7, #12]
 8000462:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000464:	4b33      	ldr	r3, [pc, #204]	; (8000534 <MX_GPIO_Init+0xfc>)
 8000466:	699b      	ldr	r3, [r3, #24]
 8000468:	4a32      	ldr	r2, [pc, #200]	; (8000534 <MX_GPIO_Init+0xfc>)
 800046a:	f043 0320 	orr.w	r3, r3, #32
 800046e:	6193      	str	r3, [r2, #24]
 8000470:	4b30      	ldr	r3, [pc, #192]	; (8000534 <MX_GPIO_Init+0xfc>)
 8000472:	699b      	ldr	r3, [r3, #24]
 8000474:	f003 0320 	and.w	r3, r3, #32
 8000478:	60bb      	str	r3, [r7, #8]
 800047a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800047c:	4b2d      	ldr	r3, [pc, #180]	; (8000534 <MX_GPIO_Init+0xfc>)
 800047e:	699b      	ldr	r3, [r3, #24]
 8000480:	4a2c      	ldr	r2, [pc, #176]	; (8000534 <MX_GPIO_Init+0xfc>)
 8000482:	f043 0304 	orr.w	r3, r3, #4
 8000486:	6193      	str	r3, [r2, #24]
 8000488:	4b2a      	ldr	r3, [pc, #168]	; (8000534 <MX_GPIO_Init+0xfc>)
 800048a:	699b      	ldr	r3, [r3, #24]
 800048c:	f003 0304 	and.w	r3, r3, #4
 8000490:	607b      	str	r3, [r7, #4]
 8000492:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000494:	4b27      	ldr	r3, [pc, #156]	; (8000534 <MX_GPIO_Init+0xfc>)
 8000496:	699b      	ldr	r3, [r3, #24]
 8000498:	4a26      	ldr	r2, [pc, #152]	; (8000534 <MX_GPIO_Init+0xfc>)
 800049a:	f043 0308 	orr.w	r3, r3, #8
 800049e:	6193      	str	r3, [r2, #24]
 80004a0:	4b24      	ldr	r3, [pc, #144]	; (8000534 <MX_GPIO_Init+0xfc>)
 80004a2:	699b      	ldr	r3, [r3, #24]
 80004a4:	f003 0308 	and.w	r3, r3, #8
 80004a8:	603b      	str	r3, [r7, #0]
 80004aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80004ac:	2200      	movs	r2, #0
 80004ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004b2:	4821      	ldr	r0, [pc, #132]	; (8000538 <MX_GPIO_Init+0x100>)
 80004b4:	f000 fbc0 	bl	8000c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80004b8:	2200      	movs	r2, #0
 80004ba:	f649 71df 	movw	r1, #40927	; 0x9fdf
 80004be:	481f      	ldr	r0, [pc, #124]	; (800053c <MX_GPIO_Init+0x104>)
 80004c0:	f000 fbba 	bl	8000c38 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|PA8_Pin
                          |PA9_Pin|PA10_Pin|GPIO_PIN_11|GPIO_PIN_12
                          |PA15_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 80004c4:	2200      	movs	r2, #0
 80004c6:	f64f 71fb 	movw	r1, #65531	; 0xfffb
 80004ca:	481d      	ldr	r0, [pc, #116]	; (8000540 <MX_GPIO_Init+0x108>)
 80004cc:	f000 fbb4 	bl	8000c38 <HAL_GPIO_WritePin>
                          |FG_Pin|FAULT_Pin|PB14_Pin|PB15_Pin
                          |PB3_Pin|PB4_Pin|PB5_Pin|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80004d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004d6:	2301      	movs	r3, #1
 80004d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004da:	2300      	movs	r3, #0
 80004dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004de:	2302      	movs	r3, #2
 80004e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80004e2:	f107 0310 	add.w	r3, r7, #16
 80004e6:	4619      	mov	r1, r3
 80004e8:	4813      	ldr	r0, [pc, #76]	; (8000538 <MX_GPIO_Init+0x100>)
 80004ea:	f000 fa21 	bl	8000930 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA6 PA7 PA8_Pin
                           PA9_Pin PA10_Pin PA11 PA12
                           PA15_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80004ee:	f649 73df 	movw	r3, #40927	; 0x9fdf
 80004f2:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|PA8_Pin
                          |PA9_Pin|PA10_Pin|GPIO_PIN_11|GPIO_PIN_12
                          |PA15_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004f4:	2301      	movs	r3, #1
 80004f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f8:	2300      	movs	r3, #0
 80004fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004fc:	2302      	movs	r3, #2
 80004fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000500:	f107 0310 	add.w	r3, r7, #16
 8000504:	4619      	mov	r1, r3
 8000506:	480d      	ldr	r0, [pc, #52]	; (800053c <MX_GPIO_Init+0x104>)
 8000508:	f000 fa12 	bl	8000930 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           FG_Pin FAULT_Pin PB14_Pin PB15_Pin
                           PB3_Pin PB4_Pin PB5_Pin PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 800050c:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8000510:	613b      	str	r3, [r7, #16]
                          |FG_Pin|FAULT_Pin|PB14_Pin|PB15_Pin
                          |PB3_Pin|PB4_Pin|PB5_Pin|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000512:	2301      	movs	r3, #1
 8000514:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000516:	2300      	movs	r3, #0
 8000518:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800051a:	2302      	movs	r3, #2
 800051c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800051e:	f107 0310 	add.w	r3, r7, #16
 8000522:	4619      	mov	r1, r3
 8000524:	4806      	ldr	r0, [pc, #24]	; (8000540 <MX_GPIO_Init+0x108>)
 8000526:	f000 fa03 	bl	8000930 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800052a:	bf00      	nop
 800052c:	3720      	adds	r7, #32
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop
 8000534:	40021000 	.word	0x40021000
 8000538:	40011000 	.word	0x40011000
 800053c:	40010800 	.word	0x40010800
 8000540:	40010c00 	.word	0x40010c00

08000544 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800054c:	2001      	movs	r0, #1
 800054e:	f001 fa3f 	bl	80019d0 <osDelay>
 8000552:	e7fb      	b.n	800054c <StartDefaultTask+0x8>

08000554 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000554:	b480      	push	{r7}
 8000556:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000558:	b672      	cpsid	i
}
 800055a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800055c:	e7fe      	b.n	800055c <Error_Handler+0x8>
	...

08000560 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b084      	sub	sp, #16
 8000564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000566:	4b18      	ldr	r3, [pc, #96]	; (80005c8 <HAL_MspInit+0x68>)
 8000568:	699b      	ldr	r3, [r3, #24]
 800056a:	4a17      	ldr	r2, [pc, #92]	; (80005c8 <HAL_MspInit+0x68>)
 800056c:	f043 0301 	orr.w	r3, r3, #1
 8000570:	6193      	str	r3, [r2, #24]
 8000572:	4b15      	ldr	r3, [pc, #84]	; (80005c8 <HAL_MspInit+0x68>)
 8000574:	699b      	ldr	r3, [r3, #24]
 8000576:	f003 0301 	and.w	r3, r3, #1
 800057a:	60bb      	str	r3, [r7, #8]
 800057c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800057e:	4b12      	ldr	r3, [pc, #72]	; (80005c8 <HAL_MspInit+0x68>)
 8000580:	69db      	ldr	r3, [r3, #28]
 8000582:	4a11      	ldr	r2, [pc, #68]	; (80005c8 <HAL_MspInit+0x68>)
 8000584:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000588:	61d3      	str	r3, [r2, #28]
 800058a:	4b0f      	ldr	r3, [pc, #60]	; (80005c8 <HAL_MspInit+0x68>)
 800058c:	69db      	ldr	r3, [r3, #28]
 800058e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000592:	607b      	str	r3, [r7, #4]
 8000594:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000596:	2200      	movs	r2, #0
 8000598:	210f      	movs	r1, #15
 800059a:	f06f 0001 	mvn.w	r0, #1
 800059e:	f000 f99e 	bl	80008de <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005a2:	4b0a      	ldr	r3, [pc, #40]	; (80005cc <HAL_MspInit+0x6c>)
 80005a4:	685b      	ldr	r3, [r3, #4]
 80005a6:	60fb      	str	r3, [r7, #12]
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005b6:	60fb      	str	r3, [r7, #12]
 80005b8:	4a04      	ldr	r2, [pc, #16]	; (80005cc <HAL_MspInit+0x6c>)
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005be:	bf00      	nop
 80005c0:	3710      	adds	r7, #16
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	40021000 	.word	0x40021000
 80005cc:	40010000 	.word	0x40010000

080005d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80005e0:	d10b      	bne.n	80005fa <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80005e2:	4b08      	ldr	r3, [pc, #32]	; (8000604 <HAL_TIM_Base_MspInit+0x34>)
 80005e4:	69db      	ldr	r3, [r3, #28]
 80005e6:	4a07      	ldr	r2, [pc, #28]	; (8000604 <HAL_TIM_Base_MspInit+0x34>)
 80005e8:	f043 0301 	orr.w	r3, r3, #1
 80005ec:	61d3      	str	r3, [r2, #28]
 80005ee:	4b05      	ldr	r3, [pc, #20]	; (8000604 <HAL_TIM_Base_MspInit+0x34>)
 80005f0:	69db      	ldr	r3, [r3, #28]
 80005f2:	f003 0301 	and.w	r3, r3, #1
 80005f6:	60fb      	str	r3, [r7, #12]
 80005f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80005fa:	bf00      	nop
 80005fc:	3714      	adds	r7, #20
 80005fe:	46bd      	mov	sp, r7
 8000600:	bc80      	pop	{r7}
 8000602:	4770      	bx	lr
 8000604:	40021000 	.word	0x40021000

08000608 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800060c:	e7fe      	b.n	800060c <NMI_Handler+0x4>

0800060e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800060e:	b480      	push	{r7}
 8000610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000612:	e7fe      	b.n	8000612 <HardFault_Handler+0x4>

08000614 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000618:	e7fe      	b.n	8000618 <MemManage_Handler+0x4>

0800061a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800061a:	b480      	push	{r7}
 800061c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800061e:	e7fe      	b.n	800061e <BusFault_Handler+0x4>

08000620 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000624:	e7fe      	b.n	8000624 <UsageFault_Handler+0x4>

08000626 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000626:	b480      	push	{r7}
 8000628:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800062a:	bf00      	nop
 800062c:	46bd      	mov	sp, r7
 800062e:	bc80      	pop	{r7}
 8000630:	4770      	bx	lr

08000632 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000632:	b580      	push	{r7, lr}
 8000634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000636:	f000 f87b 	bl	8000730 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800063a:	f001 ff47 	bl	80024cc <xTaskGetSchedulerState>
 800063e:	4603      	mov	r3, r0
 8000640:	2b01      	cmp	r3, #1
 8000642:	d001      	beq.n	8000648 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000644:	f002 f938 	bl	80028b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000648:	bf00      	nop
 800064a:	bd80      	pop	{r7, pc}

0800064c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000650:	bf00      	nop
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr

08000658 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000658:	f7ff fff8 	bl	800064c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800065c:	480b      	ldr	r0, [pc, #44]	; (800068c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800065e:	490c      	ldr	r1, [pc, #48]	; (8000690 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000660:	4a0c      	ldr	r2, [pc, #48]	; (8000694 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000662:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000664:	e002      	b.n	800066c <LoopCopyDataInit>

08000666 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000666:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000668:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800066a:	3304      	adds	r3, #4

0800066c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800066c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800066e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000670:	d3f9      	bcc.n	8000666 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000672:	4a09      	ldr	r2, [pc, #36]	; (8000698 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000674:	4c09      	ldr	r4, [pc, #36]	; (800069c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000676:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000678:	e001      	b.n	800067e <LoopFillZerobss>

0800067a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800067a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800067c:	3204      	adds	r2, #4

0800067e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800067e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000680:	d3fb      	bcc.n	800067a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000682:	f002 fb3d 	bl	8002d00 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000686:	f7ff fd7b 	bl	8000180 <main>
  bx lr
 800068a:	4770      	bx	lr
  ldr r0, =_sdata
 800068c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000690:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000694:	08002dbc 	.word	0x08002dbc
  ldr r2, =_sbss
 8000698:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800069c:	2000101c 	.word	0x2000101c

080006a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006a0:	e7fe      	b.n	80006a0 <ADC1_2_IRQHandler>
	...

080006a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006a8:	4b08      	ldr	r3, [pc, #32]	; (80006cc <HAL_Init+0x28>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a07      	ldr	r2, [pc, #28]	; (80006cc <HAL_Init+0x28>)
 80006ae:	f043 0310 	orr.w	r3, r3, #16
 80006b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006b4:	2003      	movs	r0, #3
 80006b6:	f000 f907 	bl	80008c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006ba:	200f      	movs	r0, #15
 80006bc:	f000 f808 	bl	80006d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006c0:	f7ff ff4e 	bl	8000560 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006c4:	2300      	movs	r3, #0
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40022000 	.word	0x40022000

080006d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006d8:	4b12      	ldr	r3, [pc, #72]	; (8000724 <HAL_InitTick+0x54>)
 80006da:	681a      	ldr	r2, [r3, #0]
 80006dc:	4b12      	ldr	r3, [pc, #72]	; (8000728 <HAL_InitTick+0x58>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	4619      	mov	r1, r3
 80006e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80006ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ee:	4618      	mov	r0, r3
 80006f0:	f000 f911 	bl	8000916 <HAL_SYSTICK_Config>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006fa:	2301      	movs	r3, #1
 80006fc:	e00e      	b.n	800071c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	2b0f      	cmp	r3, #15
 8000702:	d80a      	bhi.n	800071a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000704:	2200      	movs	r2, #0
 8000706:	6879      	ldr	r1, [r7, #4]
 8000708:	f04f 30ff 	mov.w	r0, #4294967295
 800070c:	f000 f8e7 	bl	80008de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000710:	4a06      	ldr	r2, [pc, #24]	; (800072c <HAL_InitTick+0x5c>)
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000716:	2300      	movs	r3, #0
 8000718:	e000      	b.n	800071c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800071a:	2301      	movs	r3, #1
}
 800071c:	4618      	mov	r0, r3
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20000000 	.word	0x20000000
 8000728:	20000008 	.word	0x20000008
 800072c:	20000004 	.word	0x20000004

08000730 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000734:	4b05      	ldr	r3, [pc, #20]	; (800074c <HAL_IncTick+0x1c>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	461a      	mov	r2, r3
 800073a:	4b05      	ldr	r3, [pc, #20]	; (8000750 <HAL_IncTick+0x20>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	4413      	add	r3, r2
 8000740:	4a03      	ldr	r2, [pc, #12]	; (8000750 <HAL_IncTick+0x20>)
 8000742:	6013      	str	r3, [r2, #0]
}
 8000744:	bf00      	nop
 8000746:	46bd      	mov	sp, r7
 8000748:	bc80      	pop	{r7}
 800074a:	4770      	bx	lr
 800074c:	20000008 	.word	0x20000008
 8000750:	200002cc 	.word	0x200002cc

08000754 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  return uwTick;
 8000758:	4b02      	ldr	r3, [pc, #8]	; (8000764 <HAL_GetTick+0x10>)
 800075a:	681b      	ldr	r3, [r3, #0]
}
 800075c:	4618      	mov	r0, r3
 800075e:	46bd      	mov	sp, r7
 8000760:	bc80      	pop	{r7}
 8000762:	4770      	bx	lr
 8000764:	200002cc 	.word	0x200002cc

08000768 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000768:	b480      	push	{r7}
 800076a:	b085      	sub	sp, #20
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	f003 0307 	and.w	r3, r3, #7
 8000776:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000778:	4b0c      	ldr	r3, [pc, #48]	; (80007ac <__NVIC_SetPriorityGrouping+0x44>)
 800077a:	68db      	ldr	r3, [r3, #12]
 800077c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800077e:	68ba      	ldr	r2, [r7, #8]
 8000780:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000784:	4013      	ands	r3, r2
 8000786:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000790:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000794:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000798:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800079a:	4a04      	ldr	r2, [pc, #16]	; (80007ac <__NVIC_SetPriorityGrouping+0x44>)
 800079c:	68bb      	ldr	r3, [r7, #8]
 800079e:	60d3      	str	r3, [r2, #12]
}
 80007a0:	bf00      	nop
 80007a2:	3714      	adds	r7, #20
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bc80      	pop	{r7}
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	e000ed00 	.word	0xe000ed00

080007b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007b4:	4b04      	ldr	r3, [pc, #16]	; (80007c8 <__NVIC_GetPriorityGrouping+0x18>)
 80007b6:	68db      	ldr	r3, [r3, #12]
 80007b8:	0a1b      	lsrs	r3, r3, #8
 80007ba:	f003 0307 	and.w	r3, r3, #7
}
 80007be:	4618      	mov	r0, r3
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bc80      	pop	{r7}
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	e000ed00 	.word	0xe000ed00

080007cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	4603      	mov	r3, r0
 80007d4:	6039      	str	r1, [r7, #0]
 80007d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	db0a      	blt.n	80007f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	b2da      	uxtb	r2, r3
 80007e4:	490c      	ldr	r1, [pc, #48]	; (8000818 <__NVIC_SetPriority+0x4c>)
 80007e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ea:	0112      	lsls	r2, r2, #4
 80007ec:	b2d2      	uxtb	r2, r2
 80007ee:	440b      	add	r3, r1
 80007f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007f4:	e00a      	b.n	800080c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	b2da      	uxtb	r2, r3
 80007fa:	4908      	ldr	r1, [pc, #32]	; (800081c <__NVIC_SetPriority+0x50>)
 80007fc:	79fb      	ldrb	r3, [r7, #7]
 80007fe:	f003 030f 	and.w	r3, r3, #15
 8000802:	3b04      	subs	r3, #4
 8000804:	0112      	lsls	r2, r2, #4
 8000806:	b2d2      	uxtb	r2, r2
 8000808:	440b      	add	r3, r1
 800080a:	761a      	strb	r2, [r3, #24]
}
 800080c:	bf00      	nop
 800080e:	370c      	adds	r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	e000e100 	.word	0xe000e100
 800081c:	e000ed00 	.word	0xe000ed00

08000820 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000820:	b480      	push	{r7}
 8000822:	b089      	sub	sp, #36	; 0x24
 8000824:	af00      	add	r7, sp, #0
 8000826:	60f8      	str	r0, [r7, #12]
 8000828:	60b9      	str	r1, [r7, #8]
 800082a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	f003 0307 	and.w	r3, r3, #7
 8000832:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000834:	69fb      	ldr	r3, [r7, #28]
 8000836:	f1c3 0307 	rsb	r3, r3, #7
 800083a:	2b04      	cmp	r3, #4
 800083c:	bf28      	it	cs
 800083e:	2304      	movcs	r3, #4
 8000840:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000842:	69fb      	ldr	r3, [r7, #28]
 8000844:	3304      	adds	r3, #4
 8000846:	2b06      	cmp	r3, #6
 8000848:	d902      	bls.n	8000850 <NVIC_EncodePriority+0x30>
 800084a:	69fb      	ldr	r3, [r7, #28]
 800084c:	3b03      	subs	r3, #3
 800084e:	e000      	b.n	8000852 <NVIC_EncodePriority+0x32>
 8000850:	2300      	movs	r3, #0
 8000852:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000854:	f04f 32ff 	mov.w	r2, #4294967295
 8000858:	69bb      	ldr	r3, [r7, #24]
 800085a:	fa02 f303 	lsl.w	r3, r2, r3
 800085e:	43da      	mvns	r2, r3
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	401a      	ands	r2, r3
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000868:	f04f 31ff 	mov.w	r1, #4294967295
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	fa01 f303 	lsl.w	r3, r1, r3
 8000872:	43d9      	mvns	r1, r3
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000878:	4313      	orrs	r3, r2
         );
}
 800087a:	4618      	mov	r0, r3
 800087c:	3724      	adds	r7, #36	; 0x24
 800087e:	46bd      	mov	sp, r7
 8000880:	bc80      	pop	{r7}
 8000882:	4770      	bx	lr

08000884 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	3b01      	subs	r3, #1
 8000890:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000894:	d301      	bcc.n	800089a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000896:	2301      	movs	r3, #1
 8000898:	e00f      	b.n	80008ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800089a:	4a0a      	ldr	r2, [pc, #40]	; (80008c4 <SysTick_Config+0x40>)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	3b01      	subs	r3, #1
 80008a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008a2:	210f      	movs	r1, #15
 80008a4:	f04f 30ff 	mov.w	r0, #4294967295
 80008a8:	f7ff ff90 	bl	80007cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008ac:	4b05      	ldr	r3, [pc, #20]	; (80008c4 <SysTick_Config+0x40>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008b2:	4b04      	ldr	r3, [pc, #16]	; (80008c4 <SysTick_Config+0x40>)
 80008b4:	2207      	movs	r2, #7
 80008b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008b8:	2300      	movs	r3, #0
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	e000e010 	.word	0xe000e010

080008c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008d0:	6878      	ldr	r0, [r7, #4]
 80008d2:	f7ff ff49 	bl	8000768 <__NVIC_SetPriorityGrouping>
}
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008de:	b580      	push	{r7, lr}
 80008e0:	b086      	sub	sp, #24
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	4603      	mov	r3, r0
 80008e6:	60b9      	str	r1, [r7, #8]
 80008e8:	607a      	str	r2, [r7, #4]
 80008ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008ec:	2300      	movs	r3, #0
 80008ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008f0:	f7ff ff5e 	bl	80007b0 <__NVIC_GetPriorityGrouping>
 80008f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	68b9      	ldr	r1, [r7, #8]
 80008fa:	6978      	ldr	r0, [r7, #20]
 80008fc:	f7ff ff90 	bl	8000820 <NVIC_EncodePriority>
 8000900:	4602      	mov	r2, r0
 8000902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000906:	4611      	mov	r1, r2
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff ff5f 	bl	80007cc <__NVIC_SetPriority>
}
 800090e:	bf00      	nop
 8000910:	3718      	adds	r7, #24
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}

08000916 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000916:	b580      	push	{r7, lr}
 8000918:	b082      	sub	sp, #8
 800091a:	af00      	add	r7, sp, #0
 800091c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800091e:	6878      	ldr	r0, [r7, #4]
 8000920:	f7ff ffb0 	bl	8000884 <SysTick_Config>
 8000924:	4603      	mov	r3, r0
}
 8000926:	4618      	mov	r0, r3
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
	...

08000930 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000930:	b480      	push	{r7}
 8000932:	b08b      	sub	sp, #44	; 0x2c
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800093a:	2300      	movs	r3, #0
 800093c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800093e:	2300      	movs	r3, #0
 8000940:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000942:	e169      	b.n	8000c18 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000944:	2201      	movs	r2, #1
 8000946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000948:	fa02 f303 	lsl.w	r3, r2, r3
 800094c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	69fa      	ldr	r2, [r7, #28]
 8000954:	4013      	ands	r3, r2
 8000956:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000958:	69ba      	ldr	r2, [r7, #24]
 800095a:	69fb      	ldr	r3, [r7, #28]
 800095c:	429a      	cmp	r2, r3
 800095e:	f040 8158 	bne.w	8000c12 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	685b      	ldr	r3, [r3, #4]
 8000966:	4a9a      	ldr	r2, [pc, #616]	; (8000bd0 <HAL_GPIO_Init+0x2a0>)
 8000968:	4293      	cmp	r3, r2
 800096a:	d05e      	beq.n	8000a2a <HAL_GPIO_Init+0xfa>
 800096c:	4a98      	ldr	r2, [pc, #608]	; (8000bd0 <HAL_GPIO_Init+0x2a0>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d875      	bhi.n	8000a5e <HAL_GPIO_Init+0x12e>
 8000972:	4a98      	ldr	r2, [pc, #608]	; (8000bd4 <HAL_GPIO_Init+0x2a4>)
 8000974:	4293      	cmp	r3, r2
 8000976:	d058      	beq.n	8000a2a <HAL_GPIO_Init+0xfa>
 8000978:	4a96      	ldr	r2, [pc, #600]	; (8000bd4 <HAL_GPIO_Init+0x2a4>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d86f      	bhi.n	8000a5e <HAL_GPIO_Init+0x12e>
 800097e:	4a96      	ldr	r2, [pc, #600]	; (8000bd8 <HAL_GPIO_Init+0x2a8>)
 8000980:	4293      	cmp	r3, r2
 8000982:	d052      	beq.n	8000a2a <HAL_GPIO_Init+0xfa>
 8000984:	4a94      	ldr	r2, [pc, #592]	; (8000bd8 <HAL_GPIO_Init+0x2a8>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d869      	bhi.n	8000a5e <HAL_GPIO_Init+0x12e>
 800098a:	4a94      	ldr	r2, [pc, #592]	; (8000bdc <HAL_GPIO_Init+0x2ac>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d04c      	beq.n	8000a2a <HAL_GPIO_Init+0xfa>
 8000990:	4a92      	ldr	r2, [pc, #584]	; (8000bdc <HAL_GPIO_Init+0x2ac>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d863      	bhi.n	8000a5e <HAL_GPIO_Init+0x12e>
 8000996:	4a92      	ldr	r2, [pc, #584]	; (8000be0 <HAL_GPIO_Init+0x2b0>)
 8000998:	4293      	cmp	r3, r2
 800099a:	d046      	beq.n	8000a2a <HAL_GPIO_Init+0xfa>
 800099c:	4a90      	ldr	r2, [pc, #576]	; (8000be0 <HAL_GPIO_Init+0x2b0>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d85d      	bhi.n	8000a5e <HAL_GPIO_Init+0x12e>
 80009a2:	2b12      	cmp	r3, #18
 80009a4:	d82a      	bhi.n	80009fc <HAL_GPIO_Init+0xcc>
 80009a6:	2b12      	cmp	r3, #18
 80009a8:	d859      	bhi.n	8000a5e <HAL_GPIO_Init+0x12e>
 80009aa:	a201      	add	r2, pc, #4	; (adr r2, 80009b0 <HAL_GPIO_Init+0x80>)
 80009ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009b0:	08000a2b 	.word	0x08000a2b
 80009b4:	08000a05 	.word	0x08000a05
 80009b8:	08000a17 	.word	0x08000a17
 80009bc:	08000a59 	.word	0x08000a59
 80009c0:	08000a5f 	.word	0x08000a5f
 80009c4:	08000a5f 	.word	0x08000a5f
 80009c8:	08000a5f 	.word	0x08000a5f
 80009cc:	08000a5f 	.word	0x08000a5f
 80009d0:	08000a5f 	.word	0x08000a5f
 80009d4:	08000a5f 	.word	0x08000a5f
 80009d8:	08000a5f 	.word	0x08000a5f
 80009dc:	08000a5f 	.word	0x08000a5f
 80009e0:	08000a5f 	.word	0x08000a5f
 80009e4:	08000a5f 	.word	0x08000a5f
 80009e8:	08000a5f 	.word	0x08000a5f
 80009ec:	08000a5f 	.word	0x08000a5f
 80009f0:	08000a5f 	.word	0x08000a5f
 80009f4:	08000a0d 	.word	0x08000a0d
 80009f8:	08000a21 	.word	0x08000a21
 80009fc:	4a79      	ldr	r2, [pc, #484]	; (8000be4 <HAL_GPIO_Init+0x2b4>)
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d013      	beq.n	8000a2a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a02:	e02c      	b.n	8000a5e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	623b      	str	r3, [r7, #32]
          break;
 8000a0a:	e029      	b.n	8000a60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	68db      	ldr	r3, [r3, #12]
 8000a10:	3304      	adds	r3, #4
 8000a12:	623b      	str	r3, [r7, #32]
          break;
 8000a14:	e024      	b.n	8000a60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	68db      	ldr	r3, [r3, #12]
 8000a1a:	3308      	adds	r3, #8
 8000a1c:	623b      	str	r3, [r7, #32]
          break;
 8000a1e:	e01f      	b.n	8000a60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	68db      	ldr	r3, [r3, #12]
 8000a24:	330c      	adds	r3, #12
 8000a26:	623b      	str	r3, [r7, #32]
          break;
 8000a28:	e01a      	b.n	8000a60 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	689b      	ldr	r3, [r3, #8]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d102      	bne.n	8000a38 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a32:	2304      	movs	r3, #4
 8000a34:	623b      	str	r3, [r7, #32]
          break;
 8000a36:	e013      	b.n	8000a60 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	689b      	ldr	r3, [r3, #8]
 8000a3c:	2b01      	cmp	r3, #1
 8000a3e:	d105      	bne.n	8000a4c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a40:	2308      	movs	r3, #8
 8000a42:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	69fa      	ldr	r2, [r7, #28]
 8000a48:	611a      	str	r2, [r3, #16]
          break;
 8000a4a:	e009      	b.n	8000a60 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a4c:	2308      	movs	r3, #8
 8000a4e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	69fa      	ldr	r2, [r7, #28]
 8000a54:	615a      	str	r2, [r3, #20]
          break;
 8000a56:	e003      	b.n	8000a60 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	623b      	str	r3, [r7, #32]
          break;
 8000a5c:	e000      	b.n	8000a60 <HAL_GPIO_Init+0x130>
          break;
 8000a5e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a60:	69bb      	ldr	r3, [r7, #24]
 8000a62:	2bff      	cmp	r3, #255	; 0xff
 8000a64:	d801      	bhi.n	8000a6a <HAL_GPIO_Init+0x13a>
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	e001      	b.n	8000a6e <HAL_GPIO_Init+0x13e>
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	3304      	adds	r3, #4
 8000a6e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a70:	69bb      	ldr	r3, [r7, #24]
 8000a72:	2bff      	cmp	r3, #255	; 0xff
 8000a74:	d802      	bhi.n	8000a7c <HAL_GPIO_Init+0x14c>
 8000a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a78:	009b      	lsls	r3, r3, #2
 8000a7a:	e002      	b.n	8000a82 <HAL_GPIO_Init+0x152>
 8000a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a7e:	3b08      	subs	r3, #8
 8000a80:	009b      	lsls	r3, r3, #2
 8000a82:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	210f      	movs	r1, #15
 8000a8a:	693b      	ldr	r3, [r7, #16]
 8000a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a90:	43db      	mvns	r3, r3
 8000a92:	401a      	ands	r2, r3
 8000a94:	6a39      	ldr	r1, [r7, #32]
 8000a96:	693b      	ldr	r3, [r7, #16]
 8000a98:	fa01 f303 	lsl.w	r3, r1, r3
 8000a9c:	431a      	orrs	r2, r3
 8000a9e:	697b      	ldr	r3, [r7, #20]
 8000aa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	f000 80b1 	beq.w	8000c12 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ab0:	4b4d      	ldr	r3, [pc, #308]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000ab2:	699b      	ldr	r3, [r3, #24]
 8000ab4:	4a4c      	ldr	r2, [pc, #304]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000ab6:	f043 0301 	orr.w	r3, r3, #1
 8000aba:	6193      	str	r3, [r2, #24]
 8000abc:	4b4a      	ldr	r3, [pc, #296]	; (8000be8 <HAL_GPIO_Init+0x2b8>)
 8000abe:	699b      	ldr	r3, [r3, #24]
 8000ac0:	f003 0301 	and.w	r3, r3, #1
 8000ac4:	60bb      	str	r3, [r7, #8]
 8000ac6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ac8:	4a48      	ldr	r2, [pc, #288]	; (8000bec <HAL_GPIO_Init+0x2bc>)
 8000aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000acc:	089b      	lsrs	r3, r3, #2
 8000ace:	3302      	adds	r3, #2
 8000ad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ad4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad8:	f003 0303 	and.w	r3, r3, #3
 8000adc:	009b      	lsls	r3, r3, #2
 8000ade:	220f      	movs	r2, #15
 8000ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae4:	43db      	mvns	r3, r3
 8000ae6:	68fa      	ldr	r2, [r7, #12]
 8000ae8:	4013      	ands	r3, r2
 8000aea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	4a40      	ldr	r2, [pc, #256]	; (8000bf0 <HAL_GPIO_Init+0x2c0>)
 8000af0:	4293      	cmp	r3, r2
 8000af2:	d013      	beq.n	8000b1c <HAL_GPIO_Init+0x1ec>
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	4a3f      	ldr	r2, [pc, #252]	; (8000bf4 <HAL_GPIO_Init+0x2c4>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d00d      	beq.n	8000b18 <HAL_GPIO_Init+0x1e8>
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	4a3e      	ldr	r2, [pc, #248]	; (8000bf8 <HAL_GPIO_Init+0x2c8>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d007      	beq.n	8000b14 <HAL_GPIO_Init+0x1e4>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	4a3d      	ldr	r2, [pc, #244]	; (8000bfc <HAL_GPIO_Init+0x2cc>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d101      	bne.n	8000b10 <HAL_GPIO_Init+0x1e0>
 8000b0c:	2303      	movs	r3, #3
 8000b0e:	e006      	b.n	8000b1e <HAL_GPIO_Init+0x1ee>
 8000b10:	2304      	movs	r3, #4
 8000b12:	e004      	b.n	8000b1e <HAL_GPIO_Init+0x1ee>
 8000b14:	2302      	movs	r3, #2
 8000b16:	e002      	b.n	8000b1e <HAL_GPIO_Init+0x1ee>
 8000b18:	2301      	movs	r3, #1
 8000b1a:	e000      	b.n	8000b1e <HAL_GPIO_Init+0x1ee>
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b20:	f002 0203 	and.w	r2, r2, #3
 8000b24:	0092      	lsls	r2, r2, #2
 8000b26:	4093      	lsls	r3, r2
 8000b28:	68fa      	ldr	r2, [r7, #12]
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b2e:	492f      	ldr	r1, [pc, #188]	; (8000bec <HAL_GPIO_Init+0x2bc>)
 8000b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b32:	089b      	lsrs	r3, r3, #2
 8000b34:	3302      	adds	r3, #2
 8000b36:	68fa      	ldr	r2, [r7, #12]
 8000b38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d006      	beq.n	8000b56 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b48:	4b2d      	ldr	r3, [pc, #180]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000b4a:	689a      	ldr	r2, [r3, #8]
 8000b4c:	492c      	ldr	r1, [pc, #176]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000b4e:	69bb      	ldr	r3, [r7, #24]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	608b      	str	r3, [r1, #8]
 8000b54:	e006      	b.n	8000b64 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b56:	4b2a      	ldr	r3, [pc, #168]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000b58:	689a      	ldr	r2, [r3, #8]
 8000b5a:	69bb      	ldr	r3, [r7, #24]
 8000b5c:	43db      	mvns	r3, r3
 8000b5e:	4928      	ldr	r1, [pc, #160]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000b60:	4013      	ands	r3, r2
 8000b62:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d006      	beq.n	8000b7e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b70:	4b23      	ldr	r3, [pc, #140]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000b72:	68da      	ldr	r2, [r3, #12]
 8000b74:	4922      	ldr	r1, [pc, #136]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000b76:	69bb      	ldr	r3, [r7, #24]
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	60cb      	str	r3, [r1, #12]
 8000b7c:	e006      	b.n	8000b8c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b7e:	4b20      	ldr	r3, [pc, #128]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000b80:	68da      	ldr	r2, [r3, #12]
 8000b82:	69bb      	ldr	r3, [r7, #24]
 8000b84:	43db      	mvns	r3, r3
 8000b86:	491e      	ldr	r1, [pc, #120]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000b88:	4013      	ands	r3, r2
 8000b8a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d006      	beq.n	8000ba6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b98:	4b19      	ldr	r3, [pc, #100]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000b9a:	685a      	ldr	r2, [r3, #4]
 8000b9c:	4918      	ldr	r1, [pc, #96]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000b9e:	69bb      	ldr	r3, [r7, #24]
 8000ba0:	4313      	orrs	r3, r2
 8000ba2:	604b      	str	r3, [r1, #4]
 8000ba4:	e006      	b.n	8000bb4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ba6:	4b16      	ldr	r3, [pc, #88]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000ba8:	685a      	ldr	r2, [r3, #4]
 8000baa:	69bb      	ldr	r3, [r7, #24]
 8000bac:	43db      	mvns	r3, r3
 8000bae:	4914      	ldr	r1, [pc, #80]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d021      	beq.n	8000c04 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000bc0:	4b0f      	ldr	r3, [pc, #60]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	490e      	ldr	r1, [pc, #56]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000bc6:	69bb      	ldr	r3, [r7, #24]
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	600b      	str	r3, [r1, #0]
 8000bcc:	e021      	b.n	8000c12 <HAL_GPIO_Init+0x2e2>
 8000bce:	bf00      	nop
 8000bd0:	10320000 	.word	0x10320000
 8000bd4:	10310000 	.word	0x10310000
 8000bd8:	10220000 	.word	0x10220000
 8000bdc:	10210000 	.word	0x10210000
 8000be0:	10120000 	.word	0x10120000
 8000be4:	10110000 	.word	0x10110000
 8000be8:	40021000 	.word	0x40021000
 8000bec:	40010000 	.word	0x40010000
 8000bf0:	40010800 	.word	0x40010800
 8000bf4:	40010c00 	.word	0x40010c00
 8000bf8:	40011000 	.word	0x40011000
 8000bfc:	40011400 	.word	0x40011400
 8000c00:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c04:	4b0b      	ldr	r3, [pc, #44]	; (8000c34 <HAL_GPIO_Init+0x304>)
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	69bb      	ldr	r3, [r7, #24]
 8000c0a:	43db      	mvns	r3, r3
 8000c0c:	4909      	ldr	r1, [pc, #36]	; (8000c34 <HAL_GPIO_Init+0x304>)
 8000c0e:	4013      	ands	r3, r2
 8000c10:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c14:	3301      	adds	r3, #1
 8000c16:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c1e:	fa22 f303 	lsr.w	r3, r2, r3
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f47f ae8e 	bne.w	8000944 <HAL_GPIO_Init+0x14>
  }
}
 8000c28:	bf00      	nop
 8000c2a:	bf00      	nop
 8000c2c:	372c      	adds	r7, #44	; 0x2c
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc80      	pop	{r7}
 8000c32:	4770      	bx	lr
 8000c34:	40010400 	.word	0x40010400

08000c38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	460b      	mov	r3, r1
 8000c42:	807b      	strh	r3, [r7, #2]
 8000c44:	4613      	mov	r3, r2
 8000c46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c48:	787b      	ldrb	r3, [r7, #1]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d003      	beq.n	8000c56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c4e:	887a      	ldrh	r2, [r7, #2]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c54:	e003      	b.n	8000c5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c56:	887b      	ldrh	r3, [r7, #2]
 8000c58:	041a      	lsls	r2, r3, #16
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	611a      	str	r2, [r3, #16]
}
 8000c5e:	bf00      	nop
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bc80      	pop	{r7}
 8000c66:	4770      	bx	lr

08000c68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d101      	bne.n	8000c7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c76:	2301      	movs	r3, #1
 8000c78:	e272      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f000 8087 	beq.w	8000d96 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c88:	4b92      	ldr	r3, [pc, #584]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	f003 030c 	and.w	r3, r3, #12
 8000c90:	2b04      	cmp	r3, #4
 8000c92:	d00c      	beq.n	8000cae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c94:	4b8f      	ldr	r3, [pc, #572]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f003 030c 	and.w	r3, r3, #12
 8000c9c:	2b08      	cmp	r3, #8
 8000c9e:	d112      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x5e>
 8000ca0:	4b8c      	ldr	r3, [pc, #560]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ca8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cac:	d10b      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cae:	4b89      	ldr	r3, [pc, #548]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d06c      	beq.n	8000d94 <HAL_RCC_OscConfig+0x12c>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d168      	bne.n	8000d94 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	e24c      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cce:	d106      	bne.n	8000cde <HAL_RCC_OscConfig+0x76>
 8000cd0:	4b80      	ldr	r3, [pc, #512]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a7f      	ldr	r2, [pc, #508]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000cd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cda:	6013      	str	r3, [r2, #0]
 8000cdc:	e02e      	b.n	8000d3c <HAL_RCC_OscConfig+0xd4>
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d10c      	bne.n	8000d00 <HAL_RCC_OscConfig+0x98>
 8000ce6:	4b7b      	ldr	r3, [pc, #492]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a7a      	ldr	r2, [pc, #488]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000cec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cf0:	6013      	str	r3, [r2, #0]
 8000cf2:	4b78      	ldr	r3, [pc, #480]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a77      	ldr	r2, [pc, #476]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000cf8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cfc:	6013      	str	r3, [r2, #0]
 8000cfe:	e01d      	b.n	8000d3c <HAL_RCC_OscConfig+0xd4>
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d08:	d10c      	bne.n	8000d24 <HAL_RCC_OscConfig+0xbc>
 8000d0a:	4b72      	ldr	r3, [pc, #456]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4a71      	ldr	r2, [pc, #452]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d14:	6013      	str	r3, [r2, #0]
 8000d16:	4b6f      	ldr	r3, [pc, #444]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4a6e      	ldr	r2, [pc, #440]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d20:	6013      	str	r3, [r2, #0]
 8000d22:	e00b      	b.n	8000d3c <HAL_RCC_OscConfig+0xd4>
 8000d24:	4b6b      	ldr	r3, [pc, #428]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a6a      	ldr	r2, [pc, #424]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d2e:	6013      	str	r3, [r2, #0]
 8000d30:	4b68      	ldr	r3, [pc, #416]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a67      	ldr	r2, [pc, #412]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d3a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d013      	beq.n	8000d6c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d44:	f7ff fd06 	bl	8000754 <HAL_GetTick>
 8000d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d4a:	e008      	b.n	8000d5e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d4c:	f7ff fd02 	bl	8000754 <HAL_GetTick>
 8000d50:	4602      	mov	r2, r0
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	2b64      	cmp	r3, #100	; 0x64
 8000d58:	d901      	bls.n	8000d5e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	e200      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d5e:	4b5d      	ldr	r3, [pc, #372]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d0f0      	beq.n	8000d4c <HAL_RCC_OscConfig+0xe4>
 8000d6a:	e014      	b.n	8000d96 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d6c:	f7ff fcf2 	bl	8000754 <HAL_GetTick>
 8000d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d72:	e008      	b.n	8000d86 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d74:	f7ff fcee 	bl	8000754 <HAL_GetTick>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	693b      	ldr	r3, [r7, #16]
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	2b64      	cmp	r3, #100	; 0x64
 8000d80:	d901      	bls.n	8000d86 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d82:	2303      	movs	r3, #3
 8000d84:	e1ec      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d86:	4b53      	ldr	r3, [pc, #332]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d1f0      	bne.n	8000d74 <HAL_RCC_OscConfig+0x10c>
 8000d92:	e000      	b.n	8000d96 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f003 0302 	and.w	r3, r3, #2
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d063      	beq.n	8000e6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000da2:	4b4c      	ldr	r3, [pc, #304]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	f003 030c 	and.w	r3, r3, #12
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d00b      	beq.n	8000dc6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000dae:	4b49      	ldr	r3, [pc, #292]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	f003 030c 	and.w	r3, r3, #12
 8000db6:	2b08      	cmp	r3, #8
 8000db8:	d11c      	bne.n	8000df4 <HAL_RCC_OscConfig+0x18c>
 8000dba:	4b46      	ldr	r3, [pc, #280]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d116      	bne.n	8000df4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dc6:	4b43      	ldr	r3, [pc, #268]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f003 0302 	and.w	r3, r3, #2
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d005      	beq.n	8000dde <HAL_RCC_OscConfig+0x176>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	691b      	ldr	r3, [r3, #16]
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d001      	beq.n	8000dde <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	e1c0      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dde:	4b3d      	ldr	r3, [pc, #244]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	695b      	ldr	r3, [r3, #20]
 8000dea:	00db      	lsls	r3, r3, #3
 8000dec:	4939      	ldr	r1, [pc, #228]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000dee:	4313      	orrs	r3, r2
 8000df0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000df2:	e03a      	b.n	8000e6a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	691b      	ldr	r3, [r3, #16]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d020      	beq.n	8000e3e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000dfc:	4b36      	ldr	r3, [pc, #216]	; (8000ed8 <HAL_RCC_OscConfig+0x270>)
 8000dfe:	2201      	movs	r2, #1
 8000e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e02:	f7ff fca7 	bl	8000754 <HAL_GetTick>
 8000e06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e08:	e008      	b.n	8000e1c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e0a:	f7ff fca3 	bl	8000754 <HAL_GetTick>
 8000e0e:	4602      	mov	r2, r0
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	1ad3      	subs	r3, r2, r3
 8000e14:	2b02      	cmp	r3, #2
 8000e16:	d901      	bls.n	8000e1c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	e1a1      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e1c:	4b2d      	ldr	r3, [pc, #180]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f003 0302 	and.w	r3, r3, #2
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d0f0      	beq.n	8000e0a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e28:	4b2a      	ldr	r3, [pc, #168]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	695b      	ldr	r3, [r3, #20]
 8000e34:	00db      	lsls	r3, r3, #3
 8000e36:	4927      	ldr	r1, [pc, #156]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	600b      	str	r3, [r1, #0]
 8000e3c:	e015      	b.n	8000e6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e3e:	4b26      	ldr	r3, [pc, #152]	; (8000ed8 <HAL_RCC_OscConfig+0x270>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e44:	f7ff fc86 	bl	8000754 <HAL_GetTick>
 8000e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e4a:	e008      	b.n	8000e5e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e4c:	f7ff fc82 	bl	8000754 <HAL_GetTick>
 8000e50:	4602      	mov	r2, r0
 8000e52:	693b      	ldr	r3, [r7, #16]
 8000e54:	1ad3      	subs	r3, r2, r3
 8000e56:	2b02      	cmp	r3, #2
 8000e58:	d901      	bls.n	8000e5e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	e180      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e5e:	4b1d      	ldr	r3, [pc, #116]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f003 0302 	and.w	r3, r3, #2
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d1f0      	bne.n	8000e4c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f003 0308 	and.w	r3, r3, #8
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d03a      	beq.n	8000eec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	699b      	ldr	r3, [r3, #24]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d019      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e7e:	4b17      	ldr	r3, [pc, #92]	; (8000edc <HAL_RCC_OscConfig+0x274>)
 8000e80:	2201      	movs	r2, #1
 8000e82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e84:	f7ff fc66 	bl	8000754 <HAL_GetTick>
 8000e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e8a:	e008      	b.n	8000e9e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e8c:	f7ff fc62 	bl	8000754 <HAL_GetTick>
 8000e90:	4602      	mov	r2, r0
 8000e92:	693b      	ldr	r3, [r7, #16]
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	2b02      	cmp	r3, #2
 8000e98:	d901      	bls.n	8000e9e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	e160      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e9e:	4b0d      	ldr	r3, [pc, #52]	; (8000ed4 <HAL_RCC_OscConfig+0x26c>)
 8000ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ea2:	f003 0302 	and.w	r3, r3, #2
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d0f0      	beq.n	8000e8c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000eaa:	2001      	movs	r0, #1
 8000eac:	f000 fa9c 	bl	80013e8 <RCC_Delay>
 8000eb0:	e01c      	b.n	8000eec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000eb2:	4b0a      	ldr	r3, [pc, #40]	; (8000edc <HAL_RCC_OscConfig+0x274>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eb8:	f7ff fc4c 	bl	8000754 <HAL_GetTick>
 8000ebc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ebe:	e00f      	b.n	8000ee0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ec0:	f7ff fc48 	bl	8000754 <HAL_GetTick>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	693b      	ldr	r3, [r7, #16]
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	2b02      	cmp	r3, #2
 8000ecc:	d908      	bls.n	8000ee0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000ece:	2303      	movs	r3, #3
 8000ed0:	e146      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
 8000ed2:	bf00      	nop
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	42420000 	.word	0x42420000
 8000edc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ee0:	4b92      	ldr	r3, [pc, #584]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee4:	f003 0302 	and.w	r3, r3, #2
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d1e9      	bne.n	8000ec0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f003 0304 	and.w	r3, r3, #4
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	f000 80a6 	beq.w	8001046 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000efa:	2300      	movs	r3, #0
 8000efc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000efe:	4b8b      	ldr	r3, [pc, #556]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f00:	69db      	ldr	r3, [r3, #28]
 8000f02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d10d      	bne.n	8000f26 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f0a:	4b88      	ldr	r3, [pc, #544]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f0c:	69db      	ldr	r3, [r3, #28]
 8000f0e:	4a87      	ldr	r2, [pc, #540]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f14:	61d3      	str	r3, [r2, #28]
 8000f16:	4b85      	ldr	r3, [pc, #532]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f18:	69db      	ldr	r3, [r3, #28]
 8000f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f1e:	60bb      	str	r3, [r7, #8]
 8000f20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f22:	2301      	movs	r3, #1
 8000f24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f26:	4b82      	ldr	r3, [pc, #520]	; (8001130 <HAL_RCC_OscConfig+0x4c8>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d118      	bne.n	8000f64 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f32:	4b7f      	ldr	r3, [pc, #508]	; (8001130 <HAL_RCC_OscConfig+0x4c8>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a7e      	ldr	r2, [pc, #504]	; (8001130 <HAL_RCC_OscConfig+0x4c8>)
 8000f38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f3e:	f7ff fc09 	bl	8000754 <HAL_GetTick>
 8000f42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f44:	e008      	b.n	8000f58 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f46:	f7ff fc05 	bl	8000754 <HAL_GetTick>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	2b64      	cmp	r3, #100	; 0x64
 8000f52:	d901      	bls.n	8000f58 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000f54:	2303      	movs	r3, #3
 8000f56:	e103      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f58:	4b75      	ldr	r3, [pc, #468]	; (8001130 <HAL_RCC_OscConfig+0x4c8>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d0f0      	beq.n	8000f46 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d106      	bne.n	8000f7a <HAL_RCC_OscConfig+0x312>
 8000f6c:	4b6f      	ldr	r3, [pc, #444]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f6e:	6a1b      	ldr	r3, [r3, #32]
 8000f70:	4a6e      	ldr	r2, [pc, #440]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f72:	f043 0301 	orr.w	r3, r3, #1
 8000f76:	6213      	str	r3, [r2, #32]
 8000f78:	e02d      	b.n	8000fd6 <HAL_RCC_OscConfig+0x36e>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	68db      	ldr	r3, [r3, #12]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d10c      	bne.n	8000f9c <HAL_RCC_OscConfig+0x334>
 8000f82:	4b6a      	ldr	r3, [pc, #424]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f84:	6a1b      	ldr	r3, [r3, #32]
 8000f86:	4a69      	ldr	r2, [pc, #420]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f88:	f023 0301 	bic.w	r3, r3, #1
 8000f8c:	6213      	str	r3, [r2, #32]
 8000f8e:	4b67      	ldr	r3, [pc, #412]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f90:	6a1b      	ldr	r3, [r3, #32]
 8000f92:	4a66      	ldr	r2, [pc, #408]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000f94:	f023 0304 	bic.w	r3, r3, #4
 8000f98:	6213      	str	r3, [r2, #32]
 8000f9a:	e01c      	b.n	8000fd6 <HAL_RCC_OscConfig+0x36e>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	2b05      	cmp	r3, #5
 8000fa2:	d10c      	bne.n	8000fbe <HAL_RCC_OscConfig+0x356>
 8000fa4:	4b61      	ldr	r3, [pc, #388]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000fa6:	6a1b      	ldr	r3, [r3, #32]
 8000fa8:	4a60      	ldr	r2, [pc, #384]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000faa:	f043 0304 	orr.w	r3, r3, #4
 8000fae:	6213      	str	r3, [r2, #32]
 8000fb0:	4b5e      	ldr	r3, [pc, #376]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000fb2:	6a1b      	ldr	r3, [r3, #32]
 8000fb4:	4a5d      	ldr	r2, [pc, #372]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000fb6:	f043 0301 	orr.w	r3, r3, #1
 8000fba:	6213      	str	r3, [r2, #32]
 8000fbc:	e00b      	b.n	8000fd6 <HAL_RCC_OscConfig+0x36e>
 8000fbe:	4b5b      	ldr	r3, [pc, #364]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000fc0:	6a1b      	ldr	r3, [r3, #32]
 8000fc2:	4a5a      	ldr	r2, [pc, #360]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000fc4:	f023 0301 	bic.w	r3, r3, #1
 8000fc8:	6213      	str	r3, [r2, #32]
 8000fca:	4b58      	ldr	r3, [pc, #352]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000fcc:	6a1b      	ldr	r3, [r3, #32]
 8000fce:	4a57      	ldr	r2, [pc, #348]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000fd0:	f023 0304 	bic.w	r3, r3, #4
 8000fd4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	68db      	ldr	r3, [r3, #12]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d015      	beq.n	800100a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fde:	f7ff fbb9 	bl	8000754 <HAL_GetTick>
 8000fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fe4:	e00a      	b.n	8000ffc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fe6:	f7ff fbb5 	bl	8000754 <HAL_GetTick>
 8000fea:	4602      	mov	r2, r0
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d901      	bls.n	8000ffc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	e0b1      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ffc:	4b4b      	ldr	r3, [pc, #300]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8000ffe:	6a1b      	ldr	r3, [r3, #32]
 8001000:	f003 0302 	and.w	r3, r3, #2
 8001004:	2b00      	cmp	r3, #0
 8001006:	d0ee      	beq.n	8000fe6 <HAL_RCC_OscConfig+0x37e>
 8001008:	e014      	b.n	8001034 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800100a:	f7ff fba3 	bl	8000754 <HAL_GetTick>
 800100e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001010:	e00a      	b.n	8001028 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001012:	f7ff fb9f 	bl	8000754 <HAL_GetTick>
 8001016:	4602      	mov	r2, r0
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	1ad3      	subs	r3, r2, r3
 800101c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001020:	4293      	cmp	r3, r2
 8001022:	d901      	bls.n	8001028 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001024:	2303      	movs	r3, #3
 8001026:	e09b      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001028:	4b40      	ldr	r3, [pc, #256]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 800102a:	6a1b      	ldr	r3, [r3, #32]
 800102c:	f003 0302 	and.w	r3, r3, #2
 8001030:	2b00      	cmp	r3, #0
 8001032:	d1ee      	bne.n	8001012 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001034:	7dfb      	ldrb	r3, [r7, #23]
 8001036:	2b01      	cmp	r3, #1
 8001038:	d105      	bne.n	8001046 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800103a:	4b3c      	ldr	r3, [pc, #240]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 800103c:	69db      	ldr	r3, [r3, #28]
 800103e:	4a3b      	ldr	r2, [pc, #236]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8001040:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001044:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	69db      	ldr	r3, [r3, #28]
 800104a:	2b00      	cmp	r3, #0
 800104c:	f000 8087 	beq.w	800115e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001050:	4b36      	ldr	r3, [pc, #216]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f003 030c 	and.w	r3, r3, #12
 8001058:	2b08      	cmp	r3, #8
 800105a:	d061      	beq.n	8001120 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	69db      	ldr	r3, [r3, #28]
 8001060:	2b02      	cmp	r3, #2
 8001062:	d146      	bne.n	80010f2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001064:	4b33      	ldr	r3, [pc, #204]	; (8001134 <HAL_RCC_OscConfig+0x4cc>)
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106a:	f7ff fb73 	bl	8000754 <HAL_GetTick>
 800106e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001070:	e008      	b.n	8001084 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001072:	f7ff fb6f 	bl	8000754 <HAL_GetTick>
 8001076:	4602      	mov	r2, r0
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	2b02      	cmp	r3, #2
 800107e:	d901      	bls.n	8001084 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001080:	2303      	movs	r3, #3
 8001082:	e06d      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001084:	4b29      	ldr	r3, [pc, #164]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800108c:	2b00      	cmp	r3, #0
 800108e:	d1f0      	bne.n	8001072 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6a1b      	ldr	r3, [r3, #32]
 8001094:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001098:	d108      	bne.n	80010ac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800109a:	4b24      	ldr	r3, [pc, #144]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	4921      	ldr	r1, [pc, #132]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 80010a8:	4313      	orrs	r3, r2
 80010aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010ac:	4b1f      	ldr	r3, [pc, #124]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6a19      	ldr	r1, [r3, #32]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010bc:	430b      	orrs	r3, r1
 80010be:	491b      	ldr	r1, [pc, #108]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 80010c0:	4313      	orrs	r3, r2
 80010c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010c4:	4b1b      	ldr	r3, [pc, #108]	; (8001134 <HAL_RCC_OscConfig+0x4cc>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ca:	f7ff fb43 	bl	8000754 <HAL_GetTick>
 80010ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010d0:	e008      	b.n	80010e4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010d2:	f7ff fb3f 	bl	8000754 <HAL_GetTick>
 80010d6:	4602      	mov	r2, r0
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	1ad3      	subs	r3, r2, r3
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d901      	bls.n	80010e4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80010e0:	2303      	movs	r3, #3
 80010e2:	e03d      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010e4:	4b11      	ldr	r3, [pc, #68]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d0f0      	beq.n	80010d2 <HAL_RCC_OscConfig+0x46a>
 80010f0:	e035      	b.n	800115e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010f2:	4b10      	ldr	r3, [pc, #64]	; (8001134 <HAL_RCC_OscConfig+0x4cc>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f8:	f7ff fb2c 	bl	8000754 <HAL_GetTick>
 80010fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010fe:	e008      	b.n	8001112 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001100:	f7ff fb28 	bl	8000754 <HAL_GetTick>
 8001104:	4602      	mov	r2, r0
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	2b02      	cmp	r3, #2
 800110c:	d901      	bls.n	8001112 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800110e:	2303      	movs	r3, #3
 8001110:	e026      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001112:	4b06      	ldr	r3, [pc, #24]	; (800112c <HAL_RCC_OscConfig+0x4c4>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d1f0      	bne.n	8001100 <HAL_RCC_OscConfig+0x498>
 800111e:	e01e      	b.n	800115e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	69db      	ldr	r3, [r3, #28]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d107      	bne.n	8001138 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001128:	2301      	movs	r3, #1
 800112a:	e019      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
 800112c:	40021000 	.word	0x40021000
 8001130:	40007000 	.word	0x40007000
 8001134:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001138:	4b0b      	ldr	r3, [pc, #44]	; (8001168 <HAL_RCC_OscConfig+0x500>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6a1b      	ldr	r3, [r3, #32]
 8001148:	429a      	cmp	r2, r3
 800114a:	d106      	bne.n	800115a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001156:	429a      	cmp	r2, r3
 8001158:	d001      	beq.n	800115e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e000      	b.n	8001160 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800115e:	2300      	movs	r3, #0
}
 8001160:	4618      	mov	r0, r3
 8001162:	3718      	adds	r7, #24
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40021000 	.word	0x40021000

0800116c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d101      	bne.n	8001180 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	e0d0      	b.n	8001322 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001180:	4b6a      	ldr	r3, [pc, #424]	; (800132c <HAL_RCC_ClockConfig+0x1c0>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f003 0307 	and.w	r3, r3, #7
 8001188:	683a      	ldr	r2, [r7, #0]
 800118a:	429a      	cmp	r2, r3
 800118c:	d910      	bls.n	80011b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800118e:	4b67      	ldr	r3, [pc, #412]	; (800132c <HAL_RCC_ClockConfig+0x1c0>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f023 0207 	bic.w	r2, r3, #7
 8001196:	4965      	ldr	r1, [pc, #404]	; (800132c <HAL_RCC_ClockConfig+0x1c0>)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	4313      	orrs	r3, r2
 800119c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800119e:	4b63      	ldr	r3, [pc, #396]	; (800132c <HAL_RCC_ClockConfig+0x1c0>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 0307 	and.w	r3, r3, #7
 80011a6:	683a      	ldr	r2, [r7, #0]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d001      	beq.n	80011b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80011ac:	2301      	movs	r3, #1
 80011ae:	e0b8      	b.n	8001322 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f003 0302 	and.w	r3, r3, #2
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d020      	beq.n	80011fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f003 0304 	and.w	r3, r3, #4
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d005      	beq.n	80011d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011c8:	4b59      	ldr	r3, [pc, #356]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	4a58      	ldr	r2, [pc, #352]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80011ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80011d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f003 0308 	and.w	r3, r3, #8
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d005      	beq.n	80011ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011e0:	4b53      	ldr	r3, [pc, #332]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	4a52      	ldr	r2, [pc, #328]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80011e6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80011ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011ec:	4b50      	ldr	r3, [pc, #320]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	494d      	ldr	r1, [pc, #308]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80011fa:	4313      	orrs	r3, r2
 80011fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	2b00      	cmp	r3, #0
 8001208:	d040      	beq.n	800128c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	2b01      	cmp	r3, #1
 8001210:	d107      	bne.n	8001222 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001212:	4b47      	ldr	r3, [pc, #284]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d115      	bne.n	800124a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e07f      	b.n	8001322 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	2b02      	cmp	r3, #2
 8001228:	d107      	bne.n	800123a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800122a:	4b41      	ldr	r3, [pc, #260]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001232:	2b00      	cmp	r3, #0
 8001234:	d109      	bne.n	800124a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e073      	b.n	8001322 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800123a:	4b3d      	ldr	r3, [pc, #244]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	2b00      	cmp	r3, #0
 8001244:	d101      	bne.n	800124a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e06b      	b.n	8001322 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800124a:	4b39      	ldr	r3, [pc, #228]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f023 0203 	bic.w	r2, r3, #3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	4936      	ldr	r1, [pc, #216]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 8001258:	4313      	orrs	r3, r2
 800125a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800125c:	f7ff fa7a 	bl	8000754 <HAL_GetTick>
 8001260:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001262:	e00a      	b.n	800127a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001264:	f7ff fa76 	bl	8000754 <HAL_GetTick>
 8001268:	4602      	mov	r2, r0
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001272:	4293      	cmp	r3, r2
 8001274:	d901      	bls.n	800127a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e053      	b.n	8001322 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800127a:	4b2d      	ldr	r3, [pc, #180]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f003 020c 	and.w	r2, r3, #12
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	429a      	cmp	r2, r3
 800128a:	d1eb      	bne.n	8001264 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800128c:	4b27      	ldr	r3, [pc, #156]	; (800132c <HAL_RCC_ClockConfig+0x1c0>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 0307 	and.w	r3, r3, #7
 8001294:	683a      	ldr	r2, [r7, #0]
 8001296:	429a      	cmp	r2, r3
 8001298:	d210      	bcs.n	80012bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800129a:	4b24      	ldr	r3, [pc, #144]	; (800132c <HAL_RCC_ClockConfig+0x1c0>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f023 0207 	bic.w	r2, r3, #7
 80012a2:	4922      	ldr	r1, [pc, #136]	; (800132c <HAL_RCC_ClockConfig+0x1c0>)
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012aa:	4b20      	ldr	r3, [pc, #128]	; (800132c <HAL_RCC_ClockConfig+0x1c0>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 0307 	and.w	r3, r3, #7
 80012b2:	683a      	ldr	r2, [r7, #0]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d001      	beq.n	80012bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e032      	b.n	8001322 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 0304 	and.w	r3, r3, #4
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d008      	beq.n	80012da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012c8:	4b19      	ldr	r3, [pc, #100]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	4916      	ldr	r1, [pc, #88]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80012d6:	4313      	orrs	r3, r2
 80012d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f003 0308 	and.w	r3, r3, #8
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d009      	beq.n	80012fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80012e6:	4b12      	ldr	r3, [pc, #72]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	691b      	ldr	r3, [r3, #16]
 80012f2:	00db      	lsls	r3, r3, #3
 80012f4:	490e      	ldr	r1, [pc, #56]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 80012f6:	4313      	orrs	r3, r2
 80012f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80012fa:	f000 f821 	bl	8001340 <HAL_RCC_GetSysClockFreq>
 80012fe:	4602      	mov	r2, r0
 8001300:	4b0b      	ldr	r3, [pc, #44]	; (8001330 <HAL_RCC_ClockConfig+0x1c4>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	091b      	lsrs	r3, r3, #4
 8001306:	f003 030f 	and.w	r3, r3, #15
 800130a:	490a      	ldr	r1, [pc, #40]	; (8001334 <HAL_RCC_ClockConfig+0x1c8>)
 800130c:	5ccb      	ldrb	r3, [r1, r3]
 800130e:	fa22 f303 	lsr.w	r3, r2, r3
 8001312:	4a09      	ldr	r2, [pc, #36]	; (8001338 <HAL_RCC_ClockConfig+0x1cc>)
 8001314:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001316:	4b09      	ldr	r3, [pc, #36]	; (800133c <HAL_RCC_ClockConfig+0x1d0>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff f9d8 	bl	80006d0 <HAL_InitTick>

  return HAL_OK;
 8001320:	2300      	movs	r3, #0
}
 8001322:	4618      	mov	r0, r3
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40022000 	.word	0x40022000
 8001330:	40021000 	.word	0x40021000
 8001334:	08002d90 	.word	0x08002d90
 8001338:	20000000 	.word	0x20000000
 800133c:	20000004 	.word	0x20000004

08001340 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001340:	b480      	push	{r7}
 8001342:	b087      	sub	sp, #28
 8001344:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001346:	2300      	movs	r3, #0
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	2300      	movs	r3, #0
 800134c:	60bb      	str	r3, [r7, #8]
 800134e:	2300      	movs	r3, #0
 8001350:	617b      	str	r3, [r7, #20]
 8001352:	2300      	movs	r3, #0
 8001354:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001356:	2300      	movs	r3, #0
 8001358:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800135a:	4b1e      	ldr	r3, [pc, #120]	; (80013d4 <HAL_RCC_GetSysClockFreq+0x94>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	f003 030c 	and.w	r3, r3, #12
 8001366:	2b04      	cmp	r3, #4
 8001368:	d002      	beq.n	8001370 <HAL_RCC_GetSysClockFreq+0x30>
 800136a:	2b08      	cmp	r3, #8
 800136c:	d003      	beq.n	8001376 <HAL_RCC_GetSysClockFreq+0x36>
 800136e:	e027      	b.n	80013c0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001370:	4b19      	ldr	r3, [pc, #100]	; (80013d8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001372:	613b      	str	r3, [r7, #16]
      break;
 8001374:	e027      	b.n	80013c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	0c9b      	lsrs	r3, r3, #18
 800137a:	f003 030f 	and.w	r3, r3, #15
 800137e:	4a17      	ldr	r2, [pc, #92]	; (80013dc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001380:	5cd3      	ldrb	r3, [r2, r3]
 8001382:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d010      	beq.n	80013b0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800138e:	4b11      	ldr	r3, [pc, #68]	; (80013d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	0c5b      	lsrs	r3, r3, #17
 8001394:	f003 0301 	and.w	r3, r3, #1
 8001398:	4a11      	ldr	r2, [pc, #68]	; (80013e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800139a:	5cd3      	ldrb	r3, [r2, r3]
 800139c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4a0d      	ldr	r2, [pc, #52]	; (80013d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80013a2:	fb03 f202 	mul.w	r2, r3, r2
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ac:	617b      	str	r3, [r7, #20]
 80013ae:	e004      	b.n	80013ba <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	4a0c      	ldr	r2, [pc, #48]	; (80013e4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80013b4:	fb02 f303 	mul.w	r3, r2, r3
 80013b8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	613b      	str	r3, [r7, #16]
      break;
 80013be:	e002      	b.n	80013c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80013c0:	4b05      	ldr	r3, [pc, #20]	; (80013d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80013c2:	613b      	str	r3, [r7, #16]
      break;
 80013c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80013c6:	693b      	ldr	r3, [r7, #16]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	371c      	adds	r7, #28
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bc80      	pop	{r7}
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	40021000 	.word	0x40021000
 80013d8:	007a1200 	.word	0x007a1200
 80013dc:	08002da0 	.word	0x08002da0
 80013e0:	08002db0 	.word	0x08002db0
 80013e4:	003d0900 	.word	0x003d0900

080013e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b085      	sub	sp, #20
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80013f0:	4b0a      	ldr	r3, [pc, #40]	; (800141c <RCC_Delay+0x34>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a0a      	ldr	r2, [pc, #40]	; (8001420 <RCC_Delay+0x38>)
 80013f6:	fba2 2303 	umull	r2, r3, r2, r3
 80013fa:	0a5b      	lsrs	r3, r3, #9
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	fb02 f303 	mul.w	r3, r2, r3
 8001402:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001404:	bf00      	nop
  }
  while (Delay --);
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	1e5a      	subs	r2, r3, #1
 800140a:	60fa      	str	r2, [r7, #12]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d1f9      	bne.n	8001404 <RCC_Delay+0x1c>
}
 8001410:	bf00      	nop
 8001412:	bf00      	nop
 8001414:	3714      	adds	r7, #20
 8001416:	46bd      	mov	sp, r7
 8001418:	bc80      	pop	{r7}
 800141a:	4770      	bx	lr
 800141c:	20000000 	.word	0x20000000
 8001420:	10624dd3 	.word	0x10624dd3

08001424 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d101      	bne.n	8001436 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e041      	b.n	80014ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800143c:	b2db      	uxtb	r3, r3
 800143e:	2b00      	cmp	r3, #0
 8001440:	d106      	bne.n	8001450 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7ff f8c0 	bl	80005d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2202      	movs	r2, #2
 8001454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	3304      	adds	r3, #4
 8001460:	4619      	mov	r1, r3
 8001462:	4610      	mov	r0, r2
 8001464:	f000 f8f4 	bl	8001650 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2201      	movs	r2, #1
 800146c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2201      	movs	r2, #1
 8001474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2201      	movs	r2, #1
 800147c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2201      	movs	r2, #1
 8001484:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2201      	movs	r2, #1
 800148c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2201      	movs	r2, #1
 8001494:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2201      	movs	r2, #1
 800149c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2201      	movs	r2, #1
 80014a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2201      	movs	r2, #1
 80014ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2201      	movs	r2, #1
 80014b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b084      	sub	sp, #16
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80014cc:	2300      	movs	r3, #0
 80014ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d101      	bne.n	80014de <HAL_TIM_ConfigClockSource+0x1c>
 80014da:	2302      	movs	r3, #2
 80014dc:	e0b4      	b.n	8001648 <HAL_TIM_ConfigClockSource+0x186>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2201      	movs	r2, #1
 80014e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2202      	movs	r2, #2
 80014ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80014fc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001504:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	68ba      	ldr	r2, [r7, #8]
 800150c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001516:	d03e      	beq.n	8001596 <HAL_TIM_ConfigClockSource+0xd4>
 8001518:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800151c:	f200 8087 	bhi.w	800162e <HAL_TIM_ConfigClockSource+0x16c>
 8001520:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001524:	f000 8086 	beq.w	8001634 <HAL_TIM_ConfigClockSource+0x172>
 8001528:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800152c:	d87f      	bhi.n	800162e <HAL_TIM_ConfigClockSource+0x16c>
 800152e:	2b70      	cmp	r3, #112	; 0x70
 8001530:	d01a      	beq.n	8001568 <HAL_TIM_ConfigClockSource+0xa6>
 8001532:	2b70      	cmp	r3, #112	; 0x70
 8001534:	d87b      	bhi.n	800162e <HAL_TIM_ConfigClockSource+0x16c>
 8001536:	2b60      	cmp	r3, #96	; 0x60
 8001538:	d050      	beq.n	80015dc <HAL_TIM_ConfigClockSource+0x11a>
 800153a:	2b60      	cmp	r3, #96	; 0x60
 800153c:	d877      	bhi.n	800162e <HAL_TIM_ConfigClockSource+0x16c>
 800153e:	2b50      	cmp	r3, #80	; 0x50
 8001540:	d03c      	beq.n	80015bc <HAL_TIM_ConfigClockSource+0xfa>
 8001542:	2b50      	cmp	r3, #80	; 0x50
 8001544:	d873      	bhi.n	800162e <HAL_TIM_ConfigClockSource+0x16c>
 8001546:	2b40      	cmp	r3, #64	; 0x40
 8001548:	d058      	beq.n	80015fc <HAL_TIM_ConfigClockSource+0x13a>
 800154a:	2b40      	cmp	r3, #64	; 0x40
 800154c:	d86f      	bhi.n	800162e <HAL_TIM_ConfigClockSource+0x16c>
 800154e:	2b30      	cmp	r3, #48	; 0x30
 8001550:	d064      	beq.n	800161c <HAL_TIM_ConfigClockSource+0x15a>
 8001552:	2b30      	cmp	r3, #48	; 0x30
 8001554:	d86b      	bhi.n	800162e <HAL_TIM_ConfigClockSource+0x16c>
 8001556:	2b20      	cmp	r3, #32
 8001558:	d060      	beq.n	800161c <HAL_TIM_ConfigClockSource+0x15a>
 800155a:	2b20      	cmp	r3, #32
 800155c:	d867      	bhi.n	800162e <HAL_TIM_ConfigClockSource+0x16c>
 800155e:	2b00      	cmp	r3, #0
 8001560:	d05c      	beq.n	800161c <HAL_TIM_ConfigClockSource+0x15a>
 8001562:	2b10      	cmp	r3, #16
 8001564:	d05a      	beq.n	800161c <HAL_TIM_ConfigClockSource+0x15a>
 8001566:	e062      	b.n	800162e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001578:	f000 f943 	bl	8001802 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800158a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	68ba      	ldr	r2, [r7, #8]
 8001592:	609a      	str	r2, [r3, #8]
      break;
 8001594:	e04f      	b.n	8001636 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80015a6:	f000 f92c 	bl	8001802 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	689a      	ldr	r2, [r3, #8]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80015b8:	609a      	str	r2, [r3, #8]
      break;
 80015ba:	e03c      	b.n	8001636 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80015c8:	461a      	mov	r2, r3
 80015ca:	f000 f8a3 	bl	8001714 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2150      	movs	r1, #80	; 0x50
 80015d4:	4618      	mov	r0, r3
 80015d6:	f000 f8fa 	bl	80017ce <TIM_ITRx_SetConfig>
      break;
 80015da:	e02c      	b.n	8001636 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80015e8:	461a      	mov	r2, r3
 80015ea:	f000 f8c1 	bl	8001770 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2160      	movs	r1, #96	; 0x60
 80015f4:	4618      	mov	r0, r3
 80015f6:	f000 f8ea 	bl	80017ce <TIM_ITRx_SetConfig>
      break;
 80015fa:	e01c      	b.n	8001636 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001608:	461a      	mov	r2, r3
 800160a:	f000 f883 	bl	8001714 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2140      	movs	r1, #64	; 0x40
 8001614:	4618      	mov	r0, r3
 8001616:	f000 f8da 	bl	80017ce <TIM_ITRx_SetConfig>
      break;
 800161a:	e00c      	b.n	8001636 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4619      	mov	r1, r3
 8001626:	4610      	mov	r0, r2
 8001628:	f000 f8d1 	bl	80017ce <TIM_ITRx_SetConfig>
      break;
 800162c:	e003      	b.n	8001636 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	73fb      	strb	r3, [r7, #15]
      break;
 8001632:	e000      	b.n	8001636 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001634:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2201      	movs	r2, #1
 800163a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001646:	7bfb      	ldrb	r3, [r7, #15]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3710      	adds	r7, #16
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	4a29      	ldr	r2, [pc, #164]	; (8001708 <TIM_Base_SetConfig+0xb8>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d00b      	beq.n	8001680 <TIM_Base_SetConfig+0x30>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800166e:	d007      	beq.n	8001680 <TIM_Base_SetConfig+0x30>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	4a26      	ldr	r2, [pc, #152]	; (800170c <TIM_Base_SetConfig+0xbc>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d003      	beq.n	8001680 <TIM_Base_SetConfig+0x30>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4a25      	ldr	r2, [pc, #148]	; (8001710 <TIM_Base_SetConfig+0xc0>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d108      	bne.n	8001692 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001686:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	68fa      	ldr	r2, [r7, #12]
 800168e:	4313      	orrs	r3, r2
 8001690:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a1c      	ldr	r2, [pc, #112]	; (8001708 <TIM_Base_SetConfig+0xb8>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d00b      	beq.n	80016b2 <TIM_Base_SetConfig+0x62>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016a0:	d007      	beq.n	80016b2 <TIM_Base_SetConfig+0x62>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4a19      	ldr	r2, [pc, #100]	; (800170c <TIM_Base_SetConfig+0xbc>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d003      	beq.n	80016b2 <TIM_Base_SetConfig+0x62>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a18      	ldr	r2, [pc, #96]	; (8001710 <TIM_Base_SetConfig+0xc0>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d108      	bne.n	80016c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	68db      	ldr	r3, [r3, #12]
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	695b      	ldr	r3, [r3, #20]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	68fa      	ldr	r2, [r7, #12]
 80016d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	4a07      	ldr	r2, [pc, #28]	; (8001708 <TIM_Base_SetConfig+0xb8>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d103      	bne.n	80016f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	691a      	ldr	r2, [r3, #16]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2201      	movs	r2, #1
 80016fc:	615a      	str	r2, [r3, #20]
}
 80016fe:	bf00      	nop
 8001700:	3714      	adds	r7, #20
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr
 8001708:	40012c00 	.word	0x40012c00
 800170c:	40000400 	.word	0x40000400
 8001710:	40000800 	.word	0x40000800

08001714 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001714:	b480      	push	{r7}
 8001716:	b087      	sub	sp, #28
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	6a1b      	ldr	r3, [r3, #32]
 8001724:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	6a1b      	ldr	r3, [r3, #32]
 800172a:	f023 0201 	bic.w	r2, r3, #1
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	699b      	ldr	r3, [r3, #24]
 8001736:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800173e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	011b      	lsls	r3, r3, #4
 8001744:	693a      	ldr	r2, [r7, #16]
 8001746:	4313      	orrs	r3, r2
 8001748:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	f023 030a 	bic.w	r3, r3, #10
 8001750:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001752:	697a      	ldr	r2, [r7, #20]
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	4313      	orrs	r3, r2
 8001758:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	697a      	ldr	r2, [r7, #20]
 8001764:	621a      	str	r2, [r3, #32]
}
 8001766:	bf00      	nop
 8001768:	371c      	adds	r7, #28
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr

08001770 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001770:	b480      	push	{r7}
 8001772:	b087      	sub	sp, #28
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	6a1b      	ldr	r3, [r3, #32]
 8001780:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	6a1b      	ldr	r3, [r3, #32]
 8001786:	f023 0210 	bic.w	r2, r3, #16
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	699b      	ldr	r3, [r3, #24]
 8001792:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800179a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	031b      	lsls	r3, r3, #12
 80017a0:	693a      	ldr	r2, [r7, #16]
 80017a2:	4313      	orrs	r3, r2
 80017a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80017ac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	011b      	lsls	r3, r3, #4
 80017b2:	697a      	ldr	r2, [r7, #20]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	697a      	ldr	r2, [r7, #20]
 80017c2:	621a      	str	r2, [r3, #32]
}
 80017c4:	bf00      	nop
 80017c6:	371c      	adds	r7, #28
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bc80      	pop	{r7}
 80017cc:	4770      	bx	lr

080017ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80017ce:	b480      	push	{r7}
 80017d0:	b085      	sub	sp, #20
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
 80017d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80017e6:	683a      	ldr	r2, [r7, #0]
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	f043 0307 	orr.w	r3, r3, #7
 80017f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	68fa      	ldr	r2, [r7, #12]
 80017f6:	609a      	str	r2, [r3, #8]
}
 80017f8:	bf00      	nop
 80017fa:	3714      	adds	r7, #20
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bc80      	pop	{r7}
 8001800:	4770      	bx	lr

08001802 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001802:	b480      	push	{r7}
 8001804:	b087      	sub	sp, #28
 8001806:	af00      	add	r7, sp, #0
 8001808:	60f8      	str	r0, [r7, #12]
 800180a:	60b9      	str	r1, [r7, #8]
 800180c:	607a      	str	r2, [r7, #4]
 800180e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800181c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	021a      	lsls	r2, r3, #8
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	431a      	orrs	r2, r3
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	4313      	orrs	r3, r2
 800182a:	697a      	ldr	r2, [r7, #20]
 800182c:	4313      	orrs	r3, r2
 800182e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	697a      	ldr	r2, [r7, #20]
 8001834:	609a      	str	r2, [r3, #8]
}
 8001836:	bf00      	nop
 8001838:	371c      	adds	r7, #28
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr

08001840 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001840:	b480      	push	{r7}
 8001842:	b085      	sub	sp, #20
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001850:	2b01      	cmp	r3, #1
 8001852:	d101      	bne.n	8001858 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001854:	2302      	movs	r3, #2
 8001856:	e046      	b.n	80018e6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2201      	movs	r2, #1
 800185c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2202      	movs	r2, #2
 8001864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800187e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	68fa      	ldr	r2, [r7, #12]
 8001886:	4313      	orrs	r3, r2
 8001888:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	68fa      	ldr	r2, [r7, #12]
 8001890:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a16      	ldr	r2, [pc, #88]	; (80018f0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d00e      	beq.n	80018ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018a4:	d009      	beq.n	80018ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a12      	ldr	r2, [pc, #72]	; (80018f4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d004      	beq.n	80018ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a10      	ldr	r2, [pc, #64]	; (80018f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d10c      	bne.n	80018d4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80018c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	68ba      	ldr	r2, [r7, #8]
 80018c8:	4313      	orrs	r3, r2
 80018ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	68ba      	ldr	r2, [r7, #8]
 80018d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2201      	movs	r2, #1
 80018d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2200      	movs	r2, #0
 80018e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3714      	adds	r7, #20
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr
 80018f0:	40012c00 	.word	0x40012c00
 80018f4:	40000400 	.word	0x40000400
 80018f8:	40000800 	.word	0x40000800

080018fc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001906:	2300      	movs	r3, #0
 8001908:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800190a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800190e:	2b84      	cmp	r3, #132	; 0x84
 8001910:	d005      	beq.n	800191e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8001912:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	4413      	add	r3, r2
 800191a:	3303      	adds	r3, #3
 800191c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800191e:	68fb      	ldr	r3, [r7, #12]
}
 8001920:	4618      	mov	r0, r3
 8001922:	3714      	adds	r7, #20
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr

0800192a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800192e:	f000 fad1 	bl	8001ed4 <vTaskStartScheduler>
  
  return osOK;
 8001932:	2300      	movs	r3, #0
}
 8001934:	4618      	mov	r0, r3
 8001936:	bd80      	pop	{r7, pc}

08001938 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001938:	b5f0      	push	{r4, r5, r6, r7, lr}
 800193a:	b089      	sub	sp, #36	; 0x24
 800193c:	af04      	add	r7, sp, #16
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	695b      	ldr	r3, [r3, #20]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d020      	beq.n	800198c <osThreadCreate+0x54>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	699b      	ldr	r3, [r3, #24]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d01c      	beq.n	800198c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	685c      	ldr	r4, [r3, #4]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	691e      	ldr	r6, [r3, #16]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff ffc9 	bl	80018fc <makeFreeRtosPriority>
 800196a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	695b      	ldr	r3, [r3, #20]
 8001970:	687a      	ldr	r2, [r7, #4]
 8001972:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001974:	9202      	str	r2, [sp, #8]
 8001976:	9301      	str	r3, [sp, #4]
 8001978:	9100      	str	r1, [sp, #0]
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	4632      	mov	r2, r6
 800197e:	4629      	mov	r1, r5
 8001980:	4620      	mov	r0, r4
 8001982:	f000 f8e8 	bl	8001b56 <xTaskCreateStatic>
 8001986:	4603      	mov	r3, r0
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	e01c      	b.n	80019c6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685c      	ldr	r4, [r3, #4]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001998:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff ffab 	bl	80018fc <makeFreeRtosPriority>
 80019a6:	4602      	mov	r2, r0
 80019a8:	f107 030c 	add.w	r3, r7, #12
 80019ac:	9301      	str	r3, [sp, #4]
 80019ae:	9200      	str	r2, [sp, #0]
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	4632      	mov	r2, r6
 80019b4:	4629      	mov	r1, r5
 80019b6:	4620      	mov	r0, r4
 80019b8:	f000 f929 	bl	8001c0e <xTaskCreate>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d001      	beq.n	80019c6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	e000      	b.n	80019c8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80019c6:	68fb      	ldr	r3, [r7, #12]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3714      	adds	r7, #20
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

080019d0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <osDelay+0x16>
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	e000      	b.n	80019e8 <osDelay+0x18>
 80019e6:	2301      	movs	r3, #1
 80019e8:	4618      	mov	r0, r3
 80019ea:	f000 fa3f 	bl	8001e6c <vTaskDelay>
  
  return osOK;
 80019ee:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3710      	adds	r7, #16
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f103 0208 	add.w	r2, r3, #8
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a10:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	f103 0208 	add.w	r2, r3, #8
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f103 0208 	add.w	r2, r3, #8
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr

08001a36 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001a36:	b480      	push	{r7}
 8001a38:	b083      	sub	sp, #12
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2200      	movs	r2, #0
 8001a42:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001a44:	bf00      	nop
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bc80      	pop	{r7}
 8001a4c:	4770      	bx	lr

08001a4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a4e:	b480      	push	{r7}
 8001a50:	b085      	sub	sp, #20
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
 8001a56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	68fa      	ldr	r2, [r7, #12]
 8001a62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	689a      	ldr	r2, [r3, #8]
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	683a      	ldr	r2, [r7, #0]
 8001a72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	683a      	ldr	r2, [r7, #0]
 8001a78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	1c5a      	adds	r2, r3, #1
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	601a      	str	r2, [r3, #0]
}
 8001a8a:	bf00      	nop
 8001a8c:	3714      	adds	r7, #20
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr

08001a94 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aaa:	d103      	bne.n	8001ab4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	691b      	ldr	r3, [r3, #16]
 8001ab0:	60fb      	str	r3, [r7, #12]
 8001ab2:	e00c      	b.n	8001ace <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3308      	adds	r3, #8
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	e002      	b.n	8001ac2 <vListInsert+0x2e>
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	68ba      	ldr	r2, [r7, #8]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d2f6      	bcs.n	8001abc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	685a      	ldr	r2, [r3, #4]
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	683a      	ldr	r2, [r7, #0]
 8001adc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	68fa      	ldr	r2, [r7, #12]
 8001ae2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	683a      	ldr	r2, [r7, #0]
 8001ae8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	687a      	ldr	r2, [r7, #4]
 8001aee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	1c5a      	adds	r2, r3, #1
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	601a      	str	r2, [r3, #0]
}
 8001afa:	bf00      	nop
 8001afc:	3714      	adds	r7, #20
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr

08001b04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	691b      	ldr	r3, [r3, #16]
 8001b10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	6892      	ldr	r2, [r2, #8]
 8001b1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	6852      	ldr	r2, [r2, #4]
 8001b24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d103      	bne.n	8001b38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689a      	ldr	r2, [r3, #8]
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	1e5a      	subs	r2, r3, #1
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3714      	adds	r7, #20
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bc80      	pop	{r7}
 8001b54:	4770      	bx	lr

08001b56 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b08e      	sub	sp, #56	; 0x38
 8001b5a:	af04      	add	r7, sp, #16
 8001b5c:	60f8      	str	r0, [r7, #12]
 8001b5e:	60b9      	str	r1, [r7, #8]
 8001b60:	607a      	str	r2, [r7, #4]
 8001b62:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001b64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d10a      	bne.n	8001b80 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b6e:	f383 8811 	msr	BASEPRI, r3
 8001b72:	f3bf 8f6f 	isb	sy
 8001b76:	f3bf 8f4f 	dsb	sy
 8001b7a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001b7c:	bf00      	nop
 8001b7e:	e7fe      	b.n	8001b7e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8001b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d10a      	bne.n	8001b9c <xTaskCreateStatic+0x46>
	__asm volatile
 8001b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b8a:	f383 8811 	msr	BASEPRI, r3
 8001b8e:	f3bf 8f6f 	isb	sy
 8001b92:	f3bf 8f4f 	dsb	sy
 8001b96:	61fb      	str	r3, [r7, #28]
}
 8001b98:	bf00      	nop
 8001b9a:	e7fe      	b.n	8001b9a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8001b9c:	2354      	movs	r3, #84	; 0x54
 8001b9e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	2b54      	cmp	r3, #84	; 0x54
 8001ba4:	d00a      	beq.n	8001bbc <xTaskCreateStatic+0x66>
	__asm volatile
 8001ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001baa:	f383 8811 	msr	BASEPRI, r3
 8001bae:	f3bf 8f6f 	isb	sy
 8001bb2:	f3bf 8f4f 	dsb	sy
 8001bb6:	61bb      	str	r3, [r7, #24]
}
 8001bb8:	bf00      	nop
 8001bba:	e7fe      	b.n	8001bba <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001bbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d01e      	beq.n	8001c00 <xTaskCreateStatic+0xaa>
 8001bc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d01b      	beq.n	8001c00 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bca:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001bd0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd4:	2202      	movs	r2, #2
 8001bd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001bda:	2300      	movs	r3, #0
 8001bdc:	9303      	str	r3, [sp, #12]
 8001bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be0:	9302      	str	r3, [sp, #8]
 8001be2:	f107 0314 	add.w	r3, r7, #20
 8001be6:	9301      	str	r3, [sp, #4]
 8001be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	68b9      	ldr	r1, [r7, #8]
 8001bf2:	68f8      	ldr	r0, [r7, #12]
 8001bf4:	f000 f850 	bl	8001c98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001bf8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001bfa:	f000 f8cd 	bl	8001d98 <prvAddNewTaskToReadyList>
 8001bfe:	e001      	b.n	8001c04 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8001c00:	2300      	movs	r3, #0
 8001c02:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8001c04:	697b      	ldr	r3, [r7, #20]
	}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3728      	adds	r7, #40	; 0x28
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b08c      	sub	sp, #48	; 0x30
 8001c12:	af04      	add	r7, sp, #16
 8001c14:	60f8      	str	r0, [r7, #12]
 8001c16:	60b9      	str	r1, [r7, #8]
 8001c18:	603b      	str	r3, [r7, #0]
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c1e:	88fb      	ldrh	r3, [r7, #6]
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	4618      	mov	r0, r3
 8001c24:	f000 fe8c 	bl	8002940 <pvPortMalloc>
 8001c28:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d00e      	beq.n	8001c4e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001c30:	2054      	movs	r0, #84	; 0x54
 8001c32:	f000 fe85 	bl	8002940 <pvPortMalloc>
 8001c36:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	697a      	ldr	r2, [r7, #20]
 8001c42:	631a      	str	r2, [r3, #48]	; 0x30
 8001c44:	e005      	b.n	8001c52 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001c46:	6978      	ldr	r0, [r7, #20]
 8001c48:	f000 ff3e 	bl	8002ac8 <vPortFree>
 8001c4c:	e001      	b.n	8001c52 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d017      	beq.n	8001c88 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001c60:	88fa      	ldrh	r2, [r7, #6]
 8001c62:	2300      	movs	r3, #0
 8001c64:	9303      	str	r3, [sp, #12]
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	9302      	str	r3, [sp, #8]
 8001c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c6c:	9301      	str	r3, [sp, #4]
 8001c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c70:	9300      	str	r3, [sp, #0]
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	68b9      	ldr	r1, [r7, #8]
 8001c76:	68f8      	ldr	r0, [r7, #12]
 8001c78:	f000 f80e 	bl	8001c98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001c7c:	69f8      	ldr	r0, [r7, #28]
 8001c7e:	f000 f88b 	bl	8001d98 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001c82:	2301      	movs	r3, #1
 8001c84:	61bb      	str	r3, [r7, #24]
 8001c86:	e002      	b.n	8001c8e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001c88:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001c8e:	69bb      	ldr	r3, [r7, #24]
	}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3720      	adds	r7, #32
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b088      	sub	sp, #32
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
 8001ca4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ca8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001cb0:	3b01      	subs	r3, #1
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	4413      	add	r3, r2
 8001cb6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	f023 0307 	bic.w	r3, r3, #7
 8001cbe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	f003 0307 	and.w	r3, r3, #7
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d00a      	beq.n	8001ce0 <prvInitialiseNewTask+0x48>
	__asm volatile
 8001cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cce:	f383 8811 	msr	BASEPRI, r3
 8001cd2:	f3bf 8f6f 	isb	sy
 8001cd6:	f3bf 8f4f 	dsb	sy
 8001cda:	617b      	str	r3, [r7, #20]
}
 8001cdc:	bf00      	nop
 8001cde:	e7fe      	b.n	8001cde <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	61fb      	str	r3, [r7, #28]
 8001ce4:	e012      	b.n	8001d0c <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	4413      	add	r3, r2
 8001cec:	7819      	ldrb	r1, [r3, #0]
 8001cee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	3334      	adds	r3, #52	; 0x34
 8001cf6:	460a      	mov	r2, r1
 8001cf8:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8001cfa:	68ba      	ldr	r2, [r7, #8]
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	4413      	add	r3, r2
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d006      	beq.n	8001d14 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	61fb      	str	r3, [r7, #28]
 8001d0c:	69fb      	ldr	r3, [r7, #28]
 8001d0e:	2b0f      	cmp	r3, #15
 8001d10:	d9e9      	bls.n	8001ce6 <prvInitialiseNewTask+0x4e>
 8001d12:	e000      	b.n	8001d16 <prvInitialiseNewTask+0x7e>
		{
			break;
 8001d14:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d20:	2b06      	cmp	r3, #6
 8001d22:	d901      	bls.n	8001d28 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001d24:	2306      	movs	r3, #6
 8001d26:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d2c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d32:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d36:	2200      	movs	r2, #0
 8001d38:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d3c:	3304      	adds	r3, #4
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff fe79 	bl	8001a36 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d46:	3318      	adds	r3, #24
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff fe74 	bl	8001a36 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d52:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d56:	f1c3 0207 	rsb	r2, r3, #7
 8001d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d5c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d62:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d66:	2200      	movs	r2, #0
 8001d68:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001d72:	683a      	ldr	r2, [r7, #0]
 8001d74:	68f9      	ldr	r1, [r7, #12]
 8001d76:	69b8      	ldr	r0, [r7, #24]
 8001d78:	f000 fc2c 	bl	80025d4 <pxPortInitialiseStack>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d80:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8001d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d002      	beq.n	8001d8e <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d8c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001d8e:	bf00      	nop
 8001d90:	3720      	adds	r7, #32
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
	...

08001d98 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001da0:	f000 fd0c 	bl	80027bc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001da4:	4b2a      	ldr	r3, [pc, #168]	; (8001e50 <prvAddNewTaskToReadyList+0xb8>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	3301      	adds	r3, #1
 8001daa:	4a29      	ldr	r2, [pc, #164]	; (8001e50 <prvAddNewTaskToReadyList+0xb8>)
 8001dac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001dae:	4b29      	ldr	r3, [pc, #164]	; (8001e54 <prvAddNewTaskToReadyList+0xbc>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d109      	bne.n	8001dca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001db6:	4a27      	ldr	r2, [pc, #156]	; (8001e54 <prvAddNewTaskToReadyList+0xbc>)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001dbc:	4b24      	ldr	r3, [pc, #144]	; (8001e50 <prvAddNewTaskToReadyList+0xb8>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d110      	bne.n	8001de6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001dc4:	f000 fac0 	bl	8002348 <prvInitialiseTaskLists>
 8001dc8:	e00d      	b.n	8001de6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001dca:	4b23      	ldr	r3, [pc, #140]	; (8001e58 <prvAddNewTaskToReadyList+0xc0>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d109      	bne.n	8001de6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001dd2:	4b20      	ldr	r3, [pc, #128]	; (8001e54 <prvAddNewTaskToReadyList+0xbc>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d802      	bhi.n	8001de6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001de0:	4a1c      	ldr	r2, [pc, #112]	; (8001e54 <prvAddNewTaskToReadyList+0xbc>)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001de6:	4b1d      	ldr	r3, [pc, #116]	; (8001e5c <prvAddNewTaskToReadyList+0xc4>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	3301      	adds	r3, #1
 8001dec:	4a1b      	ldr	r2, [pc, #108]	; (8001e5c <prvAddNewTaskToReadyList+0xc4>)
 8001dee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001df4:	2201      	movs	r2, #1
 8001df6:	409a      	lsls	r2, r3
 8001df8:	4b19      	ldr	r3, [pc, #100]	; (8001e60 <prvAddNewTaskToReadyList+0xc8>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	4a18      	ldr	r2, [pc, #96]	; (8001e60 <prvAddNewTaskToReadyList+0xc8>)
 8001e00:	6013      	str	r3, [r2, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e06:	4613      	mov	r3, r2
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	4413      	add	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	4a15      	ldr	r2, [pc, #84]	; (8001e64 <prvAddNewTaskToReadyList+0xcc>)
 8001e10:	441a      	add	r2, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	3304      	adds	r3, #4
 8001e16:	4619      	mov	r1, r3
 8001e18:	4610      	mov	r0, r2
 8001e1a:	f7ff fe18 	bl	8001a4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001e1e:	f000 fcfd 	bl	800281c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001e22:	4b0d      	ldr	r3, [pc, #52]	; (8001e58 <prvAddNewTaskToReadyList+0xc0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d00e      	beq.n	8001e48 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001e2a:	4b0a      	ldr	r3, [pc, #40]	; (8001e54 <prvAddNewTaskToReadyList+0xbc>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d207      	bcs.n	8001e48 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001e38:	4b0b      	ldr	r3, [pc, #44]	; (8001e68 <prvAddNewTaskToReadyList+0xd0>)
 8001e3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	f3bf 8f4f 	dsb	sy
 8001e44:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001e48:	bf00      	nop
 8001e4a:	3708      	adds	r7, #8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	200003d0 	.word	0x200003d0
 8001e54:	200002d0 	.word	0x200002d0
 8001e58:	200003dc 	.word	0x200003dc
 8001e5c:	200003ec 	.word	0x200003ec
 8001e60:	200003d8 	.word	0x200003d8
 8001e64:	200002d4 	.word	0x200002d4
 8001e68:	e000ed04 	.word	0xe000ed04

08001e6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d017      	beq.n	8001eae <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001e7e:	4b13      	ldr	r3, [pc, #76]	; (8001ecc <vTaskDelay+0x60>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d00a      	beq.n	8001e9c <vTaskDelay+0x30>
	__asm volatile
 8001e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e8a:	f383 8811 	msr	BASEPRI, r3
 8001e8e:	f3bf 8f6f 	isb	sy
 8001e92:	f3bf 8f4f 	dsb	sy
 8001e96:	60bb      	str	r3, [r7, #8]
}
 8001e98:	bf00      	nop
 8001e9a:	e7fe      	b.n	8001e9a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8001e9c:	f000 f87a 	bl	8001f94 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f000 fb30 	bl	8002508 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001ea8:	f000 f882 	bl	8001fb0 <xTaskResumeAll>
 8001eac:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d107      	bne.n	8001ec4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8001eb4:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <vTaskDelay+0x64>)
 8001eb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	f3bf 8f4f 	dsb	sy
 8001ec0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001ec4:	bf00      	nop
 8001ec6:	3710      	adds	r7, #16
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	200003f8 	.word	0x200003f8
 8001ed0:	e000ed04 	.word	0xe000ed04

08001ed4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b08a      	sub	sp, #40	; 0x28
 8001ed8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8001eda:	2300      	movs	r3, #0
 8001edc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001ee2:	463a      	mov	r2, r7
 8001ee4:	1d39      	adds	r1, r7, #4
 8001ee6:	f107 0308 	add.w	r3, r7, #8
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7fe f930 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001ef0:	6839      	ldr	r1, [r7, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	68ba      	ldr	r2, [r7, #8]
 8001ef6:	9202      	str	r2, [sp, #8]
 8001ef8:	9301      	str	r3, [sp, #4]
 8001efa:	2300      	movs	r3, #0
 8001efc:	9300      	str	r3, [sp, #0]
 8001efe:	2300      	movs	r3, #0
 8001f00:	460a      	mov	r2, r1
 8001f02:	491e      	ldr	r1, [pc, #120]	; (8001f7c <vTaskStartScheduler+0xa8>)
 8001f04:	481e      	ldr	r0, [pc, #120]	; (8001f80 <vTaskStartScheduler+0xac>)
 8001f06:	f7ff fe26 	bl	8001b56 <xTaskCreateStatic>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	4a1d      	ldr	r2, [pc, #116]	; (8001f84 <vTaskStartScheduler+0xb0>)
 8001f0e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8001f10:	4b1c      	ldr	r3, [pc, #112]	; (8001f84 <vTaskStartScheduler+0xb0>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d002      	beq.n	8001f1e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	617b      	str	r3, [r7, #20]
 8001f1c:	e001      	b.n	8001f22 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d116      	bne.n	8001f56 <vTaskStartScheduler+0x82>
	__asm volatile
 8001f28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f2c:	f383 8811 	msr	BASEPRI, r3
 8001f30:	f3bf 8f6f 	isb	sy
 8001f34:	f3bf 8f4f 	dsb	sy
 8001f38:	613b      	str	r3, [r7, #16]
}
 8001f3a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001f3c:	4b12      	ldr	r3, [pc, #72]	; (8001f88 <vTaskStartScheduler+0xb4>)
 8001f3e:	f04f 32ff 	mov.w	r2, #4294967295
 8001f42:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001f44:	4b11      	ldr	r3, [pc, #68]	; (8001f8c <vTaskStartScheduler+0xb8>)
 8001f46:	2201      	movs	r2, #1
 8001f48:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001f4a:	4b11      	ldr	r3, [pc, #68]	; (8001f90 <vTaskStartScheduler+0xbc>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001f50:	f000 fbc2 	bl	80026d8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001f54:	e00e      	b.n	8001f74 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f5c:	d10a      	bne.n	8001f74 <vTaskStartScheduler+0xa0>
	__asm volatile
 8001f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f62:	f383 8811 	msr	BASEPRI, r3
 8001f66:	f3bf 8f6f 	isb	sy
 8001f6a:	f3bf 8f4f 	dsb	sy
 8001f6e:	60fb      	str	r3, [r7, #12]
}
 8001f70:	bf00      	nop
 8001f72:	e7fe      	b.n	8001f72 <vTaskStartScheduler+0x9e>
}
 8001f74:	bf00      	nop
 8001f76:	3718      	adds	r7, #24
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	08002d88 	.word	0x08002d88
 8001f80:	08002319 	.word	0x08002319
 8001f84:	200003f4 	.word	0x200003f4
 8001f88:	200003f0 	.word	0x200003f0
 8001f8c:	200003dc 	.word	0x200003dc
 8001f90:	200003d4 	.word	0x200003d4

08001f94 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001f98:	4b04      	ldr	r3, [pc, #16]	; (8001fac <vTaskSuspendAll+0x18>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	4a03      	ldr	r2, [pc, #12]	; (8001fac <vTaskSuspendAll+0x18>)
 8001fa0:	6013      	str	r3, [r2, #0]
}
 8001fa2:	bf00      	nop
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bc80      	pop	{r7}
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	200003f8 	.word	0x200003f8

08001fb0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001fbe:	4b41      	ldr	r3, [pc, #260]	; (80020c4 <xTaskResumeAll+0x114>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d10a      	bne.n	8001fdc <xTaskResumeAll+0x2c>
	__asm volatile
 8001fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fca:	f383 8811 	msr	BASEPRI, r3
 8001fce:	f3bf 8f6f 	isb	sy
 8001fd2:	f3bf 8f4f 	dsb	sy
 8001fd6:	603b      	str	r3, [r7, #0]
}
 8001fd8:	bf00      	nop
 8001fda:	e7fe      	b.n	8001fda <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001fdc:	f000 fbee 	bl	80027bc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001fe0:	4b38      	ldr	r3, [pc, #224]	; (80020c4 <xTaskResumeAll+0x114>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	3b01      	subs	r3, #1
 8001fe6:	4a37      	ldr	r2, [pc, #220]	; (80020c4 <xTaskResumeAll+0x114>)
 8001fe8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001fea:	4b36      	ldr	r3, [pc, #216]	; (80020c4 <xTaskResumeAll+0x114>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d161      	bne.n	80020b6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001ff2:	4b35      	ldr	r3, [pc, #212]	; (80020c8 <xTaskResumeAll+0x118>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d05d      	beq.n	80020b6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001ffa:	e02e      	b.n	800205a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001ffc:	4b33      	ldr	r3, [pc, #204]	; (80020cc <xTaskResumeAll+0x11c>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	3318      	adds	r3, #24
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff fd7b 	bl	8001b04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	3304      	adds	r3, #4
 8002012:	4618      	mov	r0, r3
 8002014:	f7ff fd76 	bl	8001b04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800201c:	2201      	movs	r2, #1
 800201e:	409a      	lsls	r2, r3
 8002020:	4b2b      	ldr	r3, [pc, #172]	; (80020d0 <xTaskResumeAll+0x120>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4313      	orrs	r3, r2
 8002026:	4a2a      	ldr	r2, [pc, #168]	; (80020d0 <xTaskResumeAll+0x120>)
 8002028:	6013      	str	r3, [r2, #0]
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800202e:	4613      	mov	r3, r2
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	4413      	add	r3, r2
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	4a27      	ldr	r2, [pc, #156]	; (80020d4 <xTaskResumeAll+0x124>)
 8002038:	441a      	add	r2, r3
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	3304      	adds	r3, #4
 800203e:	4619      	mov	r1, r3
 8002040:	4610      	mov	r0, r2
 8002042:	f7ff fd04 	bl	8001a4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800204a:	4b23      	ldr	r3, [pc, #140]	; (80020d8 <xTaskResumeAll+0x128>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002050:	429a      	cmp	r2, r3
 8002052:	d302      	bcc.n	800205a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8002054:	4b21      	ldr	r3, [pc, #132]	; (80020dc <xTaskResumeAll+0x12c>)
 8002056:	2201      	movs	r2, #1
 8002058:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800205a:	4b1c      	ldr	r3, [pc, #112]	; (80020cc <xTaskResumeAll+0x11c>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d1cc      	bne.n	8001ffc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002068:	f000 fa0c 	bl	8002484 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800206c:	4b1c      	ldr	r3, [pc, #112]	; (80020e0 <xTaskResumeAll+0x130>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d010      	beq.n	800209a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002078:	f000 f836 	bl	80020e8 <xTaskIncrementTick>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d002      	beq.n	8002088 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002082:	4b16      	ldr	r3, [pc, #88]	; (80020dc <xTaskResumeAll+0x12c>)
 8002084:	2201      	movs	r2, #1
 8002086:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	3b01      	subs	r3, #1
 800208c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d1f1      	bne.n	8002078 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8002094:	4b12      	ldr	r3, [pc, #72]	; (80020e0 <xTaskResumeAll+0x130>)
 8002096:	2200      	movs	r2, #0
 8002098:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800209a:	4b10      	ldr	r3, [pc, #64]	; (80020dc <xTaskResumeAll+0x12c>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d009      	beq.n	80020b6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80020a2:	2301      	movs	r3, #1
 80020a4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80020a6:	4b0f      	ldr	r3, [pc, #60]	; (80020e4 <xTaskResumeAll+0x134>)
 80020a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80020ac:	601a      	str	r2, [r3, #0]
 80020ae:	f3bf 8f4f 	dsb	sy
 80020b2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80020b6:	f000 fbb1 	bl	800281c <vPortExitCritical>

	return xAlreadyYielded;
 80020ba:	68bb      	ldr	r3, [r7, #8]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3710      	adds	r7, #16
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	200003f8 	.word	0x200003f8
 80020c8:	200003d0 	.word	0x200003d0
 80020cc:	20000390 	.word	0x20000390
 80020d0:	200003d8 	.word	0x200003d8
 80020d4:	200002d4 	.word	0x200002d4
 80020d8:	200002d0 	.word	0x200002d0
 80020dc:	200003e4 	.word	0x200003e4
 80020e0:	200003e0 	.word	0x200003e0
 80020e4:	e000ed04 	.word	0xe000ed04

080020e8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80020ee:	2300      	movs	r3, #0
 80020f0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80020f2:	4b51      	ldr	r3, [pc, #324]	; (8002238 <xTaskIncrementTick+0x150>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f040 808d 	bne.w	8002216 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80020fc:	4b4f      	ldr	r3, [pc, #316]	; (800223c <xTaskIncrementTick+0x154>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	3301      	adds	r3, #1
 8002102:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002104:	4a4d      	ldr	r2, [pc, #308]	; (800223c <xTaskIncrementTick+0x154>)
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d120      	bne.n	8002152 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002110:	4b4b      	ldr	r3, [pc, #300]	; (8002240 <xTaskIncrementTick+0x158>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d00a      	beq.n	8002130 <xTaskIncrementTick+0x48>
	__asm volatile
 800211a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800211e:	f383 8811 	msr	BASEPRI, r3
 8002122:	f3bf 8f6f 	isb	sy
 8002126:	f3bf 8f4f 	dsb	sy
 800212a:	603b      	str	r3, [r7, #0]
}
 800212c:	bf00      	nop
 800212e:	e7fe      	b.n	800212e <xTaskIncrementTick+0x46>
 8002130:	4b43      	ldr	r3, [pc, #268]	; (8002240 <xTaskIncrementTick+0x158>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	60fb      	str	r3, [r7, #12]
 8002136:	4b43      	ldr	r3, [pc, #268]	; (8002244 <xTaskIncrementTick+0x15c>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a41      	ldr	r2, [pc, #260]	; (8002240 <xTaskIncrementTick+0x158>)
 800213c:	6013      	str	r3, [r2, #0]
 800213e:	4a41      	ldr	r2, [pc, #260]	; (8002244 <xTaskIncrementTick+0x15c>)
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	6013      	str	r3, [r2, #0]
 8002144:	4b40      	ldr	r3, [pc, #256]	; (8002248 <xTaskIncrementTick+0x160>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	3301      	adds	r3, #1
 800214a:	4a3f      	ldr	r2, [pc, #252]	; (8002248 <xTaskIncrementTick+0x160>)
 800214c:	6013      	str	r3, [r2, #0]
 800214e:	f000 f999 	bl	8002484 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002152:	4b3e      	ldr	r3, [pc, #248]	; (800224c <xTaskIncrementTick+0x164>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	429a      	cmp	r2, r3
 800215a:	d34d      	bcc.n	80021f8 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800215c:	4b38      	ldr	r3, [pc, #224]	; (8002240 <xTaskIncrementTick+0x158>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d101      	bne.n	800216a <xTaskIncrementTick+0x82>
 8002166:	2301      	movs	r3, #1
 8002168:	e000      	b.n	800216c <xTaskIncrementTick+0x84>
 800216a:	2300      	movs	r3, #0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d004      	beq.n	800217a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002170:	4b36      	ldr	r3, [pc, #216]	; (800224c <xTaskIncrementTick+0x164>)
 8002172:	f04f 32ff 	mov.w	r2, #4294967295
 8002176:	601a      	str	r2, [r3, #0]
					break;
 8002178:	e03e      	b.n	80021f8 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800217a:	4b31      	ldr	r3, [pc, #196]	; (8002240 <xTaskIncrementTick+0x158>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	429a      	cmp	r2, r3
 8002190:	d203      	bcs.n	800219a <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002192:	4a2e      	ldr	r2, [pc, #184]	; (800224c <xTaskIncrementTick+0x164>)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6013      	str	r3, [r2, #0]
						break;
 8002198:	e02e      	b.n	80021f8 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	3304      	adds	r3, #4
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff fcb0 	bl	8001b04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d004      	beq.n	80021b6 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	3318      	adds	r3, #24
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7ff fca7 	bl	8001b04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ba:	2201      	movs	r2, #1
 80021bc:	409a      	lsls	r2, r3
 80021be:	4b24      	ldr	r3, [pc, #144]	; (8002250 <xTaskIncrementTick+0x168>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	4a22      	ldr	r2, [pc, #136]	; (8002250 <xTaskIncrementTick+0x168>)
 80021c6:	6013      	str	r3, [r2, #0]
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021cc:	4613      	mov	r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	4413      	add	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	4a1f      	ldr	r2, [pc, #124]	; (8002254 <xTaskIncrementTick+0x16c>)
 80021d6:	441a      	add	r2, r3
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	3304      	adds	r3, #4
 80021dc:	4619      	mov	r1, r3
 80021de:	4610      	mov	r0, r2
 80021e0:	f7ff fc35 	bl	8001a4e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021e8:	4b1b      	ldr	r3, [pc, #108]	; (8002258 <xTaskIncrementTick+0x170>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d3b4      	bcc.n	800215c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80021f2:	2301      	movs	r3, #1
 80021f4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80021f6:	e7b1      	b.n	800215c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80021f8:	4b17      	ldr	r3, [pc, #92]	; (8002258 <xTaskIncrementTick+0x170>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021fe:	4915      	ldr	r1, [pc, #84]	; (8002254 <xTaskIncrementTick+0x16c>)
 8002200:	4613      	mov	r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	4413      	add	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	440b      	add	r3, r1
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2b01      	cmp	r3, #1
 800220e:	d907      	bls.n	8002220 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8002210:	2301      	movs	r3, #1
 8002212:	617b      	str	r3, [r7, #20]
 8002214:	e004      	b.n	8002220 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002216:	4b11      	ldr	r3, [pc, #68]	; (800225c <xTaskIncrementTick+0x174>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	3301      	adds	r3, #1
 800221c:	4a0f      	ldr	r2, [pc, #60]	; (800225c <xTaskIncrementTick+0x174>)
 800221e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002220:	4b0f      	ldr	r3, [pc, #60]	; (8002260 <xTaskIncrementTick+0x178>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8002228:	2301      	movs	r3, #1
 800222a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800222c:	697b      	ldr	r3, [r7, #20]
}
 800222e:	4618      	mov	r0, r3
 8002230:	3718      	adds	r7, #24
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	200003f8 	.word	0x200003f8
 800223c:	200003d4 	.word	0x200003d4
 8002240:	20000388 	.word	0x20000388
 8002244:	2000038c 	.word	0x2000038c
 8002248:	200003e8 	.word	0x200003e8
 800224c:	200003f0 	.word	0x200003f0
 8002250:	200003d8 	.word	0x200003d8
 8002254:	200002d4 	.word	0x200002d4
 8002258:	200002d0 	.word	0x200002d0
 800225c:	200003e0 	.word	0x200003e0
 8002260:	200003e4 	.word	0x200003e4

08002264 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002264:	b480      	push	{r7}
 8002266:	b087      	sub	sp, #28
 8002268:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800226a:	4b26      	ldr	r3, [pc, #152]	; (8002304 <vTaskSwitchContext+0xa0>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d003      	beq.n	800227a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002272:	4b25      	ldr	r3, [pc, #148]	; (8002308 <vTaskSwitchContext+0xa4>)
 8002274:	2201      	movs	r2, #1
 8002276:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002278:	e03f      	b.n	80022fa <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800227a:	4b23      	ldr	r3, [pc, #140]	; (8002308 <vTaskSwitchContext+0xa4>)
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002280:	4b22      	ldr	r3, [pc, #136]	; (800230c <vTaskSwitchContext+0xa8>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	fab3 f383 	clz	r3, r3
 800228c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800228e:	7afb      	ldrb	r3, [r7, #11]
 8002290:	f1c3 031f 	rsb	r3, r3, #31
 8002294:	617b      	str	r3, [r7, #20]
 8002296:	491e      	ldr	r1, [pc, #120]	; (8002310 <vTaskSwitchContext+0xac>)
 8002298:	697a      	ldr	r2, [r7, #20]
 800229a:	4613      	mov	r3, r2
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	4413      	add	r3, r2
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	440b      	add	r3, r1
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d10a      	bne.n	80022c0 <vTaskSwitchContext+0x5c>
	__asm volatile
 80022aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022ae:	f383 8811 	msr	BASEPRI, r3
 80022b2:	f3bf 8f6f 	isb	sy
 80022b6:	f3bf 8f4f 	dsb	sy
 80022ba:	607b      	str	r3, [r7, #4]
}
 80022bc:	bf00      	nop
 80022be:	e7fe      	b.n	80022be <vTaskSwitchContext+0x5a>
 80022c0:	697a      	ldr	r2, [r7, #20]
 80022c2:	4613      	mov	r3, r2
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	4413      	add	r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4a11      	ldr	r2, [pc, #68]	; (8002310 <vTaskSwitchContext+0xac>)
 80022cc:	4413      	add	r3, r2
 80022ce:	613b      	str	r3, [r7, #16]
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	685a      	ldr	r2, [r3, #4]
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	605a      	str	r2, [r3, #4]
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	685a      	ldr	r2, [r3, #4]
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	3308      	adds	r3, #8
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d104      	bne.n	80022f0 <vTaskSwitchContext+0x8c>
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	685a      	ldr	r2, [r3, #4]
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	605a      	str	r2, [r3, #4]
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	4a07      	ldr	r2, [pc, #28]	; (8002314 <vTaskSwitchContext+0xb0>)
 80022f8:	6013      	str	r3, [r2, #0]
}
 80022fa:	bf00      	nop
 80022fc:	371c      	adds	r7, #28
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc80      	pop	{r7}
 8002302:	4770      	bx	lr
 8002304:	200003f8 	.word	0x200003f8
 8002308:	200003e4 	.word	0x200003e4
 800230c:	200003d8 	.word	0x200003d8
 8002310:	200002d4 	.word	0x200002d4
 8002314:	200002d0 	.word	0x200002d0

08002318 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002320:	f000 f852 	bl	80023c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002324:	4b06      	ldr	r3, [pc, #24]	; (8002340 <prvIdleTask+0x28>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d9f9      	bls.n	8002320 <prvIdleTask+0x8>
			{
				taskYIELD();
 800232c:	4b05      	ldr	r3, [pc, #20]	; (8002344 <prvIdleTask+0x2c>)
 800232e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	f3bf 8f4f 	dsb	sy
 8002338:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800233c:	e7f0      	b.n	8002320 <prvIdleTask+0x8>
 800233e:	bf00      	nop
 8002340:	200002d4 	.word	0x200002d4
 8002344:	e000ed04 	.word	0xe000ed04

08002348 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800234e:	2300      	movs	r3, #0
 8002350:	607b      	str	r3, [r7, #4]
 8002352:	e00c      	b.n	800236e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	4613      	mov	r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	4413      	add	r3, r2
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	4a12      	ldr	r2, [pc, #72]	; (80023a8 <prvInitialiseTaskLists+0x60>)
 8002360:	4413      	add	r3, r2
 8002362:	4618      	mov	r0, r3
 8002364:	f7ff fb48 	bl	80019f8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	3301      	adds	r3, #1
 800236c:	607b      	str	r3, [r7, #4]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2b06      	cmp	r3, #6
 8002372:	d9ef      	bls.n	8002354 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002374:	480d      	ldr	r0, [pc, #52]	; (80023ac <prvInitialiseTaskLists+0x64>)
 8002376:	f7ff fb3f 	bl	80019f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800237a:	480d      	ldr	r0, [pc, #52]	; (80023b0 <prvInitialiseTaskLists+0x68>)
 800237c:	f7ff fb3c 	bl	80019f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002380:	480c      	ldr	r0, [pc, #48]	; (80023b4 <prvInitialiseTaskLists+0x6c>)
 8002382:	f7ff fb39 	bl	80019f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002386:	480c      	ldr	r0, [pc, #48]	; (80023b8 <prvInitialiseTaskLists+0x70>)
 8002388:	f7ff fb36 	bl	80019f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800238c:	480b      	ldr	r0, [pc, #44]	; (80023bc <prvInitialiseTaskLists+0x74>)
 800238e:	f7ff fb33 	bl	80019f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002392:	4b0b      	ldr	r3, [pc, #44]	; (80023c0 <prvInitialiseTaskLists+0x78>)
 8002394:	4a05      	ldr	r2, [pc, #20]	; (80023ac <prvInitialiseTaskLists+0x64>)
 8002396:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002398:	4b0a      	ldr	r3, [pc, #40]	; (80023c4 <prvInitialiseTaskLists+0x7c>)
 800239a:	4a05      	ldr	r2, [pc, #20]	; (80023b0 <prvInitialiseTaskLists+0x68>)
 800239c:	601a      	str	r2, [r3, #0]
}
 800239e:	bf00      	nop
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	200002d4 	.word	0x200002d4
 80023ac:	20000360 	.word	0x20000360
 80023b0:	20000374 	.word	0x20000374
 80023b4:	20000390 	.word	0x20000390
 80023b8:	200003a4 	.word	0x200003a4
 80023bc:	200003bc 	.word	0x200003bc
 80023c0:	20000388 	.word	0x20000388
 80023c4:	2000038c 	.word	0x2000038c

080023c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80023ce:	e019      	b.n	8002404 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80023d0:	f000 f9f4 	bl	80027bc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80023d4:	4b10      	ldr	r3, [pc, #64]	; (8002418 <prvCheckTasksWaitingTermination+0x50>)
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3304      	adds	r3, #4
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff fb8f 	bl	8001b04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80023e6:	4b0d      	ldr	r3, [pc, #52]	; (800241c <prvCheckTasksWaitingTermination+0x54>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	3b01      	subs	r3, #1
 80023ec:	4a0b      	ldr	r2, [pc, #44]	; (800241c <prvCheckTasksWaitingTermination+0x54>)
 80023ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80023f0:	4b0b      	ldr	r3, [pc, #44]	; (8002420 <prvCheckTasksWaitingTermination+0x58>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	3b01      	subs	r3, #1
 80023f6:	4a0a      	ldr	r2, [pc, #40]	; (8002420 <prvCheckTasksWaitingTermination+0x58>)
 80023f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80023fa:	f000 fa0f 	bl	800281c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f000 f810 	bl	8002424 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002404:	4b06      	ldr	r3, [pc, #24]	; (8002420 <prvCheckTasksWaitingTermination+0x58>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d1e1      	bne.n	80023d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800240c:	bf00      	nop
 800240e:	bf00      	nop
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	200003a4 	.word	0x200003a4
 800241c:	200003d0 	.word	0x200003d0
 8002420:	200003b8 	.word	0x200003b8

08002424 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002432:	2b00      	cmp	r3, #0
 8002434:	d108      	bne.n	8002448 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	4618      	mov	r0, r3
 800243c:	f000 fb44 	bl	8002ac8 <vPortFree>
				vPortFree( pxTCB );
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	f000 fb41 	bl	8002ac8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002446:	e018      	b.n	800247a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800244e:	2b01      	cmp	r3, #1
 8002450:	d103      	bne.n	800245a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 fb38 	bl	8002ac8 <vPortFree>
	}
 8002458:	e00f      	b.n	800247a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002460:	2b02      	cmp	r3, #2
 8002462:	d00a      	beq.n	800247a <prvDeleteTCB+0x56>
	__asm volatile
 8002464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002468:	f383 8811 	msr	BASEPRI, r3
 800246c:	f3bf 8f6f 	isb	sy
 8002470:	f3bf 8f4f 	dsb	sy
 8002474:	60fb      	str	r3, [r7, #12]
}
 8002476:	bf00      	nop
 8002478:	e7fe      	b.n	8002478 <prvDeleteTCB+0x54>
	}
 800247a:	bf00      	nop
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
	...

08002484 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800248a:	4b0e      	ldr	r3, [pc, #56]	; (80024c4 <prvResetNextTaskUnblockTime+0x40>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d101      	bne.n	8002498 <prvResetNextTaskUnblockTime+0x14>
 8002494:	2301      	movs	r3, #1
 8002496:	e000      	b.n	800249a <prvResetNextTaskUnblockTime+0x16>
 8002498:	2300      	movs	r3, #0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d004      	beq.n	80024a8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800249e:	4b0a      	ldr	r3, [pc, #40]	; (80024c8 <prvResetNextTaskUnblockTime+0x44>)
 80024a0:	f04f 32ff 	mov.w	r2, #4294967295
 80024a4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80024a6:	e008      	b.n	80024ba <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80024a8:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <prvResetNextTaskUnblockTime+0x40>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	4a04      	ldr	r2, [pc, #16]	; (80024c8 <prvResetNextTaskUnblockTime+0x44>)
 80024b8:	6013      	str	r3, [r2, #0]
}
 80024ba:	bf00      	nop
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	bc80      	pop	{r7}
 80024c2:	4770      	bx	lr
 80024c4:	20000388 	.word	0x20000388
 80024c8:	200003f0 	.word	0x200003f0

080024cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80024d2:	4b0b      	ldr	r3, [pc, #44]	; (8002500 <xTaskGetSchedulerState+0x34>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d102      	bne.n	80024e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80024da:	2301      	movs	r3, #1
 80024dc:	607b      	str	r3, [r7, #4]
 80024de:	e008      	b.n	80024f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80024e0:	4b08      	ldr	r3, [pc, #32]	; (8002504 <xTaskGetSchedulerState+0x38>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d102      	bne.n	80024ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80024e8:	2302      	movs	r3, #2
 80024ea:	607b      	str	r3, [r7, #4]
 80024ec:	e001      	b.n	80024f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80024ee:	2300      	movs	r3, #0
 80024f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80024f2:	687b      	ldr	r3, [r7, #4]
	}
 80024f4:	4618      	mov	r0, r3
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bc80      	pop	{r7}
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	200003dc 	.word	0x200003dc
 8002504:	200003f8 	.word	0x200003f8

08002508 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002512:	4b29      	ldr	r3, [pc, #164]	; (80025b8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002518:	4b28      	ldr	r3, [pc, #160]	; (80025bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	3304      	adds	r3, #4
 800251e:	4618      	mov	r0, r3
 8002520:	f7ff faf0 	bl	8001b04 <uxListRemove>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d10b      	bne.n	8002542 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800252a:	4b24      	ldr	r3, [pc, #144]	; (80025bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002530:	2201      	movs	r2, #1
 8002532:	fa02 f303 	lsl.w	r3, r2, r3
 8002536:	43da      	mvns	r2, r3
 8002538:	4b21      	ldr	r3, [pc, #132]	; (80025c0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4013      	ands	r3, r2
 800253e:	4a20      	ldr	r2, [pc, #128]	; (80025c0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002540:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002548:	d10a      	bne.n	8002560 <prvAddCurrentTaskToDelayedList+0x58>
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d007      	beq.n	8002560 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002550:	4b1a      	ldr	r3, [pc, #104]	; (80025bc <prvAddCurrentTaskToDelayedList+0xb4>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	3304      	adds	r3, #4
 8002556:	4619      	mov	r1, r3
 8002558:	481a      	ldr	r0, [pc, #104]	; (80025c4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800255a:	f7ff fa78 	bl	8001a4e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800255e:	e026      	b.n	80025ae <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002560:	68fa      	ldr	r2, [r7, #12]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4413      	add	r3, r2
 8002566:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002568:	4b14      	ldr	r3, [pc, #80]	; (80025bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	68ba      	ldr	r2, [r7, #8]
 800256e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002570:	68ba      	ldr	r2, [r7, #8]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	429a      	cmp	r2, r3
 8002576:	d209      	bcs.n	800258c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002578:	4b13      	ldr	r3, [pc, #76]	; (80025c8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	4b0f      	ldr	r3, [pc, #60]	; (80025bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	3304      	adds	r3, #4
 8002582:	4619      	mov	r1, r3
 8002584:	4610      	mov	r0, r2
 8002586:	f7ff fa85 	bl	8001a94 <vListInsert>
}
 800258a:	e010      	b.n	80025ae <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800258c:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <prvAddCurrentTaskToDelayedList+0xc4>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	4b0a      	ldr	r3, [pc, #40]	; (80025bc <prvAddCurrentTaskToDelayedList+0xb4>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	3304      	adds	r3, #4
 8002596:	4619      	mov	r1, r3
 8002598:	4610      	mov	r0, r2
 800259a:	f7ff fa7b 	bl	8001a94 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800259e:	4b0c      	ldr	r3, [pc, #48]	; (80025d0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d202      	bcs.n	80025ae <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80025a8:	4a09      	ldr	r2, [pc, #36]	; (80025d0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	6013      	str	r3, [r2, #0]
}
 80025ae:	bf00      	nop
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	200003d4 	.word	0x200003d4
 80025bc:	200002d0 	.word	0x200002d0
 80025c0:	200003d8 	.word	0x200003d8
 80025c4:	200003bc 	.word	0x200003bc
 80025c8:	2000038c 	.word	0x2000038c
 80025cc:	20000388 	.word	0x20000388
 80025d0:	200003f0 	.word	0x200003f0

080025d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80025d4:	b480      	push	{r7}
 80025d6:	b085      	sub	sp, #20
 80025d8:	af00      	add	r7, sp, #0
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	60b9      	str	r1, [r7, #8]
 80025de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	3b04      	subs	r3, #4
 80025e4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80025ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	3b04      	subs	r3, #4
 80025f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	f023 0201 	bic.w	r2, r3, #1
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	3b04      	subs	r3, #4
 8002602:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002604:	4a08      	ldr	r2, [pc, #32]	; (8002628 <pxPortInitialiseStack+0x54>)
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	3b14      	subs	r3, #20
 800260e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	3b20      	subs	r3, #32
 800261a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800261c:	68fb      	ldr	r3, [r7, #12]
}
 800261e:	4618      	mov	r0, r3
 8002620:	3714      	adds	r7, #20
 8002622:	46bd      	mov	sp, r7
 8002624:	bc80      	pop	{r7}
 8002626:	4770      	bx	lr
 8002628:	0800262d 	.word	0x0800262d

0800262c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8002632:	2300      	movs	r3, #0
 8002634:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002636:	4b12      	ldr	r3, [pc, #72]	; (8002680 <prvTaskExitError+0x54>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800263e:	d00a      	beq.n	8002656 <prvTaskExitError+0x2a>
	__asm volatile
 8002640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002644:	f383 8811 	msr	BASEPRI, r3
 8002648:	f3bf 8f6f 	isb	sy
 800264c:	f3bf 8f4f 	dsb	sy
 8002650:	60fb      	str	r3, [r7, #12]
}
 8002652:	bf00      	nop
 8002654:	e7fe      	b.n	8002654 <prvTaskExitError+0x28>
	__asm volatile
 8002656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800265a:	f383 8811 	msr	BASEPRI, r3
 800265e:	f3bf 8f6f 	isb	sy
 8002662:	f3bf 8f4f 	dsb	sy
 8002666:	60bb      	str	r3, [r7, #8]
}
 8002668:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800266a:	bf00      	nop
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d0fc      	beq.n	800266c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002672:	bf00      	nop
 8002674:	bf00      	nop
 8002676:	3714      	adds	r7, #20
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	2000000c 	.word	0x2000000c
	...

08002690 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002690:	4b07      	ldr	r3, [pc, #28]	; (80026b0 <pxCurrentTCBConst2>)
 8002692:	6819      	ldr	r1, [r3, #0]
 8002694:	6808      	ldr	r0, [r1, #0]
 8002696:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800269a:	f380 8809 	msr	PSP, r0
 800269e:	f3bf 8f6f 	isb	sy
 80026a2:	f04f 0000 	mov.w	r0, #0
 80026a6:	f380 8811 	msr	BASEPRI, r0
 80026aa:	f04e 0e0d 	orr.w	lr, lr, #13
 80026ae:	4770      	bx	lr

080026b0 <pxCurrentTCBConst2>:
 80026b0:	200002d0 	.word	0x200002d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80026b4:	bf00      	nop
 80026b6:	bf00      	nop

080026b8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80026b8:	4806      	ldr	r0, [pc, #24]	; (80026d4 <prvPortStartFirstTask+0x1c>)
 80026ba:	6800      	ldr	r0, [r0, #0]
 80026bc:	6800      	ldr	r0, [r0, #0]
 80026be:	f380 8808 	msr	MSP, r0
 80026c2:	b662      	cpsie	i
 80026c4:	b661      	cpsie	f
 80026c6:	f3bf 8f4f 	dsb	sy
 80026ca:	f3bf 8f6f 	isb	sy
 80026ce:	df00      	svc	0
 80026d0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80026d2:	bf00      	nop
 80026d4:	e000ed08 	.word	0xe000ed08

080026d8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80026de:	4b32      	ldr	r3, [pc, #200]	; (80027a8 <xPortStartScheduler+0xd0>)
 80026e0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	22ff      	movs	r2, #255	; 0xff
 80026ee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80026f8:	78fb      	ldrb	r3, [r7, #3]
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002700:	b2da      	uxtb	r2, r3
 8002702:	4b2a      	ldr	r3, [pc, #168]	; (80027ac <xPortStartScheduler+0xd4>)
 8002704:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002706:	4b2a      	ldr	r3, [pc, #168]	; (80027b0 <xPortStartScheduler+0xd8>)
 8002708:	2207      	movs	r2, #7
 800270a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800270c:	e009      	b.n	8002722 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800270e:	4b28      	ldr	r3, [pc, #160]	; (80027b0 <xPortStartScheduler+0xd8>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	3b01      	subs	r3, #1
 8002714:	4a26      	ldr	r2, [pc, #152]	; (80027b0 <xPortStartScheduler+0xd8>)
 8002716:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002718:	78fb      	ldrb	r3, [r7, #3]
 800271a:	b2db      	uxtb	r3, r3
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	b2db      	uxtb	r3, r3
 8002720:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002722:	78fb      	ldrb	r3, [r7, #3]
 8002724:	b2db      	uxtb	r3, r3
 8002726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800272a:	2b80      	cmp	r3, #128	; 0x80
 800272c:	d0ef      	beq.n	800270e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800272e:	4b20      	ldr	r3, [pc, #128]	; (80027b0 <xPortStartScheduler+0xd8>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f1c3 0307 	rsb	r3, r3, #7
 8002736:	2b04      	cmp	r3, #4
 8002738:	d00a      	beq.n	8002750 <xPortStartScheduler+0x78>
	__asm volatile
 800273a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800273e:	f383 8811 	msr	BASEPRI, r3
 8002742:	f3bf 8f6f 	isb	sy
 8002746:	f3bf 8f4f 	dsb	sy
 800274a:	60bb      	str	r3, [r7, #8]
}
 800274c:	bf00      	nop
 800274e:	e7fe      	b.n	800274e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002750:	4b17      	ldr	r3, [pc, #92]	; (80027b0 <xPortStartScheduler+0xd8>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	021b      	lsls	r3, r3, #8
 8002756:	4a16      	ldr	r2, [pc, #88]	; (80027b0 <xPortStartScheduler+0xd8>)
 8002758:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800275a:	4b15      	ldr	r3, [pc, #84]	; (80027b0 <xPortStartScheduler+0xd8>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002762:	4a13      	ldr	r2, [pc, #76]	; (80027b0 <xPortStartScheduler+0xd8>)
 8002764:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	b2da      	uxtb	r2, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800276e:	4b11      	ldr	r3, [pc, #68]	; (80027b4 <xPortStartScheduler+0xdc>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a10      	ldr	r2, [pc, #64]	; (80027b4 <xPortStartScheduler+0xdc>)
 8002774:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002778:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800277a:	4b0e      	ldr	r3, [pc, #56]	; (80027b4 <xPortStartScheduler+0xdc>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a0d      	ldr	r2, [pc, #52]	; (80027b4 <xPortStartScheduler+0xdc>)
 8002780:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002784:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002786:	f000 f8b9 	bl	80028fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800278a:	4b0b      	ldr	r3, [pc, #44]	; (80027b8 <xPortStartScheduler+0xe0>)
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002790:	f7ff ff92 	bl	80026b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002794:	f7ff fd66 	bl	8002264 <vTaskSwitchContext>
	prvTaskExitError();
 8002798:	f7ff ff48 	bl	800262c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	e000e400 	.word	0xe000e400
 80027ac:	200003fc 	.word	0x200003fc
 80027b0:	20000400 	.word	0x20000400
 80027b4:	e000ed20 	.word	0xe000ed20
 80027b8:	2000000c 	.word	0x2000000c

080027bc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
	__asm volatile
 80027c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027c6:	f383 8811 	msr	BASEPRI, r3
 80027ca:	f3bf 8f6f 	isb	sy
 80027ce:	f3bf 8f4f 	dsb	sy
 80027d2:	607b      	str	r3, [r7, #4]
}
 80027d4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80027d6:	4b0f      	ldr	r3, [pc, #60]	; (8002814 <vPortEnterCritical+0x58>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	3301      	adds	r3, #1
 80027dc:	4a0d      	ldr	r2, [pc, #52]	; (8002814 <vPortEnterCritical+0x58>)
 80027de:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80027e0:	4b0c      	ldr	r3, [pc, #48]	; (8002814 <vPortEnterCritical+0x58>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d10f      	bne.n	8002808 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80027e8:	4b0b      	ldr	r3, [pc, #44]	; (8002818 <vPortEnterCritical+0x5c>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d00a      	beq.n	8002808 <vPortEnterCritical+0x4c>
	__asm volatile
 80027f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027f6:	f383 8811 	msr	BASEPRI, r3
 80027fa:	f3bf 8f6f 	isb	sy
 80027fe:	f3bf 8f4f 	dsb	sy
 8002802:	603b      	str	r3, [r7, #0]
}
 8002804:	bf00      	nop
 8002806:	e7fe      	b.n	8002806 <vPortEnterCritical+0x4a>
	}
}
 8002808:	bf00      	nop
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	bc80      	pop	{r7}
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	2000000c 	.word	0x2000000c
 8002818:	e000ed04 	.word	0xe000ed04

0800281c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002822:	4b11      	ldr	r3, [pc, #68]	; (8002868 <vPortExitCritical+0x4c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d10a      	bne.n	8002840 <vPortExitCritical+0x24>
	__asm volatile
 800282a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800282e:	f383 8811 	msr	BASEPRI, r3
 8002832:	f3bf 8f6f 	isb	sy
 8002836:	f3bf 8f4f 	dsb	sy
 800283a:	607b      	str	r3, [r7, #4]
}
 800283c:	bf00      	nop
 800283e:	e7fe      	b.n	800283e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002840:	4b09      	ldr	r3, [pc, #36]	; (8002868 <vPortExitCritical+0x4c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	3b01      	subs	r3, #1
 8002846:	4a08      	ldr	r2, [pc, #32]	; (8002868 <vPortExitCritical+0x4c>)
 8002848:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800284a:	4b07      	ldr	r3, [pc, #28]	; (8002868 <vPortExitCritical+0x4c>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d105      	bne.n	800285e <vPortExitCritical+0x42>
 8002852:	2300      	movs	r3, #0
 8002854:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800285c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800285e:	bf00      	nop
 8002860:	370c      	adds	r7, #12
 8002862:	46bd      	mov	sp, r7
 8002864:	bc80      	pop	{r7}
 8002866:	4770      	bx	lr
 8002868:	2000000c 	.word	0x2000000c
 800286c:	00000000 	.word	0x00000000

08002870 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002870:	f3ef 8009 	mrs	r0, PSP
 8002874:	f3bf 8f6f 	isb	sy
 8002878:	4b0d      	ldr	r3, [pc, #52]	; (80028b0 <pxCurrentTCBConst>)
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002880:	6010      	str	r0, [r2, #0]
 8002882:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002886:	f04f 0050 	mov.w	r0, #80	; 0x50
 800288a:	f380 8811 	msr	BASEPRI, r0
 800288e:	f7ff fce9 	bl	8002264 <vTaskSwitchContext>
 8002892:	f04f 0000 	mov.w	r0, #0
 8002896:	f380 8811 	msr	BASEPRI, r0
 800289a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800289e:	6819      	ldr	r1, [r3, #0]
 80028a0:	6808      	ldr	r0, [r1, #0]
 80028a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80028a6:	f380 8809 	msr	PSP, r0
 80028aa:	f3bf 8f6f 	isb	sy
 80028ae:	4770      	bx	lr

080028b0 <pxCurrentTCBConst>:
 80028b0:	200002d0 	.word	0x200002d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80028b4:	bf00      	nop
 80028b6:	bf00      	nop

080028b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
	__asm volatile
 80028be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028c2:	f383 8811 	msr	BASEPRI, r3
 80028c6:	f3bf 8f6f 	isb	sy
 80028ca:	f3bf 8f4f 	dsb	sy
 80028ce:	607b      	str	r3, [r7, #4]
}
 80028d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80028d2:	f7ff fc09 	bl	80020e8 <xTaskIncrementTick>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d003      	beq.n	80028e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80028dc:	4b06      	ldr	r3, [pc, #24]	; (80028f8 <xPortSysTickHandler+0x40>)
 80028de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028e2:	601a      	str	r2, [r3, #0]
 80028e4:	2300      	movs	r3, #0
 80028e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	f383 8811 	msr	BASEPRI, r3
}
 80028ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80028f0:	bf00      	nop
 80028f2:	3708      	adds	r7, #8
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	e000ed04 	.word	0xe000ed04

080028fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002900:	4b0a      	ldr	r3, [pc, #40]	; (800292c <vPortSetupTimerInterrupt+0x30>)
 8002902:	2200      	movs	r2, #0
 8002904:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002906:	4b0a      	ldr	r3, [pc, #40]	; (8002930 <vPortSetupTimerInterrupt+0x34>)
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800290c:	4b09      	ldr	r3, [pc, #36]	; (8002934 <vPortSetupTimerInterrupt+0x38>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a09      	ldr	r2, [pc, #36]	; (8002938 <vPortSetupTimerInterrupt+0x3c>)
 8002912:	fba2 2303 	umull	r2, r3, r2, r3
 8002916:	099b      	lsrs	r3, r3, #6
 8002918:	4a08      	ldr	r2, [pc, #32]	; (800293c <vPortSetupTimerInterrupt+0x40>)
 800291a:	3b01      	subs	r3, #1
 800291c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800291e:	4b03      	ldr	r3, [pc, #12]	; (800292c <vPortSetupTimerInterrupt+0x30>)
 8002920:	2207      	movs	r2, #7
 8002922:	601a      	str	r2, [r3, #0]
}
 8002924:	bf00      	nop
 8002926:	46bd      	mov	sp, r7
 8002928:	bc80      	pop	{r7}
 800292a:	4770      	bx	lr
 800292c:	e000e010 	.word	0xe000e010
 8002930:	e000e018 	.word	0xe000e018
 8002934:	20000000 	.word	0x20000000
 8002938:	10624dd3 	.word	0x10624dd3
 800293c:	e000e014 	.word	0xe000e014

08002940 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b08a      	sub	sp, #40	; 0x28
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002948:	2300      	movs	r3, #0
 800294a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800294c:	f7ff fb22 	bl	8001f94 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002950:	4b58      	ldr	r3, [pc, #352]	; (8002ab4 <pvPortMalloc+0x174>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d101      	bne.n	800295c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002958:	f000 f910 	bl	8002b7c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800295c:	4b56      	ldr	r3, [pc, #344]	; (8002ab8 <pvPortMalloc+0x178>)
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	4013      	ands	r3, r2
 8002964:	2b00      	cmp	r3, #0
 8002966:	f040 808e 	bne.w	8002a86 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d01d      	beq.n	80029ac <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8002970:	2208      	movs	r2, #8
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4413      	add	r3, r2
 8002976:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f003 0307 	and.w	r3, r3, #7
 800297e:	2b00      	cmp	r3, #0
 8002980:	d014      	beq.n	80029ac <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f023 0307 	bic.w	r3, r3, #7
 8002988:	3308      	adds	r3, #8
 800298a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	2b00      	cmp	r3, #0
 8002994:	d00a      	beq.n	80029ac <pvPortMalloc+0x6c>
	__asm volatile
 8002996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800299a:	f383 8811 	msr	BASEPRI, r3
 800299e:	f3bf 8f6f 	isb	sy
 80029a2:	f3bf 8f4f 	dsb	sy
 80029a6:	617b      	str	r3, [r7, #20]
}
 80029a8:	bf00      	nop
 80029aa:	e7fe      	b.n	80029aa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d069      	beq.n	8002a86 <pvPortMalloc+0x146>
 80029b2:	4b42      	ldr	r3, [pc, #264]	; (8002abc <pvPortMalloc+0x17c>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d864      	bhi.n	8002a86 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80029bc:	4b40      	ldr	r3, [pc, #256]	; (8002ac0 <pvPortMalloc+0x180>)
 80029be:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80029c0:	4b3f      	ldr	r3, [pc, #252]	; (8002ac0 <pvPortMalloc+0x180>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80029c6:	e004      	b.n	80029d2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80029c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ca:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80029cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80029d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d903      	bls.n	80029e4 <pvPortMalloc+0xa4>
 80029dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d1f1      	bne.n	80029c8 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80029e4:	4b33      	ldr	r3, [pc, #204]	; (8002ab4 <pvPortMalloc+0x174>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d04b      	beq.n	8002a86 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80029ee:	6a3b      	ldr	r3, [r7, #32]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2208      	movs	r2, #8
 80029f4:	4413      	add	r3, r2
 80029f6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80029f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	6a3b      	ldr	r3, [r7, #32]
 80029fe:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a02:	685a      	ldr	r2, [r3, #4]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	1ad2      	subs	r2, r2, r3
 8002a08:	2308      	movs	r3, #8
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d91f      	bls.n	8002a50 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002a10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4413      	add	r3, r2
 8002a16:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	f003 0307 	and.w	r3, r3, #7
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d00a      	beq.n	8002a38 <pvPortMalloc+0xf8>
	__asm volatile
 8002a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a26:	f383 8811 	msr	BASEPRI, r3
 8002a2a:	f3bf 8f6f 	isb	sy
 8002a2e:	f3bf 8f4f 	dsb	sy
 8002a32:	613b      	str	r3, [r7, #16]
}
 8002a34:	bf00      	nop
 8002a36:	e7fe      	b.n	8002a36 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	1ad2      	subs	r2, r2, r3
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002a4a:	69b8      	ldr	r0, [r7, #24]
 8002a4c:	f000 f8f8 	bl	8002c40 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002a50:	4b1a      	ldr	r3, [pc, #104]	; (8002abc <pvPortMalloc+0x17c>)
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	4a18      	ldr	r2, [pc, #96]	; (8002abc <pvPortMalloc+0x17c>)
 8002a5c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002a5e:	4b17      	ldr	r3, [pc, #92]	; (8002abc <pvPortMalloc+0x17c>)
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	4b18      	ldr	r3, [pc, #96]	; (8002ac4 <pvPortMalloc+0x184>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d203      	bcs.n	8002a72 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002a6a:	4b14      	ldr	r3, [pc, #80]	; (8002abc <pvPortMalloc+0x17c>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a15      	ldr	r2, [pc, #84]	; (8002ac4 <pvPortMalloc+0x184>)
 8002a70:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	4b10      	ldr	r3, [pc, #64]	; (8002ab8 <pvPortMalloc+0x178>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	431a      	orrs	r2, r3
 8002a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a82:	2200      	movs	r2, #0
 8002a84:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002a86:	f7ff fa93 	bl	8001fb0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	f003 0307 	and.w	r3, r3, #7
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d00a      	beq.n	8002aaa <pvPortMalloc+0x16a>
	__asm volatile
 8002a94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a98:	f383 8811 	msr	BASEPRI, r3
 8002a9c:	f3bf 8f6f 	isb	sy
 8002aa0:	f3bf 8f4f 	dsb	sy
 8002aa4:	60fb      	str	r3, [r7, #12]
}
 8002aa6:	bf00      	nop
 8002aa8:	e7fe      	b.n	8002aa8 <pvPortMalloc+0x168>
	return pvReturn;
 8002aaa:	69fb      	ldr	r3, [r7, #28]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3728      	adds	r7, #40	; 0x28
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	2000100c 	.word	0x2000100c
 8002ab8:	20001018 	.word	0x20001018
 8002abc:	20001010 	.word	0x20001010
 8002ac0:	20001004 	.word	0x20001004
 8002ac4:	20001014 	.word	0x20001014

08002ac8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b086      	sub	sp, #24
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d048      	beq.n	8002b6c <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002ada:	2308      	movs	r3, #8
 8002adc:	425b      	negs	r3, r3
 8002ade:	697a      	ldr	r2, [r7, #20]
 8002ae0:	4413      	add	r3, r2
 8002ae2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	685a      	ldr	r2, [r3, #4]
 8002aec:	4b21      	ldr	r3, [pc, #132]	; (8002b74 <vPortFree+0xac>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4013      	ands	r3, r2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d10a      	bne.n	8002b0c <vPortFree+0x44>
	__asm volatile
 8002af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002afa:	f383 8811 	msr	BASEPRI, r3
 8002afe:	f3bf 8f6f 	isb	sy
 8002b02:	f3bf 8f4f 	dsb	sy
 8002b06:	60fb      	str	r3, [r7, #12]
}
 8002b08:	bf00      	nop
 8002b0a:	e7fe      	b.n	8002b0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d00a      	beq.n	8002b2a <vPortFree+0x62>
	__asm volatile
 8002b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b18:	f383 8811 	msr	BASEPRI, r3
 8002b1c:	f3bf 8f6f 	isb	sy
 8002b20:	f3bf 8f4f 	dsb	sy
 8002b24:	60bb      	str	r3, [r7, #8]
}
 8002b26:	bf00      	nop
 8002b28:	e7fe      	b.n	8002b28 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	685a      	ldr	r2, [r3, #4]
 8002b2e:	4b11      	ldr	r3, [pc, #68]	; (8002b74 <vPortFree+0xac>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4013      	ands	r3, r2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d019      	beq.n	8002b6c <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d115      	bne.n	8002b6c <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	685a      	ldr	r2, [r3, #4]
 8002b44:	4b0b      	ldr	r3, [pc, #44]	; (8002b74 <vPortFree+0xac>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	401a      	ands	r2, r3
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002b50:	f7ff fa20 	bl	8001f94 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	685a      	ldr	r2, [r3, #4]
 8002b58:	4b07      	ldr	r3, [pc, #28]	; (8002b78 <vPortFree+0xb0>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4413      	add	r3, r2
 8002b5e:	4a06      	ldr	r2, [pc, #24]	; (8002b78 <vPortFree+0xb0>)
 8002b60:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002b62:	6938      	ldr	r0, [r7, #16]
 8002b64:	f000 f86c 	bl	8002c40 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8002b68:	f7ff fa22 	bl	8001fb0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002b6c:	bf00      	nop
 8002b6e:	3718      	adds	r7, #24
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	20001018 	.word	0x20001018
 8002b78:	20001010 	.word	0x20001010

08002b7c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002b82:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002b86:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002b88:	4b27      	ldr	r3, [pc, #156]	; (8002c28 <prvHeapInit+0xac>)
 8002b8a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f003 0307 	and.w	r3, r3, #7
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00c      	beq.n	8002bb0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	3307      	adds	r3, #7
 8002b9a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f023 0307 	bic.w	r3, r3, #7
 8002ba2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002ba4:	68ba      	ldr	r2, [r7, #8]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	4a1f      	ldr	r2, [pc, #124]	; (8002c28 <prvHeapInit+0xac>)
 8002bac:	4413      	add	r3, r2
 8002bae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002bb4:	4a1d      	ldr	r2, [pc, #116]	; (8002c2c <prvHeapInit+0xb0>)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002bba:	4b1c      	ldr	r3, [pc, #112]	; (8002c2c <prvHeapInit+0xb0>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	68ba      	ldr	r2, [r7, #8]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002bc8:	2208      	movs	r2, #8
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	1a9b      	subs	r3, r3, r2
 8002bce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f023 0307 	bic.w	r3, r3, #7
 8002bd6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	4a15      	ldr	r2, [pc, #84]	; (8002c30 <prvHeapInit+0xb4>)
 8002bdc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002bde:	4b14      	ldr	r3, [pc, #80]	; (8002c30 <prvHeapInit+0xb4>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2200      	movs	r2, #0
 8002be4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002be6:	4b12      	ldr	r3, [pc, #72]	; (8002c30 <prvHeapInit+0xb4>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2200      	movs	r2, #0
 8002bec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	68fa      	ldr	r2, [r7, #12]
 8002bf6:	1ad2      	subs	r2, r2, r3
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002bfc:	4b0c      	ldr	r3, [pc, #48]	; (8002c30 <prvHeapInit+0xb4>)
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	4a0a      	ldr	r2, [pc, #40]	; (8002c34 <prvHeapInit+0xb8>)
 8002c0a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	4a09      	ldr	r2, [pc, #36]	; (8002c38 <prvHeapInit+0xbc>)
 8002c12:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002c14:	4b09      	ldr	r3, [pc, #36]	; (8002c3c <prvHeapInit+0xc0>)
 8002c16:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002c1a:	601a      	str	r2, [r3, #0]
}
 8002c1c:	bf00      	nop
 8002c1e:	3714      	adds	r7, #20
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bc80      	pop	{r7}
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	20000404 	.word	0x20000404
 8002c2c:	20001004 	.word	0x20001004
 8002c30:	2000100c 	.word	0x2000100c
 8002c34:	20001014 	.word	0x20001014
 8002c38:	20001010 	.word	0x20001010
 8002c3c:	20001018 	.word	0x20001018

08002c40 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002c40:	b480      	push	{r7}
 8002c42:	b085      	sub	sp, #20
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002c48:	4b27      	ldr	r3, [pc, #156]	; (8002ce8 <prvInsertBlockIntoFreeList+0xa8>)
 8002c4a:	60fb      	str	r3, [r7, #12]
 8002c4c:	e002      	b.n	8002c54 <prvInsertBlockIntoFreeList+0x14>
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d8f7      	bhi.n	8002c4e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	68ba      	ldr	r2, [r7, #8]
 8002c68:	4413      	add	r3, r2
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d108      	bne.n	8002c82 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	685a      	ldr	r2, [r3, #4]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	441a      	add	r2, r3
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	68ba      	ldr	r2, [r7, #8]
 8002c8c:	441a      	add	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d118      	bne.n	8002cc8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	4b14      	ldr	r3, [pc, #80]	; (8002cec <prvInsertBlockIntoFreeList+0xac>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d00d      	beq.n	8002cbe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	441a      	add	r2, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	e008      	b.n	8002cd0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002cbe:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <prvInsertBlockIntoFreeList+0xac>)
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	e003      	b.n	8002cd0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002cd0:	68fa      	ldr	r2, [r7, #12]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d002      	beq.n	8002cde <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002cde:	bf00      	nop
 8002ce0:	3714      	adds	r7, #20
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bc80      	pop	{r7}
 8002ce6:	4770      	bx	lr
 8002ce8:	20001004 	.word	0x20001004
 8002cec:	2000100c 	.word	0x2000100c

08002cf0 <memset>:
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	4402      	add	r2, r0
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d100      	bne.n	8002cfa <memset+0xa>
 8002cf8:	4770      	bx	lr
 8002cfa:	f803 1b01 	strb.w	r1, [r3], #1
 8002cfe:	e7f9      	b.n	8002cf4 <memset+0x4>

08002d00 <__libc_init_array>:
 8002d00:	b570      	push	{r4, r5, r6, lr}
 8002d02:	2600      	movs	r6, #0
 8002d04:	4d0c      	ldr	r5, [pc, #48]	; (8002d38 <__libc_init_array+0x38>)
 8002d06:	4c0d      	ldr	r4, [pc, #52]	; (8002d3c <__libc_init_array+0x3c>)
 8002d08:	1b64      	subs	r4, r4, r5
 8002d0a:	10a4      	asrs	r4, r4, #2
 8002d0c:	42a6      	cmp	r6, r4
 8002d0e:	d109      	bne.n	8002d24 <__libc_init_array+0x24>
 8002d10:	f000 f81a 	bl	8002d48 <_init>
 8002d14:	2600      	movs	r6, #0
 8002d16:	4d0a      	ldr	r5, [pc, #40]	; (8002d40 <__libc_init_array+0x40>)
 8002d18:	4c0a      	ldr	r4, [pc, #40]	; (8002d44 <__libc_init_array+0x44>)
 8002d1a:	1b64      	subs	r4, r4, r5
 8002d1c:	10a4      	asrs	r4, r4, #2
 8002d1e:	42a6      	cmp	r6, r4
 8002d20:	d105      	bne.n	8002d2e <__libc_init_array+0x2e>
 8002d22:	bd70      	pop	{r4, r5, r6, pc}
 8002d24:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d28:	4798      	blx	r3
 8002d2a:	3601      	adds	r6, #1
 8002d2c:	e7ee      	b.n	8002d0c <__libc_init_array+0xc>
 8002d2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d32:	4798      	blx	r3
 8002d34:	3601      	adds	r6, #1
 8002d36:	e7f2      	b.n	8002d1e <__libc_init_array+0x1e>
 8002d38:	08002db4 	.word	0x08002db4
 8002d3c:	08002db4 	.word	0x08002db4
 8002d40:	08002db4 	.word	0x08002db4
 8002d44:	08002db8 	.word	0x08002db8

08002d48 <_init>:
 8002d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d4a:	bf00      	nop
 8002d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d4e:	bc08      	pop	{r3}
 8002d50:	469e      	mov	lr, r3
 8002d52:	4770      	bx	lr

08002d54 <_fini>:
 8002d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d56:	bf00      	nop
 8002d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d5a:	bc08      	pop	{r3}
 8002d5c:	469e      	mov	lr, r3
 8002d5e:	4770      	bx	lr
