__design_bin_path=/mnt/ncsudrive/v/vchiluk3/vlsi-guru/SYSTEM_VERILOG/STRUCT_DT
opt_data_elab=/mnt/ncsudrive/v/vchiluk3/vlsi-guru/SYSTEM_VERILOG/STRUCT_DT/work/@_opt5
