===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 12.0185 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.7555 ( 25.1%)    3.7555 ( 31.2%)  FIR Parser
    6.2228 ( 41.7%)    4.3905 ( 36.5%)  'firrtl.circuit' Pipeline
    1.3346 (  8.9%)    0.6685 (  5.6%)    'firrtl.module' Pipeline
    1.3323 (  8.9%)    0.6672 (  5.6%)      CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1256 (  0.8%)    0.1256 (  1.0%)    InferWidths
    0.4208 (  2.8%)    0.4208 (  3.5%)    LowerFIRRTLTypes
    2.3402 ( 15.7%)    1.1741 (  9.8%)    'firrtl.module' Pipeline
    1.0945 (  7.3%)    0.5702 (  4.7%)      ExpandWhens
    1.2416 (  8.3%)    0.6397 (  5.3%)      Canonicalizer
    0.4001 (  2.7%)    0.4001 (  3.3%)    Inliner
    1.5973 ( 10.7%)    1.5973 ( 13.3%)    IMConstProp
    0.0437 (  0.3%)    0.0437 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    0.8823 (  5.9%)    0.8823 (  7.3%)  LowerFIRRTLToHW
    0.2091 (  1.4%)    0.2091 (  1.7%)  HWMemSimImpl
    1.8978 ( 12.7%)    0.9489 (  7.9%)  'hw.module' Pipeline
    0.0650 (  0.4%)    0.0361 (  0.3%)    HWCleanup
    0.7400 (  5.0%)    0.3702 (  3.1%)    CSE
    0.0013 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.0860 (  7.3%)    0.5464 (  4.5%)    Canonicalizer
    0.3614 (  2.4%)    0.3614 (  3.0%)  HWLegalizeNames
    0.2804 (  1.9%)    0.1405 (  1.2%)  'hw.module' Pipeline
    0.2774 (  1.9%)    0.1388 (  1.2%)    PrettifyVerilog
    1.3213 (  8.8%)    1.3213 ( 11.0%)  Output
    0.0043 (  0.0%)    0.0043 (  0.0%)  Rest
   14.9401 (100.0%)   12.0185 (100.0%)  Total

{
  totalTime: 12.053,
  maxMemory: 771403776
}
