%TF.GenerationSoftware,KiCad,Pcbnew,8.0.4*%
%TF.CreationDate,2024-12-11T23:07:31+07:00*%
%TF.ProjectId,G474-dev-board,47343734-2d64-4657-962d-626f6172642e,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L4,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.4) date 2024-12-11 23:07:31*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
%AMFreePoly0*
4,1,19,0.500000,-0.750000,0.000000,-0.750000,0.000000,-0.744911,-0.071157,-0.744911,-0.207708,-0.704816,-0.327430,-0.627875,-0.420627,-0.520320,-0.479746,-0.390866,-0.500000,-0.250000,-0.500000,0.250000,-0.479746,0.390866,-0.420627,0.520320,-0.327430,0.627875,-0.207708,0.704816,-0.071157,0.744911,0.000000,0.744911,0.000000,0.750000,0.500000,0.750000,0.500000,-0.750000,0.500000,-0.750000,
$1*%
%AMFreePoly1*
4,1,19,0.000000,0.744911,0.071157,0.744911,0.207708,0.704816,0.327430,0.627875,0.420627,0.520320,0.479746,0.390866,0.500000,0.250000,0.500000,-0.250000,0.479746,-0.390866,0.420627,-0.520320,0.327430,-0.627875,0.207708,-0.704816,0.071157,-0.744911,0.000000,-0.744911,0.000000,-0.750000,-0.500000,-0.750000,-0.500000,0.750000,0.000000,0.750000,0.000000,0.744911,0.000000,0.744911,
$1*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11RoundRect,0.250000X-0.600000X0.600000X-0.600000X-0.600000X0.600000X-0.600000X0.600000X0.600000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,2.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13FreePoly0,0.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14FreePoly1,0.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17R,3.000000X3.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18C,3.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19O,1.000000X2.100000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20O,1.000000X1.800000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21FreePoly0,270.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD22FreePoly1,270.000000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD23C,0.800000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,J17,10,Pin_10*%
%TO.N,unconnected-(J17-Pin_10-Pad10)*%
X114503200Y-64770000D03*
%TO.P,J17,9,Pin_9*%
%TO.N,unconnected-(J17-Pin_9-Pad9)*%
X114503200Y-62230000D03*
%TO.P,J17,8,Pin_8*%
%TO.N,unconnected-(J17-Pin_8-Pad8)*%
X117043200Y-64770000D03*
%TO.P,J17,7,Pin_7*%
%TO.N,unconnected-(J17-Pin_7-Pad7)*%
X117043200Y-62230000D03*
%TO.P,J17,6,Pin_6*%
%TO.N,unconnected-(J17-Pin_6-Pad6)*%
X119583200Y-64770000D03*
%TO.P,J17,5,Pin_5*%
%TO.N,unconnected-(J17-Pin_5-Pad5)*%
X119583200Y-62230000D03*
%TO.P,J17,4,Pin_4*%
%TO.N,unconnected-(J17-Pin_4-Pad4)*%
X122123200Y-64770000D03*
%TO.P,J17,3,Pin_3*%
%TO.N,unconnected-(J17-Pin_3-Pad3)*%
X122123200Y-62230000D03*
%TO.P,J17,2,Pin_2*%
%TO.N,unconnected-(J17-Pin_2-Pad2)*%
X124663200Y-64770000D03*
D11*
%TO.P,J17,1,Pin_1*%
%TO.N,unconnected-(J17-Pin_1-Pad1)*%
X124663200Y-62230000D03*
%TD*%
D12*
%TO.P,SW2,2,2*%
%TO.N,+3V3*%
X125553400Y-85761000D03*
X132053400Y-85761000D03*
%TO.P,SW2,1,1*%
%TO.N,Net-(D2-K)*%
X125553400Y-90261000D03*
X132053400Y-90261000D03*
%TD*%
%TO.P,SW1,1,1*%
%TO.N,/MCU/NRST*%
X148512600Y-90261000D03*
X142012600Y-90261000D03*
%TO.P,SW1,2,2*%
%TO.N,GND*%
X148512600Y-85761000D03*
X142012600Y-85761000D03*
%TD*%
D13*
%TO.P,JP1,1,A*%
%TO.N,/MCU/VBAT*%
X127213600Y-123037600D03*
D14*
%TO.P,JP1,2,B*%
%TO.N,+3V3*%
X128513600Y-123037600D03*
%TD*%
D15*
%TO.P,J16,1,Pin_1*%
%TO.N,+VREF*%
X141909800Y-99974400D03*
D16*
%TO.P,J16,2,Pin_2*%
%TO.N,Net-(J16-Pin_2)*%
X144449800Y-99974400D03*
%TO.P,J16,3,Pin_3*%
%TO.N,+3V3*%
X146989800Y-99974400D03*
%TD*%
D15*
%TO.P,J8,1,Pin_1*%
%TO.N,unconnected-(J8-Pin_1-Pad1)*%
X113003800Y-90388600D03*
D16*
%TO.P,J8,2,Pin_2*%
%TO.N,unconnected-(J8-Pin_2-Pad2)*%
X113003800Y-92928600D03*
%TD*%
D15*
%TO.P,J1,1,Pin_1*%
%TO.N,/MCU/PB8*%
X120472200Y-119532400D03*
D16*
%TO.P,J1,2,Pin_2*%
%TO.N,/MCU/BOOT*%
X120472200Y-116992400D03*
%TD*%
%TO.P,J9,38,Pin_38*%
%TO.N,/IO/PC0*%
X107948800Y-136108600D03*
%TO.P,J9,37,Pin_37*%
%TO.N,/IO/PC3*%
X105408800Y-136108600D03*
%TO.P,J9,36,Pin_36*%
%TO.N,/IO/PC1*%
X107948800Y-133568600D03*
%TO.P,J9,35,Pin_35*%
%TO.N,/IO/PC2*%
X105408800Y-133568600D03*
%TO.P,J9,34,Pin_34*%
%TO.N,/IO/PB0*%
X107948800Y-131028600D03*
%TO.P,J9,33,Pin_33*%
%TO.N,/IO/VBAT*%
X105408800Y-131028600D03*
%TO.P,J9,32,Pin_32*%
%TO.N,/IO/PA4*%
X107948800Y-128488600D03*
%TO.P,J9,31,Pin_31*%
%TO.N,/IO/PF1*%
X105408800Y-128488600D03*
%TO.P,J9,30,Pin_30*%
%TO.N,/IO/PA1*%
X107948800Y-125948600D03*
%TO.P,J9,29,Pin_29*%
%TO.N,/IO/PF0*%
X105408800Y-125948600D03*
%TO.P,J9,28,Pin_28*%
%TO.N,/IO/PA0*%
X107948800Y-123408600D03*
%TO.P,J9,27,Pin_27*%
%TO.N,/IO/PC15*%
X105408800Y-123408600D03*
%TO.P,J9,26,Pin_26*%
%TO.N,unconnected-(J9-Pin_26-Pad26)*%
X107948800Y-120868600D03*
%TO.P,J9,25,Pin_25*%
%TO.N,/IO/PC14*%
X105408800Y-120868600D03*
%TO.P,J9,24,Pin_24*%
%TO.N,Net-(J3-Pin_8)*%
X107948800Y-118328600D03*
%TO.P,J9,23,Pin_23*%
%TO.N,/IO/PC13*%
X105408800Y-118328600D03*
%TO.P,J9,22,Pin_22*%
%TO.N,GND*%
X107948800Y-115788600D03*
%TO.P,J9,21,Pin_21*%
%TO.N,/IO/PB7*%
X105408800Y-115788600D03*
%TO.P,J9,20,Pin_20*%
%TO.N,GND*%
X107948800Y-113248600D03*
%TO.P,J9,19,Pin_19*%
X105408800Y-113248600D03*
%TO.P,J9,18,Pin_18*%
%TO.N,Net-(J3-Pin_5)*%
X107948800Y-110708600D03*
%TO.P,J9,17,Pin_17*%
%TO.N,/IO/PA15*%
X105408800Y-110708600D03*
%TO.P,J9,16,Pin_16*%
%TO.N,Net-(J3-Pin_4)*%
X107948800Y-108168600D03*
%TO.P,J9,15,Pin_15*%
%TO.N,/IO/PA14*%
X105408800Y-108168600D03*
%TO.P,J9,14,Pin_14*%
%TO.N,/IO/NRST*%
X107948800Y-105628600D03*
%TO.P,J9,13,Pin_13*%
%TO.N,/IO/PA13*%
X105408800Y-105628600D03*
%TO.P,J9,12,Pin_12*%
%TO.N,Net-(J3-Pin_2)*%
X107948800Y-103088600D03*
%TO.P,J9,11,Pin_11*%
%TO.N,unconnected-(J9-Pin_11-Pad11)*%
X105408800Y-103088600D03*
%TO.P,J9,10,Pin_10*%
%TO.N,unconnected-(J9-Pin_10-Pad10)*%
X107948800Y-100548600D03*
%TO.P,J9,9,Pin_9*%
%TO.N,unconnected-(J9-Pin_9-Pad9)*%
X105408800Y-100548600D03*
%TO.P,J9,8,Pin_8*%
%TO.N,GND*%
X107948800Y-98008600D03*
%TO.P,J9,7,Pin_7*%
%TO.N,/IO/BOOT*%
X105408800Y-98008600D03*
%TO.P,J9,6,Pin_6*%
%TO.N,+5V_EXT*%
X107948800Y-95468600D03*
%TO.P,J9,5,Pin_5*%
%TO.N,unconnected-(J9-Pin_5-Pad5)*%
X105408800Y-95468600D03*
%TO.P,J9,4,Pin_4*%
%TO.N,/IO/PD2*%
X107948800Y-92928600D03*
%TO.P,J9,3,Pin_3*%
%TO.N,/IO/PC12*%
X105408800Y-92928600D03*
%TO.P,J9,2,Pin_2*%
%TO.N,/IO/PC11*%
X107948800Y-90388600D03*
D15*
%TO.P,J9,1,Pin_1*%
%TO.N,/IO/PC0*%
X105408800Y-90388600D03*
%TD*%
%TO.P,J7,1,Pin_1*%
%TO.N,/IO/PC9*%
X166368800Y-90388600D03*
D16*
%TO.P,J7,2,Pin_2*%
%TO.N,/IO/PC8*%
X168908800Y-90388600D03*
%TO.P,J7,3,Pin_3*%
%TO.N,Net-(J6-Pin_10)*%
X166368800Y-92928600D03*
%TO.P,J7,4,Pin_4*%
%TO.N,/IO/PC6*%
X168908800Y-92928600D03*
%TO.P,J7,5,Pin_5*%
%TO.N,/IO/PB9*%
X166368800Y-95468600D03*
%TO.P,J7,6,Pin_6*%
%TO.N,/IO/PC5*%
X168908800Y-95468600D03*
%TO.P,J7,7,Pin_7*%
%TO.N,+VDDREF*%
X166368800Y-98008600D03*
%TO.P,J7,8,Pin_8*%
%TO.N,unconnected-(J7-Pin_8-Pad8)*%
X168908800Y-98008600D03*
%TO.P,J7,9,Pin_9*%
%TO.N,GND*%
X166368800Y-100548600D03*
%TO.P,J7,10,Pin_10*%
%TO.N,unconnected-(J7-Pin_10-Pad10)*%
X168908800Y-100548600D03*
%TO.P,J7,11,Pin_11*%
%TO.N,/IO/PA5*%
X166368800Y-103088600D03*
%TO.P,J7,12,Pin_12*%
%TO.N,/IO/PA12*%
X168908800Y-103088600D03*
%TO.P,J7,13,Pin_13*%
%TO.N,/IO/PA6*%
X166368800Y-105628600D03*
%TO.P,J7,14,Pin_14*%
%TO.N,/IO/PA11*%
X168908800Y-105628600D03*
%TO.P,J7,15,Pin_15*%
%TO.N,/IO/PA7*%
X166368800Y-108168600D03*
%TO.P,J7,16,Pin_16*%
%TO.N,/IO/PB12*%
X168908800Y-108168600D03*
%TO.P,J7,17,Pin_17*%
%TO.N,/IO/PB6*%
X166368800Y-110708600D03*
%TO.P,J7,18,Pin_18*%
%TO.N,/IO/PB11*%
X168908800Y-110708600D03*
%TO.P,J7,19,Pin_19*%
%TO.N,/IO/PC7*%
X166368800Y-113248600D03*
%TO.P,J7,20,Pin_20*%
%TO.N,GND*%
X168908800Y-113248600D03*
%TO.P,J7,21,Pin_21*%
%TO.N,/IO/PA9*%
X166368800Y-115788600D03*
%TO.P,J7,22,Pin_22*%
%TO.N,/IO/PB2*%
X168908800Y-115788600D03*
%TO.P,J7,23,Pin_23*%
%TO.N,/IO/PA8*%
X166368800Y-118328600D03*
%TO.P,J7,24,Pin_24*%
%TO.N,/IO/PB1*%
X168908800Y-118328600D03*
%TO.P,J7,25,Pin_25*%
%TO.N,/IO/PB10*%
X166368800Y-120868600D03*
%TO.P,J7,26,Pin_26*%
%TO.N,/IO/PB15*%
X168908800Y-120868600D03*
%TO.P,J7,27,Pin_27*%
%TO.N,/IO/PB4*%
X166368800Y-123408600D03*
%TO.P,J7,28,Pin_28*%
%TO.N,/IO/PB14*%
X168908800Y-123408600D03*
%TO.P,J7,29,Pin_29*%
%TO.N,/IO/PB5*%
X166368800Y-125948600D03*
%TO.P,J7,30,Pin_30*%
%TO.N,/IO/PB13*%
X168908800Y-125948600D03*
%TO.P,J7,31,Pin_31*%
%TO.N,/IO/PB3*%
X166368800Y-128488600D03*
%TO.P,J7,32,Pin_32*%
%TO.N,GND*%
X168908800Y-128488600D03*
%TO.P,J7,33,Pin_33*%
%TO.N,/IO/PA10*%
X166368800Y-131028600D03*
%TO.P,J7,34,Pin_34*%
%TO.N,/IO/PC4*%
X168908800Y-131028600D03*
%TO.P,J7,35,Pin_35*%
%TO.N,Net-(J5-Pin_2)*%
X166368800Y-133568600D03*
%TO.P,J7,36,Pin_36*%
%TO.N,unconnected-(J7-Pin_36-Pad36)*%
X168908800Y-133568600D03*
%TO.P,J7,37,Pin_37*%
%TO.N,Net-(J5-Pin_1)*%
X166368800Y-136108600D03*
%TO.P,J7,38,Pin_38*%
%TO.N,unconnected-(J7-Pin_38-Pad38)*%
X168908800Y-136108600D03*
%TD*%
D15*
%TO.P,J14,1,Pin_1*%
%TO.N,GND*%
X105408800Y-62448600D03*
D16*
%TO.P,J14,2,Pin_2*%
X105408800Y-64988600D03*
%TD*%
D17*
%TO.P,J12,1,Pin_1*%
%TO.N,+VIN*%
X154279600Y-62611000D03*
D18*
%TO.P,J12,2,Pin_2*%
%TO.N,GND*%
X159359600Y-62611000D03*
%TD*%
D15*
%TO.P,J5,1,Pin_1*%
%TO.N,Net-(J5-Pin_1)*%
X161288800Y-136108600D03*
D16*
%TO.P,J5,2,Pin_2*%
%TO.N,Net-(J5-Pin_2)*%
X161288800Y-133568600D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/IO/PA10*%
X161288800Y-131028600D03*
%TO.P,J5,4,Pin_4*%
%TO.N,/IO/PB3*%
X161288800Y-128488600D03*
%TO.P,J5,5,Pin_5*%
%TO.N,/IO/PB5*%
X161288800Y-125948600D03*
%TO.P,J5,6,Pin_6*%
%TO.N,/IO/PB4*%
X161288800Y-123408600D03*
%TO.P,J5,7,Pin_7*%
%TO.N,/IO/PB10*%
X161288800Y-120868600D03*
%TO.P,J5,8,Pin_8*%
%TO.N,/IO/PA8*%
X161288800Y-118328600D03*
%TD*%
D15*
%TO.P,J11,1,Pin_1*%
%TO.N,Net-(J11-Pin_1)*%
X135153400Y-99974400D03*
D16*
%TO.P,J11,2,Pin_2*%
%TO.N,+3V3*%
X137693400Y-99974400D03*
%TD*%
D15*
%TO.P,J15,1,Pin_1*%
%TO.N,GND*%
X168908800Y-62448600D03*
D16*
%TO.P,J15,2,Pin_2*%
X168908800Y-64988600D03*
%TD*%
D15*
%TO.P,J4,1,Pin_1*%
%TO.N,/IO/PA0*%
X113028800Y-123408600D03*
D16*
%TO.P,J4,2,Pin_2*%
%TO.N,/IO/PA1*%
X113028800Y-125948600D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/IO/PA4*%
X113028800Y-128488600D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/IO/PB0*%
X113028800Y-131028600D03*
%TO.P,J4,5,Pin_5*%
%TO.N,/IO/PC1*%
X113028800Y-133568600D03*
%TO.P,J4,6,Pin_6*%
%TO.N,/IO/PC0*%
X113028800Y-136108600D03*
%TD*%
D15*
%TO.P,J3,1,Pin_1*%
%TO.N,unconnected-(J3-Pin_1-Pad1)*%
X113028800Y-100548600D03*
D16*
%TO.P,J3,2,Pin_2*%
%TO.N,Net-(J3-Pin_2)*%
X113028800Y-103088600D03*
%TO.P,J3,3,Pin_3*%
%TO.N,/IO/NRST*%
X113028800Y-105628600D03*
%TO.P,J3,4,Pin_4*%
%TO.N,Net-(J3-Pin_4)*%
X113028800Y-108168600D03*
%TO.P,J3,5,Pin_5*%
%TO.N,Net-(J3-Pin_5)*%
X113028800Y-110708600D03*
%TO.P,J3,6,Pin_6*%
%TO.N,GND*%
X113028800Y-113248600D03*
%TO.P,J3,7,Pin_7*%
X113028800Y-115788600D03*
%TO.P,J3,8,Pin_8*%
%TO.N,Net-(J3-Pin_8)*%
X113028800Y-118328600D03*
%TD*%
D19*
%TO.P,J10,S1,SHIELD*%
%TO.N,unconnected-(J10-SHIELD-PadS1)*%
X141401800Y-64236600D03*
D20*
X141401800Y-60036600D03*
D19*
X132761800Y-64236600D03*
D20*
X132761800Y-60036600D03*
%TD*%
D15*
%TO.P,J6,1,Pin_1*%
%TO.N,/IO/PA9*%
X161288800Y-113248600D03*
D16*
%TO.P,J6,2,Pin_2*%
%TO.N,/IO/PC7*%
X161288800Y-110708600D03*
%TO.P,J6,3,Pin_3*%
%TO.N,/IO/PB6*%
X161288800Y-108168600D03*
%TO.P,J6,4,Pin_4*%
%TO.N,/IO/PA7*%
X161288800Y-105628600D03*
%TO.P,J6,5,Pin_5*%
%TO.N,/IO/PA6*%
X161288800Y-103088600D03*
%TO.P,J6,6,Pin_6*%
%TO.N,/IO/PA5*%
X161288800Y-100548600D03*
%TO.P,J6,7,Pin_7*%
%TO.N,GND*%
X161288800Y-98008600D03*
%TO.P,J6,8,Pin_8*%
%TO.N,+VDDREF*%
X161288800Y-95468600D03*
%TO.P,J6,9,Pin_9*%
%TO.N,/IO/PB9*%
X161288800Y-92928600D03*
%TO.P,J6,10,Pin_10*%
%TO.N,Net-(J6-Pin_10)*%
X161288800Y-90388600D03*
%TD*%
D15*
%TO.P,J13,1,Pin_1*%
%TO.N,+5V_VIN*%
X126985000Y-97459800D03*
D16*
%TO.P,J13,2,Pin_2*%
%TO.N,+5V*%
X126985000Y-99999800D03*
%TO.P,J13,3,Pin_3*%
%TO.N,+5V_USB_IN*%
X124445000Y-97459800D03*
%TO.P,J13,4,Pin_4*%
%TO.N,+5V*%
X124445000Y-99999800D03*
%TO.P,J13,5,Pin_5*%
%TO.N,+5V_EXT*%
X121905000Y-97459800D03*
%TO.P,J13,6,Pin_6*%
%TO.N,+5V*%
X121905000Y-99999800D03*
%TD*%
D13*
%TO.P,JP3,1,A*%
%TO.N,Net-(JP3-A)*%
X148473400Y-130606800D03*
D14*
%TO.P,JP3,2,B*%
%TO.N,+VREF*%
X149773400Y-130606800D03*
%TD*%
D21*
%TO.P,JP2,1,A*%
%TO.N,GND*%
X144576800Y-129306800D03*
D22*
%TO.P,JP2,2,B*%
%TO.N,Net-(JP2-B)*%
X144576800Y-130606800D03*
%TD*%
D23*
%TO.N,+5V_EXT*%
X107948800Y-95468600D02*
X115687000Y-95468600D01*
X117678200Y-97459800D02*
X121905000Y-97459800D01*
X115687000Y-95468600D02*
X117678200Y-97459800D01*
%TD*%
M02*
