In archive ../library//libcdr.a:

usart.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         0000090c  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000ad3  00000000  00000000  00000940  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.USART0Setup 00000036  00000000  00000000  00001413  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.USART0Receive 00000028  00000000  00000000  00001449  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.USART0Transmit 00000042  00000000  00000000  00001471  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.USART0Puts 0000001c  00000000  00000000  000014b3  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.USART0PutsP 00000022  00000000  00000000  000014cf  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.USART0TXBuffLen 0000000c  00000000  00000000  000014f1  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.USART0RXBuffLen 0000000c  00000000  00000000  000014fd  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.__vector_19 0000005a  00000000  00000000  00001509  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.__vector_18 0000003e  00000000  00000000  00001563  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .bss.tx_buff  00000040  00000000  00000000  000015a1  2**0
                  ALLOC
 15 .bss.rx_buff  00000040  00000000  00000000  000015a1  2**0
                  ALLOC
 16 .bss.tx_in    00000001  00000000  00000000  000015a1  2**0
                  ALLOC
 17 .bss.tx_out   00000001  00000000  00000000  000015a1  2**0
                  ALLOC
 18 .bss.rx_in    00000001  00000000  00000000  000015a1  2**0
                  ALLOC
 19 .bss.rx_out   00000001  00000000  00000000  000015a1  2**0
                  ALLOC

Disassembly of section .text.USART0Setup:

00000000 <USART0Setup>:
   0:	a1 ec       	ldi	r26, 0xC1	; 193
   2:	b0 e0       	ldi	r27, 0x00	; 0
   4:	8c 91       	ld	r24, X
   6:	88 61       	ori	r24, 0x18	; 24
   8:	8c 93       	st	X, r24
   a:	89 e0       	ldi	r24, 0x09	; 9
   c:	90 e0       	ldi	r25, 0x00	; 0
   e:	90 93 c5 00 	sts	0x00C5, r25
  12:	80 93 c4 00 	sts	0x00C4, r24
  16:	e2 ec       	ldi	r30, 0xC2	; 194
  18:	f0 e0       	ldi	r31, 0x00	; 0
  1a:	80 81       	ld	r24, Z
  1c:	80 83       	st	Z, r24
  1e:	80 81       	ld	r24, Z
  20:	80 83       	st	Z, r24
  22:	80 81       	ld	r24, Z
  24:	80 83       	st	Z, r24
  26:	80 81       	ld	r24, Z
  28:	86 60       	ori	r24, 0x06	; 6
  2a:	80 83       	st	Z, r24
  2c:	8c 91       	ld	r24, X
  2e:	80 6a       	ori	r24, 0xA0	; 160
  30:	8c 93       	st	X, r24
  32:	78 94       	sei
  34:	08 95       	ret

Disassembly of section .text.USART0Receive:

00000000 <USART0Receive>:
   0:	90 91 00 00 	lds	r25, 0x0000
   4:	80 91 00 00 	lds	r24, 0x0000
   8:	98 17       	cp	r25, r24
   a:	01 f0       	breq	.+0      	; 0xc <USART0Receive+0xc>
   c:	e0 91 00 00 	lds	r30, 0x0000
  10:	f0 e0       	ldi	r31, 0x00	; 0
  12:	ef 73       	andi	r30, 0x3F	; 63
  14:	f0 70       	andi	r31, 0x00	; 0
  16:	e0 50       	subi	r30, 0x00	; 0
  18:	f0 40       	sbci	r31, 0x00	; 0
  1a:	80 81       	ld	r24, Z
  1c:	90 91 00 00 	lds	r25, 0x0000
  20:	9f 5f       	subi	r25, 0xFF	; 255
  22:	90 93 00 00 	sts	0x0000, r25
  26:	08 95       	ret

Disassembly of section .text.USART0Transmit:

00000000 <USART0Transmit>:
   0:	48 2f       	mov	r20, r24
   2:	20 e4       	ldi	r18, 0x40	; 64
   4:	30 e0       	ldi	r19, 0x00	; 0
   6:	80 91 00 00 	lds	r24, 0x0000
   a:	90 91 00 00 	lds	r25, 0x0000
   e:	89 1b       	sub	r24, r25
  10:	b9 01       	movw	r22, r18
  12:	68 1b       	sub	r22, r24
  14:	71 09       	sbc	r23, r1
  16:	63 30       	cpi	r22, 0x03	; 3
  18:	71 05       	cpc	r23, r1
  1a:	04 f0       	brlt	.+0      	; 0x1c <USART0Transmit+0x1c>
  1c:	e0 91 00 00 	lds	r30, 0x0000
  20:	f0 e0       	ldi	r31, 0x00	; 0
  22:	ef 73       	andi	r30, 0x3F	; 63
  24:	f0 70       	andi	r31, 0x00	; 0
  26:	e0 50       	subi	r30, 0x00	; 0
  28:	f0 40       	sbci	r31, 0x00	; 0
  2a:	40 83       	st	Z, r20
  2c:	80 91 00 00 	lds	r24, 0x0000
  30:	8f 5f       	subi	r24, 0xFF	; 255
  32:	80 93 00 00 	sts	0x0000, r24
  36:	80 91 c1 00 	lds	r24, 0x00C1
  3a:	80 62       	ori	r24, 0x20	; 32
  3c:	80 93 c1 00 	sts	0x00C1, r24
  40:	08 95       	ret

Disassembly of section .text.USART0Puts:

00000000 <USART0Puts>:
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
   4:	ec 01       	movw	r28, r24
   6:	88 81       	ld	r24, Y
   8:	88 23       	and	r24, r24
   a:	01 f0       	breq	.+0      	; 0xc <USART0Puts+0xc>
   c:	21 96       	adiw	r28, 0x01	; 1
   e:	00 d0       	rcall	.+0      	; 0x10 <USART0Puts+0x10>
  10:	88 81       	ld	r24, Y
  12:	88 23       	and	r24, r24
  14:	01 f4       	brne	.+0      	; 0x16 <USART0Puts+0x16>
  16:	df 91       	pop	r29
  18:	cf 91       	pop	r28
  1a:	08 95       	ret

Disassembly of section .text.USART0PutsP:

00000000 <USART0PutsP>:
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
   4:	fc 01       	movw	r30, r24
   6:	84 91       	lpm	r24, Z+
   8:	88 23       	and	r24, r24
   a:	01 f0       	breq	.+0      	; 0xc <USART0PutsP+0xc>
   c:	ef 01       	movw	r28, r30
   e:	21 96       	adiw	r28, 0x01	; 1
  10:	00 d0       	rcall	.+0      	; 0x12 <USART0PutsP+0x12>
  12:	fe 01       	movw	r30, r28
  14:	21 96       	adiw	r28, 0x01	; 1
  16:	84 91       	lpm	r24, Z+
  18:	88 23       	and	r24, r24
  1a:	01 f4       	brne	.+0      	; 0x1c <USART0PutsP+0x1c>
  1c:	df 91       	pop	r29
  1e:	cf 91       	pop	r28
  20:	08 95       	ret

Disassembly of section .text.USART0TXBuffLen:

00000000 <USART0TXBuffLen>:
   0:	80 91 00 00 	lds	r24, 0x0000
   4:	90 91 00 00 	lds	r25, 0x0000
   8:	89 1b       	sub	r24, r25
   a:	08 95       	ret

Disassembly of section .text.USART0RXBuffLen:

00000000 <USART0RXBuffLen>:
   0:	80 91 00 00 	lds	r24, 0x0000
   4:	90 91 00 00 	lds	r25, 0x0000
   8:	89 1b       	sub	r24, r25
   a:	08 95       	ret

Disassembly of section .text.__vector_19:

00000000 <__vector_19>:
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	11 24       	eor	r1, r1
   a:	8f 93       	push	r24
   c:	9f 93       	push	r25
   e:	ef 93       	push	r30
  10:	ff 93       	push	r31
  12:	90 91 00 00 	lds	r25, 0x0000
  16:	80 91 00 00 	lds	r24, 0x0000
  1a:	98 17       	cp	r25, r24
  1c:	01 f0       	breq	.+0      	; 0x1e <__vector_19+0x1e>
  1e:	e0 91 00 00 	lds	r30, 0x0000
  22:	f0 e0       	ldi	r31, 0x00	; 0
  24:	ef 73       	andi	r30, 0x3F	; 63
  26:	f0 70       	andi	r31, 0x00	; 0
  28:	e0 50       	subi	r30, 0x00	; 0
  2a:	f0 40       	sbci	r31, 0x00	; 0
  2c:	80 81       	ld	r24, Z
  2e:	80 93 c6 00 	sts	0x00C6, r24
  32:	80 91 00 00 	lds	r24, 0x0000
  36:	8f 5f       	subi	r24, 0xFF	; 255
  38:	80 93 00 00 	sts	0x0000, r24
  3c:	ff 91       	pop	r31
  3e:	ef 91       	pop	r30
  40:	9f 91       	pop	r25
  42:	8f 91       	pop	r24
  44:	0f 90       	pop	r0
  46:	0f be       	out	0x3f, r0	; 63
  48:	0f 90       	pop	r0
  4a:	1f 90       	pop	r1
  4c:	18 95       	reti
  4e:	80 91 c1 00 	lds	r24, 0x00C1
  52:	8f 7d       	andi	r24, 0xDF	; 223
  54:	80 93 c1 00 	sts	0x00C1, r24
  58:	00 c0       	rjmp	.+0      	; 0x5a <__SREG__+0x1b>

Disassembly of section .text.__vector_18:

00000000 <__vector_18>:
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	11 24       	eor	r1, r1
   a:	8f 93       	push	r24
   c:	ef 93       	push	r30
   e:	ff 93       	push	r31
  10:	80 91 c6 00 	lds	r24, 0x00C6
  14:	e0 91 00 00 	lds	r30, 0x0000
  18:	f0 e0       	ldi	r31, 0x00	; 0
  1a:	ef 73       	andi	r30, 0x3F	; 63
  1c:	f0 70       	andi	r31, 0x00	; 0
  1e:	e0 50       	subi	r30, 0x00	; 0
  20:	f0 40       	sbci	r31, 0x00	; 0
  22:	80 83       	st	Z, r24
  24:	80 91 00 00 	lds	r24, 0x0000
  28:	8f 5f       	subi	r24, 0xFF	; 255
  2a:	80 93 00 00 	sts	0x0000, r24
  2e:	ff 91       	pop	r31
  30:	ef 91       	pop	r30
  32:	8f 91       	pop	r24
  34:	0f 90       	pop	r0
  36:	0f be       	out	0x3f, r0	; 63
  38:	0f 90       	pop	r0
  3a:	1f 90       	pop	r1
  3c:	18 95       	reti

adc.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000498  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000780  00000000  00000000  000004cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.ADCSelectChannel 00000012  00000000  00000000  00000c4c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.ADCSetup 00000038  00000000  00000000  00000c5e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.ADCSingleConvertion 00000022  00000000  00000000  00000c96  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.ADCSelectChannel:

00000000 <ADCSelectChannel>:
   0:	40 98       	cbi	0x08, 0	; 8
   2:	ec e7       	ldi	r30, 0x7C	; 124
   4:	f0 e0       	ldi	r31, 0x00	; 0
   6:	90 81       	ld	r25, Z
   8:	87 70       	andi	r24, 0x07	; 7
   a:	90 7e       	andi	r25, 0xE0	; 224
   c:	89 2b       	or	r24, r25
   e:	80 83       	st	Z, r24
  10:	08 95       	ret

Disassembly of section .text.ADCSetup:

00000000 <ADCSetup>:
   0:	ec e7       	ldi	r30, 0x7C	; 124
   2:	f0 e0       	ldi	r31, 0x00	; 0
   4:	90 81       	ld	r25, Z
   6:	90 64       	ori	r25, 0x40	; 64
   8:	90 83       	st	Z, r25
   a:	90 81       	ld	r25, Z
   c:	9f 77       	andi	r25, 0x7F	; 127
   e:	90 83       	st	Z, r25
  10:	90 81       	ld	r25, Z
  12:	90 62       	ori	r25, 0x20	; 32
  14:	90 83       	st	Z, r25
  16:	40 98       	cbi	0x08, 0	; 8
  18:	90 81       	ld	r25, Z
  1a:	67 70       	andi	r22, 0x07	; 7
  1c:	90 7e       	andi	r25, 0xE0	; 224
  1e:	96 2b       	or	r25, r22
  20:	90 83       	st	Z, r25
  22:	ea e7       	ldi	r30, 0x7A	; 122
  24:	f0 e0       	ldi	r31, 0x00	; 0
  26:	90 81       	ld	r25, Z
  28:	87 70       	andi	r24, 0x07	; 7
  2a:	98 7f       	andi	r25, 0xF8	; 248
  2c:	89 2b       	or	r24, r25
  2e:	80 83       	st	Z, r24
  30:	80 81       	ld	r24, Z
  32:	80 68       	ori	r24, 0x80	; 128
  34:	80 83       	st	Z, r24
  36:	08 95       	ret

Disassembly of section .text.ADCSingleConvertion:

00000000 <ADCSingleConvertion>:
   0:	80 91 7a 00 	lds	r24, 0x007A
   4:	80 64       	ori	r24, 0x40	; 64
   6:	80 93 7a 00 	sts	0x007A, r24
   a:	80 91 7a 00 	lds	r24, 0x007A
   e:	84 ff       	sbrs	r24, 4
  10:	00 c0       	rjmp	.+0      	; 0x12 <ADCSingleConvertion+0x12>
  12:	80 91 7a 00 	lds	r24, 0x007A
  16:	80 61       	ori	r24, 0x10	; 16
  18:	80 93 7a 00 	sts	0x007A, r24
  1c:	80 91 79 00 	lds	r24, 0x0079
  20:	08 95       	ret
