

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Thu May  9 22:20:05 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D6
* Solution:       comb_45 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       94|       94|  0.940 us|  0.940 us|   95|   95|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_test_Pipeline_ARRAY_1_READ_fu_252     |test_Pipeline_ARRAY_1_READ     |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        |grp_test_Pipeline_ARRAY_2_READ_fu_268     |test_Pipeline_ARRAY_2_READ     |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        |grp_test_Pipeline_VITIS_LOOP_67_7_fu_284  |test_Pipeline_VITIS_LOOP_67_7  |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        |grp_test_Pipeline_ARRAY_WRITE_fu_321      |test_Pipeline_ARRAY_WRITE      |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    6676|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|   736|    3712|    8265|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     688|    -|
|Register         |        -|     -|    6212|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|   736|    9924|   15629|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    29|       1|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|    0|   246|   424|    0|
    |mem_m_axi_U                               |mem_m_axi                      |        8|    0|   884|   880|    0|
    |mul_64ns_64ns_128_1_1_U103                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U104                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U105                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U106                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U107                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U108                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U109                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U110                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U111                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U112                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U113                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U114                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U115                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U116                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U117                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U118                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U119                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U120                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U121                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U122                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U123                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U124                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U125                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U126                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U127                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U128                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U129                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U130                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U131                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U132                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |mul_64ns_64ns_128_1_1_U133                |mul_64ns_64ns_128_1_1          |        0|   16|     0|    46|    0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_252     |test_Pipeline_ARRAY_1_READ     |        0|    0|   587|    73|    0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_268     |test_Pipeline_ARRAY_2_READ     |        0|    0|   587|    73|    0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_321      |test_Pipeline_ARRAY_WRITE      |        0|    0|    66|   122|    0|
    |grp_test_Pipeline_VITIS_LOOP_67_7_fu_284  |test_Pipeline_VITIS_LOOP_67_7  |        0|  240|  1342|  5267|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+
    |Total                                     |                               |        8|  736|  3712|  8265|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln49_10_fu_780_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln49_11_fu_871_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_12_fu_786_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_13_fu_792_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_15_fu_804_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln49_16_fu_882_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_17_fu_886_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_18_fu_810_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln49_19_fu_890_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_1_fu_726_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln49_21_fu_821_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln49_22_fu_827_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln49_23_fu_902_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_24_fu_906_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_25_fu_833_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln49_26_fu_910_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln49_3_fu_847_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln49_4_fu_747_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln49_6_fu_859_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln49_7_fu_761_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln49_8_fu_767_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln62_1_fu_972_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln62_2_fu_1156_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln62_4_fu_1160_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln62_5_fu_1166_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln62_6_fu_1341_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln62_7_fu_1176_p2  |         +|   0|  0|   64|          57|          57|
    |add_ln62_8_fu_1345_p2  |         +|   0|  0|   64|          57|          57|
    |add_ln87_1_fu_1051_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln87_2_fu_1183_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln87_3_fu_1203_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln87_4_fu_1223_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln87_5_fu_1243_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln87_6_fu_1357_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln87_7_fu_1377_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln87_fu_1031_p2    |         +|   0|  0|  135|         128|         128|
    |add_ln88_1_fu_1081_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln88_fu_1416_p2    |         +|   0|  0|   79|          72|          72|
    |add_ln89_1_fu_1101_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln89_fu_1449_p2    |         +|   0|  0|   67|          60|          60|
    |add_ln95_fu_1493_p2    |         +|   0|  0|   57|          57|          57|
    |arr_1_fu_710_p2        |         +|   0|  0|  135|         128|         128|
    |arr_2_fu_732_p2        |         +|   0|  0|  128|         128|         128|
    |arr_3_fu_853_p2        |         +|   0|  0|  128|         128|         128|
    |arr_4_fu_865_p2        |         +|   0|  0|  128|         128|         128|
    |arr_5_fu_876_p2        |         +|   0|  0|  128|         128|         128|
    |arr_6_fu_895_p2        |         +|   0|  0|  128|         128|         128|
    |arr_7_fu_915_p2        |         +|   0|  0|  128|         128|         128|
    |arr_9_fu_1349_p2       |         +|   0|  0|  128|         128|         128|
    |grp_fu_461_p2          |         +|   0|  0|  135|         128|         128|
    |out1_w_1_fu_1440_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_2_fu_1476_p2    |         +|   0|  0|   66|          59|          59|
    |out1_w_3_fu_1263_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_4_fu_1282_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_5_fu_1302_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_6_fu_1322_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_7_fu_1487_p2    |         +|   0|  0|   65|          58|          58|
    |out1_w_8_fu_1508_p2    |         +|   0|  0|   57|          57|          57|
    |out1_w_fu_1393_p2      |         +|   0|  0|   65|          58|          58|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 6676|        6445|        6445|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  246|         56|    1|         56|
    |grp_fu_337_p0  |   37|          7|   64|        448|
    |grp_fu_337_p1  |   37|          7|   64|        448|
    |grp_fu_341_p0  |   37|          7|   64|        448|
    |grp_fu_341_p1  |   37|          7|   64|        448|
    |grp_fu_345_p0  |   20|          4|   64|        256|
    |grp_fu_345_p1  |   20|          4|   64|        256|
    |grp_fu_349_p0  |   14|          3|   64|        192|
    |grp_fu_349_p1  |   14|          3|   64|        192|
    |grp_fu_353_p0  |   14|          3|   64|        192|
    |grp_fu_353_p1  |   14|          3|   64|        192|
    |mem_ARADDR     |   37|          7|   64|        448|
    |mem_ARLEN      |   20|          4|   32|        128|
    |mem_ARVALID    |   20|          4|    1|          4|
    |mem_AWADDR     |   14|          3|   64|        192|
    |mem_AWLEN      |   14|          3|   32|         96|
    |mem_AWVALID    |   14|          3|    1|          3|
    |mem_BREADY     |   14|          3|    1|          3|
    |mem_RREADY     |   20|          4|    1|          4|
    |mem_WVALID     |    9|          2|    1|          2|
    |mem_blk_n_AR   |    9|          2|    1|          2|
    |mem_blk_n_AW   |    9|          2|    1|          2|
    |mem_blk_n_B    |    9|          2|    1|          2|
    |mem_blk_n_R    |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  688|        145|  842|       4016|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln49_10_reg_1821                                   |  128|   0|  128|          0|
    |add_ln49_13_reg_1826                                   |  128|   0|  128|          0|
    |add_ln49_15_reg_1836                                   |  128|   0|  128|          0|
    |add_ln49_18_reg_1841                                   |  128|   0|  128|          0|
    |add_ln49_21_reg_1846                                   |  128|   0|  128|          0|
    |add_ln49_22_reg_1851                                   |  128|   0|  128|          0|
    |add_ln49_25_reg_1856                                   |  128|   0|  128|          0|
    |add_ln49_4_reg_1796                                    |  128|   0|  128|          0|
    |add_ln49_8_reg_1806                                    |  128|   0|  128|          0|
    |add_ln62_1_reg_1952                                    |  128|   0|  128|          0|
    |add_ln62_2_reg_1999                                    |  128|   0|  128|          0|
    |add_ln62_3_reg_1942                                    |  128|   0|  128|          0|
    |add_ln62_5_reg_2004                                    |  128|   0|  128|          0|
    |add_ln62_7_reg_2014                                    |   57|   0|   57|          0|
    |add_ln62_reg_1962                                      |  128|   0|  128|          0|
    |add_ln88_1_reg_1983                                    |   58|   0|   58|          0|
    |add_ln89_1_reg_1989                                    |   58|   0|   58|          0|
    |ap_CS_fsm                                              |   55|   0|   55|          0|
    |arr_1_reg_1781                                         |  128|   0|  128|          0|
    |arr_2_reg_1791                                         |  128|   0|  128|          0|
    |arr_3_reg_1867                                         |  128|   0|  128|          0|
    |arr_4_reg_1872                                         |  128|   0|  128|          0|
    |arr_5_reg_1877                                         |  128|   0|  128|          0|
    |arr_6_reg_1882                                         |  128|   0|  128|          0|
    |arr_7_reg_1887                                         |  128|   0|  128|          0|
    |arr_reg_1752                                           |  128|   0|  128|          0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_252_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_268_ap_start_reg     |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_321_ap_start_reg      |    1|   0|    1|          0|
    |grp_test_Pipeline_VITIS_LOOP_67_7_fu_284_ap_start_reg  |    1|   0|    1|          0|
    |mem_addr_1_reg_1695                                    |   64|   0|   64|          0|
    |mem_addr_read_1_reg_1902                               |   64|   0|   64|          0|
    |mem_addr_read_2_reg_1907                               |   64|   0|   64|          0|
    |mem_addr_read_3_reg_1912                               |   64|   0|   64|          0|
    |mem_addr_read_4_reg_1917                               |   64|   0|   64|          0|
    |mem_addr_read_5_reg_1922                               |   64|   0|   64|          0|
    |mem_addr_read_6_reg_1927                               |   64|   0|   64|          0|
    |mem_addr_read_7_reg_1932                               |   64|   0|   64|          0|
    |mem_addr_read_8_reg_1937                               |   64|   0|   64|          0|
    |mem_addr_read_reg_1892                                 |   64|   0|   64|          0|
    |mem_addr_reg_1689                                      |   64|   0|   64|          0|
    |mul_ln49_13_reg_1786                                   |  128|   0|  128|          0|
    |mul_ln49_24_reg_1801                                   |  128|   0|  128|          0|
    |mul_ln49_28_reg_1811                                   |  128|   0|  128|          0|
    |mul_ln49_29_reg_1816                                   |  128|   0|  128|          0|
    |mul_ln49_32_reg_1831                                   |  128|   0|  128|          0|
    |out1_w_1_reg_2054                                      |   58|   0|   58|          0|
    |out1_w_2_reg_2059                                      |   59|   0|   59|          0|
    |out1_w_3_reg_2024                                      |   58|   0|   58|          0|
    |out1_w_4_reg_2029                                      |   58|   0|   58|          0|
    |out1_w_5_reg_2034                                      |   58|   0|   58|          0|
    |out1_w_6_reg_2039                                      |   58|   0|   58|          0|
    |out1_w_7_reg_2064                                      |   58|   0|   58|          0|
    |out1_w_8_reg_2069                                      |   57|   0|   57|          0|
    |out1_w_reg_2049                                        |   58|   0|   58|          0|
    |reg_467                                                |   64|   0|   64|          0|
    |reg_471                                                |   64|   0|   64|          0|
    |reg_475                                                |   64|   0|   64|          0|
    |reg_479                                                |   64|   0|   64|          0|
    |trunc_ln22_1_reg_1671                                  |   61|   0|   61|          0|
    |trunc_ln29_1_reg_1677                                  |   61|   0|   61|          0|
    |trunc_ln62_1_reg_1957                                  |   57|   0|   57|          0|
    |trunc_ln62_2_reg_1947                                  |   57|   0|   57|          0|
    |trunc_ln62_3_reg_2009                                  |   57|   0|   57|          0|
    |trunc_ln62_reg_1967                                    |   57|   0|   57|          0|
    |trunc_ln87_4_reg_1978                                  |   70|   0|   70|          0|
    |trunc_ln87_8_reg_2019                                  |   70|   0|   70|          0|
    |trunc_ln87_reg_1972                                    |   58|   0|   58|          0|
    |trunc_ln90_1_reg_1994                                  |   58|   0|   58|          0|
    |trunc_ln94_1_reg_2044                                  |   58|   0|   58|          0|
    |trunc_ln99_1_reg_1683                                  |   61|   0|   61|          0|
    |zext_ln49_2_reg_1757                                   |   63|   0|  128|         65|
    |zext_ln49_3_reg_1762                                   |   63|   0|  128|         65|
    |zext_ln49_4_reg_1768                                   |   63|   0|  128|         65|
    |zext_ln49_8_reg_1774                                   |   64|   0|  128|         64|
    |zext_ln49_reg_1746                                     |   64|   0|  128|         64|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 6212|   0| 6535|        323|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          test|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          test|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          test|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WDATA        |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_WSTRB        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RDATA        |   in|   64|       m_axi|           mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|           mem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

