$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $scope module svsimTestbench $end
   $var wire 1 ' clock [0:0] $end
   $var wire 1 ( reset [0:0] $end
   $var wire 1 # io_resultIsValid [0:0] $end
   $var wire 32 $ io_result [31:0] $end
   $var wire 1 ) io_loadValues [0:0] $end
   $var wire 32 * io_b [31:0] $end
   $var wire 32 + io_a [31:0] $end
   $scope module dut $end
    $var wire 1 ' clock $end
    $var wire 1 ( reset $end
    $var wire 32 + io_a [31:0] $end
    $var wire 32 * io_b [31:0] $end
    $var wire 1 ) io_loadValues $end
    $var wire 32 $ io_result [31:0] $end
    $var wire 1 # io_resultIsValid $end
    $var wire 1 ) pred_io_loadValues $end
    $var wire 32 $ x [31:0] $end
    $var wire 32 % y [31:0] $end
    $var wire 1 & pred__T $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
0&
0'
0(
0)
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
#1
1'
#2
0'
1)
b00000000000000000000000000100100 *
b00000000000000000000000000011000 +
#3
0#
b00000000000000000000000000011000 $
b00000000000000000000000000100100 %
1'
#4
0'
0)
#5
b00000000000000000000000000001100 %
1&
1'
#6
0'
#7
b00000000000000000000000000001100 $
0&
1'
#8
0'
#9
1#
b00000000000000000000000000000000 %
1&
1'
