INFO: [VRFC 10-163] Analyzing VHDL file "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel_stable/neopixel_stable.srcs/sources_1/new/write_stream.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'write_stream'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel_stable/neopixel_stable.srcs/sources_1/new/control_stream.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_stream'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel_stable/neopixel_stable.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_sim'
