// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_dense_array_ap_ufixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer17_out_dout,
        layer17_out_num_data_valid,
        layer17_out_fifo_cap,
        layer17_out_empty_n,
        layer17_out_read,
        layer18_out_TREADY,
        layer18_out_TDATA,
        layer18_out_TVALID
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] layer17_out_dout;
input  [1:0] layer17_out_num_data_valid;
input  [1:0] layer17_out_fifo_cap;
input   layer17_out_empty_n;
output   layer17_out_read;
input   layer18_out_TREADY;
output  [39:0] layer18_out_TDATA;
output   layer18_out_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer17_out_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln124_fu_1221_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg   [0:0] ap_phi_mux_do_init_phi_fu_267_p6;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln124_reg_1874;
reg   [0:0] icmp_ln124_reg_1874_pp0_iter1_reg;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_state4_io;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] icmp_ln124_reg_1874_pp0_iter2_reg;
wire    regslice_both_layer18_out_U_apdone_blk;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_state5_io;
reg    ap_enable_reg_pp0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [7:0] outidx_address0;
reg    outidx_ce0;
wire   [2:0] outidx_q0;
wire   [7:0] w18_V_address0;
reg    w18_V_ce0;
wire   [5:0] w18_V_q0;
reg    layer17_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer18_out_TDATA_blk_n;
reg   [0:0] do_init_reg_263;
reg   [7:0] ir19_reg_279;
reg   [4:0] in_index20_reg_741;
reg   [7:0] data_V_28_phi_reg_755;
reg   [7:0] data_V_27_phi_reg_767;
reg   [7:0] data_V_26_phi_reg_779;
reg   [7:0] data_V_25_phi_reg_791;
reg   [7:0] data_V_24_phi_reg_803;
reg   [7:0] data_V_23_phi_reg_815;
reg   [7:0] data_V_22_phi_reg_827;
reg   [7:0] data_V_21_phi_reg_839;
reg   [7:0] data_V_20_phi_reg_851;
reg   [7:0] data_V_19_phi_reg_863;
reg   [7:0] data_V_18_phi_reg_875;
reg   [7:0] data_V_17_phi_reg_887;
reg   [7:0] data_V_16_phi_reg_899;
reg   [7:0] data_V_15_phi_reg_911;
reg   [7:0] data_V_14_phi_reg_923;
reg   [7:0] data_V_13_phi_reg_935;
reg   [7:0] data_V_12_phi_reg_947;
reg   [7:0] data_V_11_phi_reg_959;
reg   [7:0] data_V_10_phi_reg_971;
reg   [7:0] data_V_29_phi_reg_983;
reg   [7:0] data_V_9_phi_reg_995;
reg   [7:0] data_V_8_phi_reg_1007;
reg   [7:0] data_V_7_phi_reg_1019;
reg   [7:0] data_V_6_phi_reg_1031;
reg   [7:0] data_V_5_phi_reg_1043;
reg   [7:0] data_V_4_phi_reg_1055;
reg   [7:0] data_V_3_phi_reg_1067;
reg   [7:0] data_V_2_phi_reg_1079;
reg   [7:0] data_V_1_phi_reg_1091;
reg   [7:0] data_V_30_phi_reg_1103;
reg   [7:0] data_V_31_phi_reg_1115;
reg   [7:0] p_phi_reg_1127;
reg   [7:0] acc_V18_reg_1139;
reg   [7:0] acc_V_7516_reg_1153;
reg   [7:0] acc_V_7614_reg_1167;
reg   [7:0] acc_V_7712_reg_1181;
reg   [7:0] acc_V_7810_reg_1195;
wire   [7:0] ir_fu_1215_p2;
reg   [7:0] ir_reg_1869;
reg   [2:0] out_index_reg_1878;
wire   [7:0] a_V_fu_1577_p34;
reg   [7:0] a_V_reg_1887;
reg  signed [5:0] w_V_reg_1892;
wire   [4:0] in_index_fu_1667_p3;
reg   [4:0] in_index_reg_1897;
wire   [7:0] acc_V_82_fu_1802_p3;
reg   [7:0] acc_V_82_reg_1902;
wire   [7:0] acc_V_81_fu_1810_p3;
reg   [7:0] acc_V_81_reg_1907;
wire   [7:0] acc_V_80_fu_1818_p3;
reg   [7:0] acc_V_80_reg_1912;
wire   [7:0] acc_V_79_fu_1826_p3;
reg   [7:0] acc_V_79_reg_1917;
wire   [7:0] acc_V_fu_1834_p3;
reg   [7:0] acc_V_reg_1922;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg   [7:0] ap_phi_mux_ir19_phi_fu_283_p6;
reg   [4:0] ap_phi_mux_in_index20_phi_fu_745_p6;
reg   [7:0] ap_phi_mux_data_V_28_phi_phi_fu_759_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_28_phi_reg_755;
reg   [7:0] ap_phi_mux_data_V_27_phi_phi_fu_771_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_27_phi_reg_767;
reg   [7:0] ap_phi_mux_data_V_26_phi_phi_fu_783_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_26_phi_reg_779;
reg   [7:0] ap_phi_mux_data_V_25_phi_phi_fu_795_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_25_phi_reg_791;
reg   [7:0] ap_phi_mux_data_V_24_phi_phi_fu_807_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_24_phi_reg_803;
reg   [7:0] ap_phi_mux_data_V_23_phi_phi_fu_819_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_23_phi_reg_815;
reg   [7:0] ap_phi_mux_data_V_22_phi_phi_fu_831_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_22_phi_reg_827;
reg   [7:0] ap_phi_mux_data_V_21_phi_phi_fu_843_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_21_phi_reg_839;
reg   [7:0] ap_phi_mux_data_V_20_phi_phi_fu_855_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_20_phi_reg_851;
reg   [7:0] ap_phi_mux_data_V_19_phi_phi_fu_867_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_19_phi_reg_863;
reg   [7:0] ap_phi_mux_data_V_18_phi_phi_fu_879_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_18_phi_reg_875;
reg   [7:0] ap_phi_mux_data_V_17_phi_phi_fu_891_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_17_phi_reg_887;
reg   [7:0] ap_phi_mux_data_V_16_phi_phi_fu_903_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_16_phi_reg_899;
reg   [7:0] ap_phi_mux_data_V_15_phi_phi_fu_915_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_15_phi_reg_911;
reg   [7:0] ap_phi_mux_data_V_14_phi_phi_fu_927_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_14_phi_reg_923;
reg   [7:0] ap_phi_mux_data_V_13_phi_phi_fu_939_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_13_phi_reg_935;
reg   [7:0] ap_phi_mux_data_V_12_phi_phi_fu_951_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_12_phi_reg_947;
reg   [7:0] ap_phi_mux_data_V_11_phi_phi_fu_963_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_11_phi_reg_959;
reg   [7:0] ap_phi_mux_data_V_10_phi_phi_fu_975_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_10_phi_reg_971;
reg   [7:0] ap_phi_mux_data_V_29_phi_phi_fu_987_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_29_phi_reg_983;
reg   [7:0] ap_phi_mux_data_V_9_phi_phi_fu_999_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_9_phi_reg_995;
reg   [7:0] ap_phi_mux_data_V_8_phi_phi_fu_1011_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_8_phi_reg_1007;
reg   [7:0] ap_phi_mux_data_V_7_phi_phi_fu_1023_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_7_phi_reg_1019;
reg   [7:0] ap_phi_mux_data_V_6_phi_phi_fu_1035_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_6_phi_reg_1031;
reg   [7:0] ap_phi_mux_data_V_5_phi_phi_fu_1047_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_5_phi_reg_1043;
reg   [7:0] ap_phi_mux_data_V_4_phi_phi_fu_1059_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_4_phi_reg_1055;
reg   [7:0] ap_phi_mux_data_V_3_phi_phi_fu_1071_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_3_phi_reg_1067;
reg   [7:0] ap_phi_mux_data_V_2_phi_phi_fu_1083_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_2_phi_reg_1079;
reg   [7:0] ap_phi_mux_data_V_1_phi_phi_fu_1095_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_1_phi_reg_1091;
reg   [7:0] ap_phi_mux_data_V_30_phi_phi_fu_1107_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_30_phi_reg_1103;
reg   [7:0] ap_phi_mux_data_V_31_phi_phi_fu_1119_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_data_V_31_phi_reg_1115;
reg   [7:0] ap_phi_mux_p_phi_phi_fu_1131_p4;
wire   [7:0] data_V_fu_1227_p1;
wire   [7:0] ap_phi_reg_pp0_iter1_p_phi_reg_1127;
reg   [7:0] ap_phi_mux_acc_V18_phi_fu_1143_p6;
reg   [7:0] ap_phi_mux_acc_V_7516_phi_fu_1157_p6;
reg   [7:0] ap_phi_mux_acc_V_7614_phi_fu_1171_p6;
reg   [7:0] ap_phi_mux_acc_V_7712_phi_fu_1185_p6;
reg   [7:0] ap_phi_mux_acc_V_7810_phi_fu_1199_p6;
wire   [63:0] zext_ln124_fu_1209_p1;
reg    ap_block_pp0_stage0_01001;
wire   [5:0] zext_ln124_5_fu_1573_p1;
wire   [5:0] in_index_3_fu_1647_p2;
wire   [0:0] tmp_fu_1659_p3;
wire   [4:0] add_ln109_fu_1653_p2;
wire   [7:0] mul_ln1270_fu_1681_p0;
wire   [12:0] mul_ln1270_fu_1681_p2;
wire  signed [7:0] lhs_fu_1697_p7;
wire  signed [7:0] rhs_fu_1687_p4;
wire  signed [8:0] sext_ln813_fu_1712_p1;
wire  signed [8:0] sext_ln813_30_fu_1716_p1;
wire   [8:0] sub_ln1420_fu_1720_p2;
wire   [0:0] icmp_ln808_fu_1726_p2;
wire   [0:0] icmp_ln1420_fu_1746_p2;
wire   [0:0] icmp_ln808_4_fu_1736_p2;
wire   [0:0] icmp_ln808_5_fu_1741_p2;
wire   [0:0] or_ln808_6_fu_1758_p2;
wire   [0:0] icmp_ln808_3_fu_1731_p2;
wire   [0:0] or_ln808_7_fu_1764_p2;
wire   [0:0] or_ln808_fu_1752_p2;
wire   [0:0] or_ln808_8_fu_1770_p2;
wire   [0:0] or_ln813_fu_1790_p2;
wire   [0:0] or_ln813_2_fu_1796_p2;
wire   [7:0] acc_V_77_fu_1776_p3;
wire   [7:0] acc_V_78_fu_1784_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [39:0] layer18_out_TDATA_int_regslice;
reg    layer18_out_TVALID_int_regslice;
wire    layer18_out_TREADY_int_regslice;
wire    regslice_both_layer18_out_U_vld_out;
wire   [12:0] mul_ln1270_fu_1681_p00;
reg    ap_condition_107;
reg    ap_condition_274;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

myproject_dense_array_ap_ufixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_outidx_ROM_Acfu #(
    .DataWidth( 3 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
outidx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_address0),
    .ce0(outidx_ce0),
    .q0(outidx_q0)
);

myproject_dense_array_ap_ufixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_V_ROM_AUcgu #(
    .DataWidth( 6 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
w18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w18_V_address0),
    .ce0(w18_V_ce0),
    .q0(w18_V_q0)
);

myproject_mux_325_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 8 ))
mux_325_8_1_1_U644(
    .din0(ap_phi_mux_p_phi_phi_fu_1131_p4),
    .din1(ap_phi_mux_data_V_1_phi_phi_fu_1095_p4),
    .din2(ap_phi_mux_data_V_2_phi_phi_fu_1083_p4),
    .din3(ap_phi_mux_data_V_3_phi_phi_fu_1071_p4),
    .din4(ap_phi_mux_data_V_4_phi_phi_fu_1059_p4),
    .din5(ap_phi_mux_data_V_5_phi_phi_fu_1047_p4),
    .din6(ap_phi_mux_data_V_6_phi_phi_fu_1035_p4),
    .din7(ap_phi_mux_data_V_7_phi_phi_fu_1023_p4),
    .din8(ap_phi_mux_data_V_8_phi_phi_fu_1011_p4),
    .din9(ap_phi_mux_data_V_9_phi_phi_fu_999_p4),
    .din10(ap_phi_mux_data_V_29_phi_phi_fu_987_p4),
    .din11(ap_phi_mux_data_V_10_phi_phi_fu_975_p4),
    .din12(ap_phi_mux_data_V_11_phi_phi_fu_963_p4),
    .din13(ap_phi_mux_data_V_12_phi_phi_fu_951_p4),
    .din14(ap_phi_mux_data_V_13_phi_phi_fu_939_p4),
    .din15(ap_phi_mux_data_V_14_phi_phi_fu_927_p4),
    .din16(ap_phi_mux_data_V_15_phi_phi_fu_915_p4),
    .din17(ap_phi_mux_data_V_16_phi_phi_fu_903_p4),
    .din18(ap_phi_mux_data_V_17_phi_phi_fu_891_p4),
    .din19(ap_phi_mux_data_V_18_phi_phi_fu_879_p4),
    .din20(ap_phi_mux_data_V_19_phi_phi_fu_867_p4),
    .din21(ap_phi_mux_data_V_20_phi_phi_fu_855_p4),
    .din22(ap_phi_mux_data_V_21_phi_phi_fu_843_p4),
    .din23(ap_phi_mux_data_V_22_phi_phi_fu_831_p4),
    .din24(ap_phi_mux_data_V_23_phi_phi_fu_819_p4),
    .din25(ap_phi_mux_data_V_24_phi_phi_fu_807_p4),
    .din26(ap_phi_mux_data_V_25_phi_phi_fu_795_p4),
    .din27(ap_phi_mux_data_V_26_phi_phi_fu_783_p4),
    .din28(ap_phi_mux_data_V_27_phi_phi_fu_771_p4),
    .din29(ap_phi_mux_data_V_28_phi_phi_fu_759_p4),
    .din30(ap_phi_mux_data_V_31_phi_phi_fu_1119_p4),
    .din31(ap_phi_mux_data_V_30_phi_phi_fu_1107_p4),
    .din32(ap_phi_mux_in_index20_phi_fu_745_p6),
    .dout(a_V_fu_1577_p34)
);

myproject_mul_8ns_6s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 13 ))
mul_8ns_6s_13_1_1_U645(
    .din0(mul_ln1270_fu_1681_p0),
    .din1(w_V_reg_1892),
    .dout(mul_ln1270_fu_1681_p2)
);

myproject_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_53_8_1_1_U646(
    .din0(ap_phi_mux_acc_V18_phi_fu_1143_p6),
    .din1(ap_phi_mux_acc_V_7516_phi_fu_1157_p6),
    .din2(ap_phi_mux_acc_V_7614_phi_fu_1171_p6),
    .din3(ap_phi_mux_acc_V_7712_phi_fu_1185_p6),
    .din4(ap_phi_mux_acc_V_7810_phi_fu_1199_p6),
    .din5(out_index_reg_1878),
    .dout(lhs_fu_1697_p7)
);

myproject_regslice_both #(
    .DataWidth( 40 ))
regslice_both_layer18_out_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer18_out_TDATA_int_regslice),
    .vld_in(layer18_out_TVALID_int_regslice),
    .ack_in(layer18_out_TREADY_int_regslice),
    .data_out(layer18_out_TDATA),
    .vld_out(regslice_both_layer18_out_U_vld_out),
    .ack_out(layer18_out_TREADY),
    .apdone_blk(regslice_both_layer18_out_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd0))) begin
        acc_V18_reg_1139 <= acc_V_reg_1922;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V18_reg_1139 <= 8'd18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd0))) begin
        acc_V_7516_reg_1153 <= acc_V_79_reg_1917;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_7516_reg_1153 <= 8'd22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd0))) begin
        acc_V_7614_reg_1167 <= acc_V_80_reg_1912;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_7614_reg_1167 <= 8'd234;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd0))) begin
        acc_V_7712_reg_1181 <= acc_V_81_reg_1907;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_7712_reg_1181 <= 8'd240;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd0))) begin
        acc_V_7810_reg_1195 <= acc_V_82_reg_1902;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_V_7810_reg_1195 <= 8'd242;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_10_phi_reg_971 <= data_V_10_phi_reg_971;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_10_phi_reg_971 <= {{layer17_out_dout[95:88]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_10_phi_reg_971 <= ap_phi_reg_pp0_iter1_data_V_10_phi_reg_971;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_11_phi_reg_959 <= data_V_11_phi_reg_959;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_11_phi_reg_959 <= {{layer17_out_dout[103:96]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_11_phi_reg_959 <= ap_phi_reg_pp0_iter1_data_V_11_phi_reg_959;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_12_phi_reg_947 <= data_V_12_phi_reg_947;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_12_phi_reg_947 <= {{layer17_out_dout[111:104]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_12_phi_reg_947 <= ap_phi_reg_pp0_iter1_data_V_12_phi_reg_947;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_13_phi_reg_935 <= data_V_13_phi_reg_935;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_13_phi_reg_935 <= {{layer17_out_dout[119:112]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_13_phi_reg_935 <= ap_phi_reg_pp0_iter1_data_V_13_phi_reg_935;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_14_phi_reg_923 <= data_V_14_phi_reg_923;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_14_phi_reg_923 <= {{layer17_out_dout[127:120]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_14_phi_reg_923 <= ap_phi_reg_pp0_iter1_data_V_14_phi_reg_923;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_15_phi_reg_911 <= data_V_15_phi_reg_911;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_15_phi_reg_911 <= {{layer17_out_dout[135:128]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_15_phi_reg_911 <= ap_phi_reg_pp0_iter1_data_V_15_phi_reg_911;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_16_phi_reg_899 <= data_V_16_phi_reg_899;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_16_phi_reg_899 <= {{layer17_out_dout[143:136]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_16_phi_reg_899 <= ap_phi_reg_pp0_iter1_data_V_16_phi_reg_899;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_17_phi_reg_887 <= data_V_17_phi_reg_887;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_17_phi_reg_887 <= {{layer17_out_dout[151:144]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_17_phi_reg_887 <= ap_phi_reg_pp0_iter1_data_V_17_phi_reg_887;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_18_phi_reg_875 <= data_V_18_phi_reg_875;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_18_phi_reg_875 <= {{layer17_out_dout[159:152]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_18_phi_reg_875 <= ap_phi_reg_pp0_iter1_data_V_18_phi_reg_875;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_19_phi_reg_863 <= data_V_19_phi_reg_863;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_19_phi_reg_863 <= {{layer17_out_dout[167:160]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_19_phi_reg_863 <= ap_phi_reg_pp0_iter1_data_V_19_phi_reg_863;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_1_phi_reg_1091 <= data_V_1_phi_reg_1091;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_1_phi_reg_1091 <= {{layer17_out_dout[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_1_phi_reg_1091 <= ap_phi_reg_pp0_iter1_data_V_1_phi_reg_1091;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_20_phi_reg_851 <= data_V_20_phi_reg_851;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_20_phi_reg_851 <= {{layer17_out_dout[175:168]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_20_phi_reg_851 <= ap_phi_reg_pp0_iter1_data_V_20_phi_reg_851;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_21_phi_reg_839 <= data_V_21_phi_reg_839;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_21_phi_reg_839 <= {{layer17_out_dout[183:176]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_21_phi_reg_839 <= ap_phi_reg_pp0_iter1_data_V_21_phi_reg_839;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_22_phi_reg_827 <= data_V_22_phi_reg_827;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_22_phi_reg_827 <= {{layer17_out_dout[191:184]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_22_phi_reg_827 <= ap_phi_reg_pp0_iter1_data_V_22_phi_reg_827;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_23_phi_reg_815 <= data_V_23_phi_reg_815;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_23_phi_reg_815 <= {{layer17_out_dout[199:192]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_23_phi_reg_815 <= ap_phi_reg_pp0_iter1_data_V_23_phi_reg_815;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_24_phi_reg_803 <= data_V_24_phi_reg_803;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_24_phi_reg_803 <= {{layer17_out_dout[207:200]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_24_phi_reg_803 <= ap_phi_reg_pp0_iter1_data_V_24_phi_reg_803;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_25_phi_reg_791 <= data_V_25_phi_reg_791;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_25_phi_reg_791 <= {{layer17_out_dout[215:208]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_25_phi_reg_791 <= ap_phi_reg_pp0_iter1_data_V_25_phi_reg_791;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_26_phi_reg_779 <= data_V_26_phi_reg_779;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_26_phi_reg_779 <= {{layer17_out_dout[223:216]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_26_phi_reg_779 <= ap_phi_reg_pp0_iter1_data_V_26_phi_reg_779;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_27_phi_reg_767 <= data_V_27_phi_reg_767;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_27_phi_reg_767 <= {{layer17_out_dout[231:224]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_27_phi_reg_767 <= ap_phi_reg_pp0_iter1_data_V_27_phi_reg_767;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_28_phi_reg_755 <= data_V_28_phi_reg_755;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_28_phi_reg_755 <= {{layer17_out_dout[239:232]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_28_phi_reg_755 <= ap_phi_reg_pp0_iter1_data_V_28_phi_reg_755;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_29_phi_reg_983 <= data_V_29_phi_reg_983;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_29_phi_reg_983 <= {{layer17_out_dout[87:80]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_29_phi_reg_983 <= ap_phi_reg_pp0_iter1_data_V_29_phi_reg_983;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_2_phi_reg_1079 <= data_V_2_phi_reg_1079;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_2_phi_reg_1079 <= {{layer17_out_dout[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_2_phi_reg_1079 <= ap_phi_reg_pp0_iter1_data_V_2_phi_reg_1079;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_30_phi_reg_1103 <= data_V_30_phi_reg_1103;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_30_phi_reg_1103 <= {{layer17_out_dout[255:248]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_30_phi_reg_1103 <= ap_phi_reg_pp0_iter1_data_V_30_phi_reg_1103;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_31_phi_reg_1115 <= data_V_31_phi_reg_1115;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_31_phi_reg_1115 <= {{layer17_out_dout[247:240]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_31_phi_reg_1115 <= ap_phi_reg_pp0_iter1_data_V_31_phi_reg_1115;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_3_phi_reg_1067 <= data_V_3_phi_reg_1067;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_3_phi_reg_1067 <= {{layer17_out_dout[31:24]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_3_phi_reg_1067 <= ap_phi_reg_pp0_iter1_data_V_3_phi_reg_1067;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_4_phi_reg_1055 <= data_V_4_phi_reg_1055;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_4_phi_reg_1055 <= {{layer17_out_dout[39:32]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_4_phi_reg_1055 <= ap_phi_reg_pp0_iter1_data_V_4_phi_reg_1055;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_5_phi_reg_1043 <= data_V_5_phi_reg_1043;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_5_phi_reg_1043 <= {{layer17_out_dout[47:40]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_5_phi_reg_1043 <= ap_phi_reg_pp0_iter1_data_V_5_phi_reg_1043;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_6_phi_reg_1031 <= data_V_6_phi_reg_1031;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_6_phi_reg_1031 <= {{layer17_out_dout[55:48]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_6_phi_reg_1031 <= ap_phi_reg_pp0_iter1_data_V_6_phi_reg_1031;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_7_phi_reg_1019 <= data_V_7_phi_reg_1019;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_7_phi_reg_1019 <= {{layer17_out_dout[63:56]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_7_phi_reg_1019 <= ap_phi_reg_pp0_iter1_data_V_7_phi_reg_1019;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_8_phi_reg_1007 <= data_V_8_phi_reg_1007;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_8_phi_reg_1007 <= {{layer17_out_dout[71:64]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_8_phi_reg_1007 <= ap_phi_reg_pp0_iter1_data_V_8_phi_reg_1007;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            data_V_9_phi_reg_995 <= data_V_9_phi_reg_995;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            data_V_9_phi_reg_995 <= {{layer17_out_dout[79:72]}};
        end else if ((1'b1 == 1'b1)) begin
            data_V_9_phi_reg_995 <= ap_phi_reg_pp0_iter1_data_V_9_phi_reg_995;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter1_reg == 1'd0))) begin
        do_init_reg_263 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter1_reg == 1'd1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_263 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter1_reg == 1'd0))) begin
        in_index20_reg_741 <= in_index_reg_1897;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter1_reg == 1'd1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index20_reg_741 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1874 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir19_reg_279 <= ir_reg_1869;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1874 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        ir19_reg_279 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
            p_phi_reg_1127 <= p_phi_reg_1127;
        end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
            p_phi_reg_1127 <= data_V_fu_1227_p1;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_1127 <= ap_phi_reg_pp0_iter1_p_phi_reg_1127;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_V_reg_1887 <= a_V_fu_1577_p34;
        icmp_ln124_reg_1874 <= icmp_ln124_fu_1221_p2;
        icmp_ln124_reg_1874_pp0_iter1_reg <= icmp_ln124_reg_1874;
        out_index_reg_1878 <= outidx_q0;
        w_V_reg_1892 <= w18_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_V_79_reg_1917 <= acc_V_79_fu_1826_p3;
        acc_V_80_reg_1912 <= acc_V_80_fu_1818_p3;
        acc_V_81_reg_1907 <= acc_V_81_fu_1810_p3;
        acc_V_82_reg_1902 <= acc_V_82_fu_1802_p3;
        acc_V_reg_1922 <= acc_V_fu_1834_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln124_reg_1874_pp0_iter2_reg <= icmp_ln124_reg_1874_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_reg_1897 <= in_index_fu_1667_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir_reg_1869 <= ir_fu_1215_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V18_phi_fu_1143_p6 = 8'd18;
        end else if ((icmp_ln124_reg_1874_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V18_phi_fu_1143_p6 = acc_V_reg_1922;
        end else begin
            ap_phi_mux_acc_V18_phi_fu_1143_p6 = acc_V18_reg_1139;
        end
    end else begin
        ap_phi_mux_acc_V18_phi_fu_1143_p6 = acc_V18_reg_1139;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_7516_phi_fu_1157_p6 = 8'd22;
        end else if ((icmp_ln124_reg_1874_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_7516_phi_fu_1157_p6 = acc_V_79_reg_1917;
        end else begin
            ap_phi_mux_acc_V_7516_phi_fu_1157_p6 = acc_V_7516_reg_1153;
        end
    end else begin
        ap_phi_mux_acc_V_7516_phi_fu_1157_p6 = acc_V_7516_reg_1153;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_7614_phi_fu_1171_p6 = 8'd234;
        end else if ((icmp_ln124_reg_1874_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_7614_phi_fu_1171_p6 = acc_V_80_reg_1912;
        end else begin
            ap_phi_mux_acc_V_7614_phi_fu_1171_p6 = acc_V_7614_reg_1167;
        end
    end else begin
        ap_phi_mux_acc_V_7614_phi_fu_1171_p6 = acc_V_7614_reg_1167;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_7712_phi_fu_1185_p6 = 8'd240;
        end else if ((icmp_ln124_reg_1874_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_7712_phi_fu_1185_p6 = acc_V_81_reg_1907;
        end else begin
            ap_phi_mux_acc_V_7712_phi_fu_1185_p6 = acc_V_7712_reg_1181;
        end
    end else begin
        ap_phi_mux_acc_V_7712_phi_fu_1185_p6 = acc_V_7712_reg_1181;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_V_7810_phi_fu_1199_p6 = 8'd242;
        end else if ((icmp_ln124_reg_1874_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_V_7810_phi_fu_1199_p6 = acc_V_82_reg_1902;
        end else begin
            ap_phi_mux_acc_V_7810_phi_fu_1199_p6 = acc_V_7810_reg_1195;
        end
    end else begin
        ap_phi_mux_acc_V_7810_phi_fu_1199_p6 = acc_V_7810_reg_1195;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_10_phi_phi_fu_975_p4 = data_V_10_phi_reg_971;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_10_phi_phi_fu_975_p4 = {{layer17_out_dout[95:88]}};
    end else begin
        ap_phi_mux_data_V_10_phi_phi_fu_975_p4 = ap_phi_reg_pp0_iter1_data_V_10_phi_reg_971;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_11_phi_phi_fu_963_p4 = data_V_11_phi_reg_959;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_11_phi_phi_fu_963_p4 = {{layer17_out_dout[103:96]}};
    end else begin
        ap_phi_mux_data_V_11_phi_phi_fu_963_p4 = ap_phi_reg_pp0_iter1_data_V_11_phi_reg_959;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_12_phi_phi_fu_951_p4 = data_V_12_phi_reg_947;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_12_phi_phi_fu_951_p4 = {{layer17_out_dout[111:104]}};
    end else begin
        ap_phi_mux_data_V_12_phi_phi_fu_951_p4 = ap_phi_reg_pp0_iter1_data_V_12_phi_reg_947;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_13_phi_phi_fu_939_p4 = data_V_13_phi_reg_935;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_13_phi_phi_fu_939_p4 = {{layer17_out_dout[119:112]}};
    end else begin
        ap_phi_mux_data_V_13_phi_phi_fu_939_p4 = ap_phi_reg_pp0_iter1_data_V_13_phi_reg_935;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_14_phi_phi_fu_927_p4 = data_V_14_phi_reg_923;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_14_phi_phi_fu_927_p4 = {{layer17_out_dout[127:120]}};
    end else begin
        ap_phi_mux_data_V_14_phi_phi_fu_927_p4 = ap_phi_reg_pp0_iter1_data_V_14_phi_reg_923;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_15_phi_phi_fu_915_p4 = data_V_15_phi_reg_911;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_15_phi_phi_fu_915_p4 = {{layer17_out_dout[135:128]}};
    end else begin
        ap_phi_mux_data_V_15_phi_phi_fu_915_p4 = ap_phi_reg_pp0_iter1_data_V_15_phi_reg_911;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_16_phi_phi_fu_903_p4 = data_V_16_phi_reg_899;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_16_phi_phi_fu_903_p4 = {{layer17_out_dout[143:136]}};
    end else begin
        ap_phi_mux_data_V_16_phi_phi_fu_903_p4 = ap_phi_reg_pp0_iter1_data_V_16_phi_reg_899;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_17_phi_phi_fu_891_p4 = data_V_17_phi_reg_887;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_17_phi_phi_fu_891_p4 = {{layer17_out_dout[151:144]}};
    end else begin
        ap_phi_mux_data_V_17_phi_phi_fu_891_p4 = ap_phi_reg_pp0_iter1_data_V_17_phi_reg_887;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_18_phi_phi_fu_879_p4 = data_V_18_phi_reg_875;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_18_phi_phi_fu_879_p4 = {{layer17_out_dout[159:152]}};
    end else begin
        ap_phi_mux_data_V_18_phi_phi_fu_879_p4 = ap_phi_reg_pp0_iter1_data_V_18_phi_reg_875;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_19_phi_phi_fu_867_p4 = data_V_19_phi_reg_863;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_19_phi_phi_fu_867_p4 = {{layer17_out_dout[167:160]}};
    end else begin
        ap_phi_mux_data_V_19_phi_phi_fu_867_p4 = ap_phi_reg_pp0_iter1_data_V_19_phi_reg_863;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_1_phi_phi_fu_1095_p4 = data_V_1_phi_reg_1091;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_1_phi_phi_fu_1095_p4 = {{layer17_out_dout[15:8]}};
    end else begin
        ap_phi_mux_data_V_1_phi_phi_fu_1095_p4 = ap_phi_reg_pp0_iter1_data_V_1_phi_reg_1091;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_20_phi_phi_fu_855_p4 = data_V_20_phi_reg_851;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_20_phi_phi_fu_855_p4 = {{layer17_out_dout[175:168]}};
    end else begin
        ap_phi_mux_data_V_20_phi_phi_fu_855_p4 = ap_phi_reg_pp0_iter1_data_V_20_phi_reg_851;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_21_phi_phi_fu_843_p4 = data_V_21_phi_reg_839;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_21_phi_phi_fu_843_p4 = {{layer17_out_dout[183:176]}};
    end else begin
        ap_phi_mux_data_V_21_phi_phi_fu_843_p4 = ap_phi_reg_pp0_iter1_data_V_21_phi_reg_839;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_22_phi_phi_fu_831_p4 = data_V_22_phi_reg_827;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_22_phi_phi_fu_831_p4 = {{layer17_out_dout[191:184]}};
    end else begin
        ap_phi_mux_data_V_22_phi_phi_fu_831_p4 = ap_phi_reg_pp0_iter1_data_V_22_phi_reg_827;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_23_phi_phi_fu_819_p4 = data_V_23_phi_reg_815;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_23_phi_phi_fu_819_p4 = {{layer17_out_dout[199:192]}};
    end else begin
        ap_phi_mux_data_V_23_phi_phi_fu_819_p4 = ap_phi_reg_pp0_iter1_data_V_23_phi_reg_815;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_24_phi_phi_fu_807_p4 = data_V_24_phi_reg_803;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_24_phi_phi_fu_807_p4 = {{layer17_out_dout[207:200]}};
    end else begin
        ap_phi_mux_data_V_24_phi_phi_fu_807_p4 = ap_phi_reg_pp0_iter1_data_V_24_phi_reg_803;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_25_phi_phi_fu_795_p4 = data_V_25_phi_reg_791;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_25_phi_phi_fu_795_p4 = {{layer17_out_dout[215:208]}};
    end else begin
        ap_phi_mux_data_V_25_phi_phi_fu_795_p4 = ap_phi_reg_pp0_iter1_data_V_25_phi_reg_791;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_26_phi_phi_fu_783_p4 = data_V_26_phi_reg_779;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_26_phi_phi_fu_783_p4 = {{layer17_out_dout[223:216]}};
    end else begin
        ap_phi_mux_data_V_26_phi_phi_fu_783_p4 = ap_phi_reg_pp0_iter1_data_V_26_phi_reg_779;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_27_phi_phi_fu_771_p4 = data_V_27_phi_reg_767;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_27_phi_phi_fu_771_p4 = {{layer17_out_dout[231:224]}};
    end else begin
        ap_phi_mux_data_V_27_phi_phi_fu_771_p4 = ap_phi_reg_pp0_iter1_data_V_27_phi_reg_767;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_28_phi_phi_fu_759_p4 = data_V_28_phi_reg_755;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_28_phi_phi_fu_759_p4 = {{layer17_out_dout[239:232]}};
    end else begin
        ap_phi_mux_data_V_28_phi_phi_fu_759_p4 = ap_phi_reg_pp0_iter1_data_V_28_phi_reg_755;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_29_phi_phi_fu_987_p4 = data_V_29_phi_reg_983;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_29_phi_phi_fu_987_p4 = {{layer17_out_dout[87:80]}};
    end else begin
        ap_phi_mux_data_V_29_phi_phi_fu_987_p4 = ap_phi_reg_pp0_iter1_data_V_29_phi_reg_983;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_2_phi_phi_fu_1083_p4 = data_V_2_phi_reg_1079;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_2_phi_phi_fu_1083_p4 = {{layer17_out_dout[23:16]}};
    end else begin
        ap_phi_mux_data_V_2_phi_phi_fu_1083_p4 = ap_phi_reg_pp0_iter1_data_V_2_phi_reg_1079;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_30_phi_phi_fu_1107_p4 = data_V_30_phi_reg_1103;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_30_phi_phi_fu_1107_p4 = {{layer17_out_dout[255:248]}};
    end else begin
        ap_phi_mux_data_V_30_phi_phi_fu_1107_p4 = ap_phi_reg_pp0_iter1_data_V_30_phi_reg_1103;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_31_phi_phi_fu_1119_p4 = data_V_31_phi_reg_1115;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_31_phi_phi_fu_1119_p4 = {{layer17_out_dout[247:240]}};
    end else begin
        ap_phi_mux_data_V_31_phi_phi_fu_1119_p4 = ap_phi_reg_pp0_iter1_data_V_31_phi_reg_1115;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_3_phi_phi_fu_1071_p4 = data_V_3_phi_reg_1067;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_3_phi_phi_fu_1071_p4 = {{layer17_out_dout[31:24]}};
    end else begin
        ap_phi_mux_data_V_3_phi_phi_fu_1071_p4 = ap_phi_reg_pp0_iter1_data_V_3_phi_reg_1067;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_4_phi_phi_fu_1059_p4 = data_V_4_phi_reg_1055;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_4_phi_phi_fu_1059_p4 = {{layer17_out_dout[39:32]}};
    end else begin
        ap_phi_mux_data_V_4_phi_phi_fu_1059_p4 = ap_phi_reg_pp0_iter1_data_V_4_phi_reg_1055;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_5_phi_phi_fu_1047_p4 = data_V_5_phi_reg_1043;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_5_phi_phi_fu_1047_p4 = {{layer17_out_dout[47:40]}};
    end else begin
        ap_phi_mux_data_V_5_phi_phi_fu_1047_p4 = ap_phi_reg_pp0_iter1_data_V_5_phi_reg_1043;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_6_phi_phi_fu_1035_p4 = data_V_6_phi_reg_1031;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_6_phi_phi_fu_1035_p4 = {{layer17_out_dout[55:48]}};
    end else begin
        ap_phi_mux_data_V_6_phi_phi_fu_1035_p4 = ap_phi_reg_pp0_iter1_data_V_6_phi_reg_1031;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_7_phi_phi_fu_1023_p4 = data_V_7_phi_reg_1019;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_7_phi_phi_fu_1023_p4 = {{layer17_out_dout[63:56]}};
    end else begin
        ap_phi_mux_data_V_7_phi_phi_fu_1023_p4 = ap_phi_reg_pp0_iter1_data_V_7_phi_reg_1019;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_8_phi_phi_fu_1011_p4 = data_V_8_phi_reg_1007;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_8_phi_phi_fu_1011_p4 = {{layer17_out_dout[71:64]}};
    end else begin
        ap_phi_mux_data_V_8_phi_phi_fu_1011_p4 = ap_phi_reg_pp0_iter1_data_V_8_phi_reg_1007;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_data_V_9_phi_phi_fu_999_p4 = data_V_9_phi_reg_995;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_data_V_9_phi_phi_fu_999_p4 = {{layer17_out_dout[79:72]}};
    end else begin
        ap_phi_mux_data_V_9_phi_phi_fu_999_p4 = ap_phi_reg_pp0_iter1_data_V_9_phi_reg_995;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_1874_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_267_p6 = 1'd1;
        end else if ((icmp_ln124_reg_1874_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_267_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_267_p6 = do_init_reg_263;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_267_p6 = do_init_reg_263;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_1874_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_in_index20_phi_fu_745_p6 = 5'd0;
        end else if ((icmp_ln124_reg_1874_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_in_index20_phi_fu_745_p6 = in_index_reg_1897;
        end else begin
            ap_phi_mux_in_index20_phi_fu_745_p6 = in_index20_reg_741;
        end
    end else begin
        ap_phi_mux_in_index20_phi_fu_745_p6 = in_index20_reg_741;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_107)) begin
        if ((icmp_ln124_reg_1874 == 1'd1)) begin
            ap_phi_mux_ir19_phi_fu_283_p6 = 8'd0;
        end else if ((icmp_ln124_reg_1874 == 1'd0)) begin
            ap_phi_mux_ir19_phi_fu_283_p6 = ir_reg_1869;
        end else begin
            ap_phi_mux_ir19_phi_fu_283_p6 = ir19_reg_279;
        end
    end else begin
        ap_phi_mux_ir19_phi_fu_283_p6 = ir19_reg_279;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_1131_p4 = p_phi_reg_1127;
    end else if ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1)) begin
        ap_phi_mux_p_phi_phi_fu_1131_p4 = data_V_fu_1227_p1;
    end else begin
        ap_phi_mux_p_phi_phi_fu_1131_p4 = ap_phi_reg_pp0_iter1_p_phi_reg_1127;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln124_fu_1221_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer17_out_blk_n = layer17_out_empty_n;
    end else begin
        layer17_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer17_out_read = 1'b1;
    end else begin
        layer17_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter1_reg == 1'd1)))) begin
        layer18_out_TDATA_blk_n = layer18_out_TREADY_int_regslice;
    end else begin
        layer18_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter1_reg == 1'd1))) begin
        layer18_out_TVALID_int_regslice = 1'b1;
    end else begin
        layer18_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_ce0 = 1'b1;
    end else begin
        outidx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w18_V_ce0 = 1'b1;
    end else begin
        w18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_V_77_fu_1776_p3 = ((or_ln808_8_fu_1770_p2[0:0] == 1'b1) ? ap_phi_mux_acc_V_7810_phi_fu_1199_p6 : 8'd0);

assign acc_V_78_fu_1784_p2 = ($signed(rhs_fu_1687_p4) + $signed(lhs_fu_1697_p7));

assign acc_V_79_fu_1826_p3 = ((icmp_ln808_3_fu_1731_p2[0:0] == 1'b1) ? acc_V_78_fu_1784_p2 : ap_phi_mux_acc_V_7516_phi_fu_1157_p6);

assign acc_V_80_fu_1818_p3 = ((icmp_ln808_4_fu_1736_p2[0:0] == 1'b1) ? acc_V_78_fu_1784_p2 : ap_phi_mux_acc_V_7614_phi_fu_1171_p6);

assign acc_V_81_fu_1810_p3 = ((icmp_ln808_5_fu_1741_p2[0:0] == 1'b1) ? acc_V_78_fu_1784_p2 : ap_phi_mux_acc_V_7712_phi_fu_1185_p6);

assign acc_V_82_fu_1802_p3 = ((or_ln813_2_fu_1796_p2[0:0] == 1'b1) ? acc_V_77_fu_1776_p3 : acc_V_78_fu_1784_p2);

assign acc_V_fu_1834_p3 = ((icmp_ln808_fu_1726_p2[0:0] == 1'b1) ? acc_V_78_fu_1784_p2 : ap_phi_mux_acc_V18_phi_fu_1143_p6);

assign add_ln109_fu_1653_p2 = (ap_phi_mux_in_index20_phi_fu_745_p6 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((layer18_out_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1874_pp0_iter1_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((regslice_both_layer18_out_U_apdone_blk == 1'b1) | ((layer18_out_TREADY_int_regslice == 1'b0) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1) & (layer17_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((regslice_both_layer18_out_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state5_io) | ((layer18_out_TREADY_int_regslice == 1'b0) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((layer18_out_TREADY_int_regslice == 1'b0) & (icmp_ln124_reg_1874_pp0_iter1_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1) & (layer17_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((regslice_both_layer18_out_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state5_io) | ((layer18_out_TREADY_int_regslice == 1'b0) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((layer18_out_TREADY_int_regslice == 1'b0) & (icmp_ln124_reg_1874_pp0_iter1_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1) & (layer17_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((ap_phi_mux_do_init_phi_fu_267_p6 == 1'd1) & (layer17_out_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_io = ((layer18_out_TREADY_int_regslice == 1'b0) & (icmp_ln124_reg_1874_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = ((layer18_out_TREADY_int_regslice == 1'b0) & (icmp_ln124_reg_1874_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_block_state5_io = ((layer18_out_TREADY_int_regslice == 1'b0) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = ((regslice_both_layer18_out_U_apdone_blk == 1'b1) | ((layer18_out_TREADY_int_regslice == 1'b0) & (icmp_ln124_reg_1874_pp0_iter2_reg == 1'd1)));
end

always @ (*) begin
    ap_condition_107 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_274 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter1_data_V_10_phi_reg_971 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_11_phi_reg_959 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_12_phi_reg_947 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_13_phi_reg_935 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_14_phi_reg_923 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_15_phi_reg_911 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_16_phi_reg_899 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_17_phi_reg_887 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_18_phi_reg_875 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_19_phi_reg_863 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_1_phi_reg_1091 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_20_phi_reg_851 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_21_phi_reg_839 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_22_phi_reg_827 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_23_phi_reg_815 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_24_phi_reg_803 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_25_phi_reg_791 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_26_phi_reg_779 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_27_phi_reg_767 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_28_phi_reg_755 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_29_phi_reg_983 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_2_phi_reg_1079 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_30_phi_reg_1103 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_31_phi_reg_1115 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_3_phi_reg_1067 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_4_phi_reg_1055 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_5_phi_reg_1043 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_6_phi_reg_1031 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_7_phi_reg_1019 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_8_phi_reg_1007 = 'bx;

assign ap_phi_reg_pp0_iter1_data_V_9_phi_reg_995 = 'bx;

assign ap_phi_reg_pp0_iter1_p_phi_reg_1127 = 'bx;

assign data_V_fu_1227_p1 = layer17_out_dout[7:0];

assign icmp_ln124_fu_1221_p2 = ((ap_phi_mux_ir19_phi_fu_283_p6 == 8'd159) ? 1'b1 : 1'b0);

assign icmp_ln1420_fu_1746_p2 = ((sext_ln813_30_fu_1716_p1 != sub_ln1420_fu_1720_p2) ? 1'b1 : 1'b0);

assign icmp_ln808_3_fu_1731_p2 = ((out_index_reg_1878 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln808_4_fu_1736_p2 = ((out_index_reg_1878 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln808_5_fu_1741_p2 = ((out_index_reg_1878 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln808_fu_1726_p2 = ((out_index_reg_1878 == 3'd0) ? 1'b1 : 1'b0);

assign in_index_3_fu_1647_p2 = (zext_ln124_5_fu_1573_p1 + 6'd1);

assign in_index_fu_1667_p3 = ((tmp_fu_1659_p3[0:0] == 1'b1) ? 5'd0 : add_ln109_fu_1653_p2);

assign ir_fu_1215_p2 = (ap_phi_mux_ir19_phi_fu_283_p6 + 8'd1);

assign layer18_out_TDATA_int_regslice = {{{{{acc_V_82_fu_1802_p3}, {acc_V_81_fu_1810_p3}}, {acc_V_80_fu_1818_p3}}, {acc_V_79_fu_1826_p3}}, {acc_V_fu_1834_p3}};

assign layer18_out_TVALID = regslice_both_layer18_out_U_vld_out;

assign mul_ln1270_fu_1681_p0 = mul_ln1270_fu_1681_p00;

assign mul_ln1270_fu_1681_p00 = a_V_reg_1887;

assign or_ln808_6_fu_1758_p2 = (icmp_ln808_5_fu_1741_p2 | icmp_ln808_4_fu_1736_p2);

assign or_ln808_7_fu_1764_p2 = (or_ln808_6_fu_1758_p2 | icmp_ln808_3_fu_1731_p2);

assign or_ln808_8_fu_1770_p2 = (or_ln808_fu_1752_p2 | or_ln808_7_fu_1764_p2);

assign or_ln808_fu_1752_p2 = (icmp_ln808_fu_1726_p2 | icmp_ln1420_fu_1746_p2);

assign or_ln813_2_fu_1796_p2 = (or_ln813_fu_1790_p2 | or_ln808_6_fu_1758_p2);

assign or_ln813_fu_1790_p2 = (icmp_ln808_fu_1726_p2 | icmp_ln808_3_fu_1731_p2);

assign outidx_address0 = zext_ln124_fu_1209_p1;

assign rhs_fu_1687_p4 = {{mul_ln1270_fu_1681_p2[12:5]}};

assign sext_ln813_30_fu_1716_p1 = rhs_fu_1687_p4;

assign sext_ln813_fu_1712_p1 = lhs_fu_1697_p7;

assign sub_ln1420_fu_1720_p2 = ($signed(9'd0) - $signed(sext_ln813_fu_1712_p1));

assign tmp_fu_1659_p3 = in_index_3_fu_1647_p2[32'd5];

assign w18_V_address0 = zext_ln124_fu_1209_p1;

assign zext_ln124_5_fu_1573_p1 = ap_phi_mux_in_index20_phi_fu_745_p6;

assign zext_ln124_fu_1209_p1 = ap_phi_mux_ir19_phi_fu_283_p6;

endmodule //myproject_dense_array_ap_ufixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s
