// Seed: 1597136315
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_3 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = 1'b0;
  int id_17 (
      .id_0(id_9 + 1'd0),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_1)
  );
  id_18(
      .id_0(1), .id_1((id_15)), .id_2(id_15), .id_3(1 - 1)
  );
  and primCall (id_2, id_12, id_11, id_15, id_4, id_14, id_18, id_5, id_7, id_6);
  module_0 modCall_1 (
      id_4,
      id_2
  );
endmodule
