

================================================================
== Vitis HLS Report for 'ethernet_remover'
================================================================
* Date:           Wed Mar  8 19:14:18 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        PKT_HANDLER_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  3.067 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      552|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      188|    -|
|Register             |        -|     -|     2462|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     2462|      740|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |ap_condition_582                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op17_read_state1     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op34_read_state1     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op43_read_state1     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op76_write_state2    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op77_write_state2    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op83_write_state2    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op84_write_state2    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op85_write_state3    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op86_write_state3    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op88_write_state3    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op90_write_state3    |       and|   0|  0|    2|           1|           1|
    |grp_nbreadreq_fu_102_p3           |       and|   0|  0|    2|           1|           0|
    |sendWord_last_V_5_fu_307_p2       |       and|   0|  0|    2|           1|           1|
    |icmp_ln1064_fu_339_p2             |      icmp|   0|  0|    8|           3|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|    2|           1|           1|
    |sendWord_last_V_4_fu_404_p2       |        or|   0|  0|    2|           1|           1|
    |select_ln1064_fu_373_p3           |    select|   0|  0|    3|           1|           1|
    |select_ln121_fu_298_p3            |    select|   0|  0|    2|           1|           2|
    |sendWord_data_V_fu_382_p3         |    select|   0|  0|  428|           1|         512|
    |sendWord_keep_V_fu_390_p3         |    select|   0|  0|   63|           1|          64|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |p_Result_s_fu_292_p2              |       xor|   0|  0|    2|           1|           2|
    |xor_ln1064_fu_398_p2              |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  552|          31|         606|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                          |   9|          2|    1|          2|
    |ap_phi_mux_er_fsm_state_flag_6_i_phi_fu_151_p14  |  20|          4|    1|          4|
    |ap_phi_mux_er_fsm_state_new_0_i_phi_fu_141_p4    |  14|          3|    2|          6|
    |ap_phi_mux_er_fsm_state_new_6_i_phi_fu_175_p14   |  20|          4|    2|          8|
    |eth_level_pkt_blk_n                              |   9|          2|    1|          2|
    |m_axis_TDATA_blk_n                               |   9|          2|    1|          2|
    |m_axis_TDATA_int_regslice                        |  26|          5|  512|       2560|
    |m_axis_TDEST_int_regslice                        |  20|          4|    3|         12|
    |m_axis_TKEEP_int_regslice                        |  26|          5|   64|        320|
    |m_axis_TLAST_int_regslice                        |  26|          5|    1|          5|
    |prevWord_data_V                                  |   9|          2|  512|       1024|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 188|         38| 1100|       3945|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                |    1|   0|    1|          0|
    |ap_done_reg                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |    1|   0|    1|          0|
    |currWord_data_V_reg_502                  |  512|   0|  512|          0|
    |currWord_keep_V_reg_507                  |   64|   0|   64|          0|
    |currWord_last_V_reg_512                  |    1|   0|    1|          0|
    |er_fsm_state                             |    2|   0|    2|          0|
    |er_fsm_state_load_reg_460                |    2|   0|    2|          0|
    |er_fsm_state_load_reg_460_pp0_iter1_reg  |    2|   0|    2|          0|
    |icmp_ln1064_reg_525                      |    1|   0|    1|          0|
    |icmp_ln1064_reg_525_pp0_iter1_reg        |    1|   0|    1|          0|
    |p_Result_4_i_reg_488                     |   14|   0|   14|          0|
    |p_Val2_1_reg_469                         |   64|   0|   64|          0|
    |p_Val2_s_reg_464                         |  512|   0|  512|          0|
    |prevWord_data_V                          |  512|   0|  512|          0|
    |prevWord_dest_V                          |    3|   0|    3|          0|
    |prevWord_keep_V                          |   64|   0|   64|          0|
    |reg_245                                  |    3|   0|    3|          0|
    |sendWord_data_V_reg_529                  |  512|   0|  512|          0|
    |sendWord_dest_V_1_reg_474                |    3|   0|    3|          0|
    |sendWord_keep_V_reg_534                  |   64|   0|   64|          0|
    |sendWord_last_V_4_reg_539                |    1|   0|    1|          0|
    |sendWord_last_V_5_reg_493                |    1|   0|    1|          0|
    |sendWord_last_V_reg_521                  |    1|   0|    1|          0|
    |sendWord_last_V_reg_521_pp0_iter1_reg    |    1|   0|    1|          0|
    |tmp_1_i_reg_479                          |    1|   0|    1|          0|
    |tmp_1_i_reg_479_pp0_iter1_reg            |    1|   0|    1|          0|
    |tmp_i_16_reg_498                         |    1|   0|    1|          0|
    |tmp_i_16_reg_498_pp0_iter1_reg           |    1|   0|    1|          0|
    |tmp_i_reg_517                            |    1|   0|    1|          0|
    |tmp_i_reg_517_pp0_iter1_reg              |    1|   0|    1|          0|
    |trunc_ln674_reg_483                      |  112|   0|  112|          0|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    | 2462|   0| 2462|          0|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits |  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+------+------------+------------------+--------------+
|ap_clk                 |   in|     1|  ap_ctrl_hs|  ethernet_remover|  return value|
|ap_rst                 |   in|     1|  ap_ctrl_hs|  ethernet_remover|  return value|
|ap_start               |   in|     1|  ap_ctrl_hs|  ethernet_remover|  return value|
|ap_done                |  out|     1|  ap_ctrl_hs|  ethernet_remover|  return value|
|ap_continue            |   in|     1|  ap_ctrl_hs|  ethernet_remover|  return value|
|ap_idle                |  out|     1|  ap_ctrl_hs|  ethernet_remover|  return value|
|ap_ready               |  out|     1|  ap_ctrl_hs|  ethernet_remover|  return value|
|eth_level_pkt_dout     |   in|  1024|     ap_fifo|     eth_level_pkt|       pointer|
|eth_level_pkt_empty_n  |   in|     1|     ap_fifo|     eth_level_pkt|       pointer|
|eth_level_pkt_read     |  out|     1|     ap_fifo|     eth_level_pkt|       pointer|
|m_axis_TREADY          |   in|     1|        axis|   m_axis_V_dest_V|       pointer|
|m_axis_TVALID          |  out|     1|        axis|   m_axis_V_dest_V|       pointer|
|m_axis_TDEST           |  out|     3|        axis|   m_axis_V_dest_V|       pointer|
|m_axis_TDATA           |  out|   512|        axis|   m_axis_V_data_V|       pointer|
|m_axis_TKEEP           |  out|    64|        axis|   m_axis_V_keep_V|       pointer|
|m_axis_TSTRB           |  out|    64|        axis|   m_axis_V_strb_V|       pointer|
|m_axis_TLAST           |  out|     1|        axis|   m_axis_V_last_V|       pointer|
+-----------------------+-----+------+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.06>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %m_axis_V_dest_V, i1 %m_axis_V_last_V, i64 %m_axis_V_strb_V, i64 %m_axis_V_keep_V, i512 %m_axis_V_data_V, void @empty_0, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%er_fsm_state_load = load i2 %er_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:64]   --->   Operation 10 'load' 'er_fsm_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V"   --->   Operation 11 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i64 %prevWord_keep_V"   --->   Operation 12 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sendWord_dest_V_1 = load i3 %prevWord_dest_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:118]   --->   Operation 13 'load' 'sendWord_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "%switch_ln64 = switch i2 %er_fsm_state_load, void, i2 3, void, i2 1, void, i2 2, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:64]   --->   Operation 14 'switch' 'switch_ln64' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %eth_level_pkt, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 15 'nbreadreq' 'tmp_1_i' <Predicate = (er_fsm_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 16 [1/1] (0.45ns)   --->   "%br_ln111 = br i1 %tmp_1_i, void %._crit_edge.i, void %_ifconv1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:111]   --->   Operation 16 'br' 'br_ln111' <Predicate = (er_fsm_state_load == 2)> <Delay = 0.45>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%eth_level_pkt_read_2 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %eth_level_pkt" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 17 'read' 'eth_level_pkt_read_2' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%currWord_data_V_1 = trunc i1024 %eth_level_pkt_read_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 18 'trunc' 'currWord_data_V_1' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%currWord_keep_V_2 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %eth_level_pkt_read_2, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 19 'partselect' 'currWord_keep_V_2' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%currWord_last_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %eth_level_pkt_read_2, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'bitselect' 'currWord_last_V_4' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_dest_V = partselect i3 @_ssdm_op_PartSelect.i3.i1024.i32.i32, i1024 %eth_level_pkt_read_2, i32 584, i32 586" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'partselect' 'currWord_dest_V' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i1024 %eth_level_pkt_read_2"   --->   Operation 22 'trunc' 'trunc_ln674' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_4_i = partselect i14 @_ssdm_op_PartSelect.i14.i1024.i32.i32, i1024 %eth_level_pkt_read_2, i32 512, i32 525"   --->   Operation 23 'partselect' 'p_Result_4_i' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %eth_level_pkt_read_2, i32 526"   --->   Operation 24 'bitselect' 'tmp' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V_5)   --->   "%p_Result_s = xor i1 %tmp, i1 1"   --->   Operation 25 'xor' 'p_Result_s' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.27ns)   --->   "%select_ln121 = select i1 %tmp, i2 3, i2 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:121]   --->   Operation 26 'select' 'select_ln121' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.12ns) (out node of the LUT)   --->   "%sendWord_last_V_5 = and i1 %currWord_last_V_4, i1 %p_Result_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'and' 'sendWord_last_V_5' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln134 = store i512 %currWord_data_V_1, i512 %prevWord_data_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:134]   --->   Operation 28 'store' 'store_ln134' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln134 = store i64 %currWord_keep_V_2, i64 %prevWord_keep_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:134]   --->   Operation 29 'store' 'store_ln134' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln134 = store i3 %currWord_dest_V, i3 %prevWord_dest_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:134]   --->   Operation 30 'store' 'store_ln134' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.45ns)   --->   "%br_ln136 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:136]   --->   Operation 31 'br' 'br_ln136' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.45>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_i_16 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %eth_level_pkt, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 32 'nbreadreq' 'tmp_i_16' <Predicate = (er_fsm_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 33 [1/1] (0.45ns)   --->   "%br_ln98 = br i1 %tmp_i_16, void %._crit_edge.i, void %._crit_edge5.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:98]   --->   Operation 33 'br' 'br_ln98' <Predicate = (er_fsm_state_load == 1)> <Delay = 0.45>
ST_1 : Operation 34 [1/1] (1.45ns)   --->   "%eth_level_pkt_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %eth_level_pkt" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'read' 'eth_level_pkt_read_1' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i1024 %eth_level_pkt_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 35 'trunc' 'currWord_data_V' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %eth_level_pkt_read_1, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 36 'partselect' 'currWord_keep_V' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %eth_level_pkt_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 37 'bitselect' 'currWord_last_V' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%currWord_dest_V_3 = partselect i3 @_ssdm_op_PartSelect.i3.i1024.i32.i32, i1024 %eth_level_pkt_read_1, i32 584, i32 586" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'partselect' 'currWord_dest_V_3' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.45ns)   --->   "%br_ln108 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:108]   --->   Operation 39 'br' 'br_ln108' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.45>
ST_1 : Operation 40 [1/1] (0.45ns)   --->   "%br_ln147 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:147]   --->   Operation 40 'br' 'br_ln147' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.45>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %eth_level_pkt, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 41 'nbreadreq' 'tmp_i' <Predicate = (er_fsm_state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 42 [1/1] (0.45ns)   --->   "%br_ln66 = br i1 %tmp_i, void %._crit_edge.i, void %_ifconv" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:66]   --->   Operation 42 'br' 'br_ln66' <Predicate = (er_fsm_state_load == 0)> <Delay = 0.45>
ST_1 : Operation 43 [1/1] (1.45ns)   --->   "%eth_level_pkt_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %eth_level_pkt" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 43 'read' 'eth_level_pkt_read' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sendWord_data_V_5 = trunc i1024 %eth_level_pkt_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 44 'trunc' 'sendWord_data_V_5' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sendWord_keep_V_6 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %eth_level_pkt_read, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 45 'partselect' 'sendWord_keep_V_6' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sendWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %eth_level_pkt_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 46 'bitselect' 'sendWord_last_V' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sendWord_dest_V = partselect i3 @_ssdm_op_PartSelect.i3.i1024.i32.i32, i1024 %eth_level_pkt_read, i32 584, i32 586" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 47 'partselect' 'sendWord_dest_V' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.49ns)   --->   "%icmp_ln1064 = icmp_eq  i3 %sendWord_dest_V, i3 0"   --->   Operation 48 'icmp' 'icmp_ln1064' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i400 @_ssdm_op_PartSelect.i400.i1024.i32.i32, i1024 %eth_level_pkt_read, i32 112, i32 511"   --->   Operation 49 'partselect' 'p_Result_1' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln414_2 = zext i400 %p_Result_1"   --->   Operation 50 'zext' 'zext_ln414_2' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i50 @_ssdm_op_PartSelect.i50.i1024.i32.i32, i1024 %eth_level_pkt_read, i32 526, i32 575"   --->   Operation 51 'partselect' 'p_Result_2' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln414_3 = zext i50 %p_Result_2"   --->   Operation 52 'zext' 'zext_ln414_3' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.27ns)   --->   "%select_ln1064 = select i1 %icmp_ln1064, i2 1, i2 2"   --->   Operation 53 'select' 'select_ln1064' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.57ns)   --->   "%sendWord_data_V = select i1 %icmp_ln1064, i512 %sendWord_data_V_5, i512 %zext_ln414_2"   --->   Operation 54 'select' 'sendWord_data_V' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.41ns)   --->   "%sendWord_keep_V = select i1 %icmp_ln1064, i64 %sendWord_keep_V_6, i64 %zext_ln414_3"   --->   Operation 55 'select' 'sendWord_keep_V' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V_4)   --->   "%xor_ln1064 = xor i1 %icmp_ln1064, i1 1"   --->   Operation 56 'xor' 'xor_ln1064' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns) (out node of the LUT)   --->   "%sendWord_last_V_4 = or i1 %sendWord_last_V, i1 %xor_ln1064"   --->   Operation 57 'or' 'sendWord_last_V_4' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %sendWord_last_V, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:86]   --->   Operation 58 'br' 'br_ln86' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln1064, void %._crit_edge3.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:90]   --->   Operation 59 'br' 'br_ln90' <Predicate = (er_fsm_state_load == 0 & tmp_i & !sendWord_last_V)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (er_fsm_state_load == 0 & tmp_i & !sendWord_last_V)> <Delay = 0.38>
ST_1 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln89 = br void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:89]   --->   Operation 61 'br' 'br_ln89' <Predicate = (er_fsm_state_load == 0 & tmp_i & sendWord_last_V)> <Delay = 0.38>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%er_fsm_state_new_0_i = phi i2 0, void, i2 %select_ln1064, void %._crit_edge3.i"   --->   Operation 62 'phi' 'er_fsm_state_new_0_i' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln94 = store i512 %sendWord_data_V_5, i512 %prevWord_data_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:94]   --->   Operation 63 'store' 'store_ln94' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln94 = store i64 %sendWord_keep_V_6, i64 %prevWord_keep_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:94]   --->   Operation 64 'store' 'store_ln94' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln94 = store i3 %sendWord_dest_V, i3 %prevWord_dest_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:94]   --->   Operation 65 'store' 'store_ln94' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.45ns)   --->   "%br_ln95 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:95]   --->   Operation 66 'br' 'br_ln95' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.45>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%er_fsm_state_flag_6_i = phi i1 1, void, i1 1, void, i1 0, void, i1 %currWord_last_V, void %._crit_edge5.i, i1 0, void, i1 %currWord_last_V_4, void %_ifconv1, i1 0, void"   --->   Operation 67 'phi' 'er_fsm_state_flag_6_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%er_fsm_state_new_6_i = phi i2 0, void, i2 %er_fsm_state_new_0_i, void, i2 0, void, i2 0, void %._crit_edge5.i, i2 0, void, i2 %select_ln121, void %_ifconv1, i2 0, void"   --->   Operation 68 'phi' 'er_fsm_state_new_6_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %er_fsm_state_flag_6_i, void %ethernet_remover.exit, void %mergeST.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 69 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln74 = store i2 %er_fsm_state_new_6_i, i2 %er_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:74]   --->   Operation 70 'store' 'store_ln74' <Predicate = (er_fsm_state_flag_6_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ethernet_remover.exit"   --->   Operation 71 'br' 'br_ln0' <Predicate = (er_fsm_state_flag_6_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i400 @_ssdm_op_PartSelect.i400.i512.i32.i32, i512 %p_Val2_s, i32 112, i32 511"   --->   Operation 72 'partselect' 'p_Result_i' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_1_i = partselect i50 @_ssdm_op_PartSelect.i50.i64.i32.i32, i64 %p_Val2_1, i32 14, i32 63"   --->   Operation 73 'partselect' 'p_Result_1_i' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i112.i400, i112 %trunc_ln674, i400 %p_Result_i"   --->   Operation 74 'bitconcatenate' 'p_Result_3' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i14.i50, i14 %p_Result_4_i, i50 %p_Result_1_i"   --->   Operation 75 'bitconcatenate' 'p_Result_4' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %p_Result_3, i64 %p_Result_4, i64 0, i1 %sendWord_last_V_5, i3 %sendWord_dest_V_1"   --->   Operation 76 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 77 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %currWord_data_V, i64 %currWord_keep_V, i64 0, i1 %currWord_last_V, i3 %currWord_dest_V_3"   --->   Operation 77 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i400 @_ssdm_op_PartSelect.i400.i512.i32.i32, i512 %p_Val2_s, i32 112, i32 511"   --->   Operation 78 'partselect' 'p_Result_5' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i400 %p_Result_5"   --->   Operation 79 'zext' 'zext_ln414' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_6 = partselect i50 @_ssdm_op_PartSelect.i50.i64.i32.i32, i64 %p_Val2_1, i32 14, i32 63"   --->   Operation 80 'partselect' 'p_Result_6' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i50 %p_Result_6"   --->   Operation 81 'zext' 'zext_ln414_1' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %zext_ln414, i64 %zext_ln414_1, i64 0, i1 1, i3 %sendWord_dest_V_1"   --->   Operation 82 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 83 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i64 0, i1 %sendWord_last_V_4, i3 0"   --->   Operation 83 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 0 & tmp_i & !sendWord_last_V & icmp_ln1064)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 84 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i64 0, i1 %sendWord_last_V_4, i3 %sendWord_dest_V"   --->   Operation 84 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 0 & tmp_i & sendWord_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %p_Result_3, i64 %p_Result_4, i64 0, i1 %sendWord_last_V_5, i3 %sendWord_dest_V_1"   --->   Operation 85 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 86 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %currWord_data_V, i64 %currWord_keep_V, i64 0, i1 %currWord_last_V, i3 %currWord_dest_V_3"   --->   Operation 86 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 87 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %zext_ln414, i64 %zext_ln414_1, i64 0, i1 1, i3 %sendWord_dest_V_1"   --->   Operation 87 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 88 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i64 0, i1 %sendWord_last_V_4, i3 0"   --->   Operation 88 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 0 & tmp_i & !sendWord_last_V & icmp_ln1064)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln92 = br void %._crit_edge3.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:92]   --->   Operation 89 'br' 'br_ln92' <Predicate = (er_fsm_state_load == 0 & tmp_i & !sendWord_last_V & icmp_ln1064)> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i64 0, i1 %sendWord_last_V_4, i3 %sendWord_dest_V"   --->   Operation 90 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 0 & tmp_i & sendWord_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ er_fsm_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_dest_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ eth_level_pkt]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specpipeline_ln0      (specpipeline  ) [ 0000]
er_fsm_state_load     (load          ) [ 0111]
p_Val2_s              (load          ) [ 0110]
p_Val2_1              (load          ) [ 0110]
sendWord_dest_V_1     (load          ) [ 0111]
switch_ln64           (switch        ) [ 0000]
tmp_1_i               (nbreadreq     ) [ 0111]
br_ln111              (br            ) [ 0000]
eth_level_pkt_read_2  (read          ) [ 0000]
currWord_data_V_1     (trunc         ) [ 0000]
currWord_keep_V_2     (partselect    ) [ 0000]
currWord_last_V_4     (bitselect     ) [ 0000]
currWord_dest_V       (partselect    ) [ 0000]
trunc_ln674           (trunc         ) [ 0110]
p_Result_4_i          (partselect    ) [ 0110]
tmp                   (bitselect     ) [ 0000]
p_Result_s            (xor           ) [ 0000]
select_ln121          (select        ) [ 0000]
sendWord_last_V_5     (and           ) [ 0111]
store_ln134           (store         ) [ 0000]
store_ln134           (store         ) [ 0000]
store_ln134           (store         ) [ 0000]
br_ln136              (br            ) [ 0000]
tmp_i_16              (nbreadreq     ) [ 0111]
br_ln98               (br            ) [ 0000]
eth_level_pkt_read_1  (read          ) [ 0000]
currWord_data_V       (trunc         ) [ 0111]
currWord_keep_V       (partselect    ) [ 0111]
currWord_last_V       (bitselect     ) [ 0111]
currWord_dest_V_3     (partselect    ) [ 0111]
br_ln108              (br            ) [ 0000]
br_ln147              (br            ) [ 0000]
tmp_i                 (nbreadreq     ) [ 0111]
br_ln66               (br            ) [ 0000]
eth_level_pkt_read    (read          ) [ 0000]
sendWord_data_V_5     (trunc         ) [ 0000]
sendWord_keep_V_6     (partselect    ) [ 0000]
sendWord_last_V       (bitselect     ) [ 0111]
sendWord_dest_V       (partselect    ) [ 0111]
icmp_ln1064           (icmp          ) [ 0111]
p_Result_1            (partselect    ) [ 0000]
zext_ln414_2          (zext          ) [ 0000]
p_Result_2            (partselect    ) [ 0000]
zext_ln414_3          (zext          ) [ 0000]
select_ln1064         (select        ) [ 0000]
sendWord_data_V       (select        ) [ 0111]
sendWord_keep_V       (select        ) [ 0111]
xor_ln1064            (xor           ) [ 0000]
sendWord_last_V_4     (or            ) [ 0111]
br_ln86               (br            ) [ 0000]
br_ln90               (br            ) [ 0000]
br_ln0                (br            ) [ 0000]
br_ln89               (br            ) [ 0000]
er_fsm_state_new_0_i  (phi           ) [ 0000]
store_ln94            (store         ) [ 0000]
store_ln94            (store         ) [ 0000]
store_ln94            (store         ) [ 0000]
br_ln95               (br            ) [ 0000]
er_fsm_state_flag_6_i (phi           ) [ 0100]
er_fsm_state_new_6_i  (phi           ) [ 0000]
br_ln144              (br            ) [ 0000]
store_ln74            (store         ) [ 0000]
br_ln0                (br            ) [ 0000]
p_Result_i            (partselect    ) [ 0000]
p_Result_1_i          (partselect    ) [ 0000]
p_Result_3            (bitconcatenate) [ 0101]
p_Result_4            (bitconcatenate) [ 0101]
p_Result_5            (partselect    ) [ 0000]
zext_ln414            (zext          ) [ 0101]
p_Result_6            (partselect    ) [ 0000]
zext_ln414_1          (zext          ) [ 0101]
write_ln304           (write         ) [ 0000]
write_ln304           (write         ) [ 0000]
write_ln304           (write         ) [ 0000]
write_ln304           (write         ) [ 0000]
br_ln92               (br            ) [ 0000]
write_ln304           (write         ) [ 0000]
ret_ln0               (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_V_dest_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="er_fsm_state">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="er_fsm_state"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="prevWord_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="prevWord_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="prevWord_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="eth_level_pkt">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_level_pkt"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i400.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i400.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i112.i400"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i14.i50"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="grp_nbreadreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1024" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1_i/1 tmp_i_16/1 tmp_i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1024" slack="0"/>
<pin id="112" dir="0" index="1" bw="1024" slack="0"/>
<pin id="113" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_level_pkt_read_2/1 eth_level_pkt_read_1/1 eth_level_pkt_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="512" slack="0"/>
<pin id="119" dir="0" index="2" bw="64" slack="0"/>
<pin id="120" dir="0" index="3" bw="64" slack="0"/>
<pin id="121" dir="0" index="4" bw="1" slack="0"/>
<pin id="122" dir="0" index="5" bw="3" slack="0"/>
<pin id="123" dir="0" index="6" bw="512" slack="0"/>
<pin id="124" dir="0" index="7" bw="64" slack="0"/>
<pin id="125" dir="0" index="8" bw="1" slack="0"/>
<pin id="126" dir="0" index="9" bw="1" slack="0"/>
<pin id="127" dir="0" index="10" bw="3" slack="0"/>
<pin id="128" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 write_ln304/2 write_ln304/2 write_ln304/2 write_ln304/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="er_fsm_state_new_0_i_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="140" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="er_fsm_state_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="er_fsm_state_new_0_i_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="2" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="er_fsm_state_new_0_i/1 "/>
</bind>
</comp>

<comp id="148" class="1005" name="er_fsm_state_flag_6_i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="er_fsm_state_flag_6_i (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="er_fsm_state_flag_6_i_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="4" bw="1" slack="0"/>
<pin id="157" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="1" slack="0"/>
<pin id="159" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="8" bw="1" slack="0"/>
<pin id="161" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="10" bw="1" slack="0"/>
<pin id="163" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="12" bw="1" slack="0"/>
<pin id="165" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="14" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="er_fsm_state_flag_6_i/1 "/>
</bind>
</comp>

<comp id="172" class="1005" name="er_fsm_state_new_6_i_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="174" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="er_fsm_state_new_6_i (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="er_fsm_state_new_6_i_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="2" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="4" bw="1" slack="0"/>
<pin id="181" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="6" bw="1" slack="0"/>
<pin id="183" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="8" bw="1" slack="0"/>
<pin id="185" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="10" bw="2" slack="0"/>
<pin id="187" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="12" bw="1" slack="0"/>
<pin id="189" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="14" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="er_fsm_state_new_6_i/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="1024" slack="0"/>
<pin id="200" dir="0" index="2" bw="11" slack="0"/>
<pin id="201" dir="0" index="3" bw="11" slack="0"/>
<pin id="202" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_keep_V_2/1 currWord_keep_V/1 sendWord_keep_V_6/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1024" slack="0"/>
<pin id="210" dir="0" index="2" bw="11" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_4/1 currWord_last_V/1 sendWord_last_V/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="1024" slack="0"/>
<pin id="220" dir="0" index="2" bw="11" slack="0"/>
<pin id="221" dir="0" index="3" bw="11" slack="0"/>
<pin id="222" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_dest_V/1 currWord_dest_V_3/1 sendWord_dest_V/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="400" slack="0"/>
<pin id="229" dir="0" index="1" bw="512" slack="1"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="0" index="3" bw="10" slack="0"/>
<pin id="232" dir="1" index="4" bw="400" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/2 p_Result_5/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="50" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="1"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="0" index="3" bw="7" slack="0"/>
<pin id="241" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_i/2 p_Result_6/2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="1"/>
<pin id="247" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="currWord_dest_V_3 sendWord_dest_V "/>
</bind>
</comp>

<comp id="250" class="1004" name="er_fsm_state_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="er_fsm_state_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Val2_s_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="512" slack="0"/>
<pin id="256" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Val2_1_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sendWord_dest_V_1_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sendWord_dest_V_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="currWord_data_V_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1024" slack="0"/>
<pin id="268" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln674_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1024" slack="0"/>
<pin id="272" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Result_4_i_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="0"/>
<pin id="276" dir="0" index="1" bw="1024" slack="0"/>
<pin id="277" dir="0" index="2" bw="11" slack="0"/>
<pin id="278" dir="0" index="3" bw="11" slack="0"/>
<pin id="279" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1024" slack="0"/>
<pin id="287" dir="0" index="2" bw="11" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Result_s_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln121_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="2" slack="0"/>
<pin id="301" dir="0" index="2" bw="2" slack="0"/>
<pin id="302" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sendWord_last_V_5_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sendWord_last_V_5/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln134_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="512" slack="0"/>
<pin id="315" dir="0" index="1" bw="512" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln134_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln134_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="currWord_data_V_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1024" slack="0"/>
<pin id="333" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sendWord_data_V_5_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1024" slack="0"/>
<pin id="337" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sendWord_data_V_5/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln1064_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="3" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_Result_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="400" slack="0"/>
<pin id="347" dir="0" index="1" bw="1024" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="0"/>
<pin id="349" dir="0" index="3" bw="10" slack="0"/>
<pin id="350" dir="1" index="4" bw="400" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln414_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="400" slack="0"/>
<pin id="357" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Result_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="50" slack="0"/>
<pin id="361" dir="0" index="1" bw="1024" slack="0"/>
<pin id="362" dir="0" index="2" bw="11" slack="0"/>
<pin id="363" dir="0" index="3" bw="11" slack="0"/>
<pin id="364" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln414_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="50" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_3/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln1064_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="2" slack="0"/>
<pin id="376" dir="0" index="2" bw="2" slack="0"/>
<pin id="377" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1064/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sendWord_data_V_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="512" slack="0"/>
<pin id="385" dir="0" index="2" bw="512" slack="0"/>
<pin id="386" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sendWord_data_V/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sendWord_keep_V_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="0" index="2" bw="64" slack="0"/>
<pin id="394" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sendWord_keep_V/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="xor_ln1064_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1064/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sendWord_last_V_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sendWord_last_V_4/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln94_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="512" slack="0"/>
<pin id="412" dir="0" index="1" bw="512" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln94_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln94_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln74_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="0" index="1" bw="2" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Result_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="512" slack="0"/>
<pin id="436" dir="0" index="1" bw="112" slack="1"/>
<pin id="437" dir="0" index="2" bw="400" slack="0"/>
<pin id="438" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Result_4_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="0" index="1" bw="14" slack="1"/>
<pin id="445" dir="0" index="2" bw="50" slack="0"/>
<pin id="446" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln414_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="400" slack="0"/>
<pin id="452" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln414_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="50" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="er_fsm_state_load_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="1"/>
<pin id="462" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="er_fsm_state_load "/>
</bind>
</comp>

<comp id="464" class="1005" name="p_Val2_s_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="512" slack="1"/>
<pin id="466" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="469" class="1005" name="p_Val2_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="1"/>
<pin id="471" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="sendWord_dest_V_1_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="1"/>
<pin id="476" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_dest_V_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_1_i_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="483" class="1005" name="trunc_ln674_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="112" slack="1"/>
<pin id="485" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="488" class="1005" name="p_Result_4_i_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="14" slack="1"/>
<pin id="490" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4_i "/>
</bind>
</comp>

<comp id="493" class="1005" name="sendWord_last_V_5_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V_5 "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_i_16_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_16 "/>
</bind>
</comp>

<comp id="502" class="1005" name="currWord_data_V_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="512" slack="1"/>
<pin id="504" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V "/>
</bind>
</comp>

<comp id="507" class="1005" name="currWord_keep_V_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_keep_V "/>
</bind>
</comp>

<comp id="512" class="1005" name="currWord_last_V_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_i_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="521" class="1005" name="sendWord_last_V_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sendWord_last_V "/>
</bind>
</comp>

<comp id="525" class="1005" name="icmp_ln1064_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1064 "/>
</bind>
</comp>

<comp id="529" class="1005" name="sendWord_data_V_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="512" slack="1"/>
<pin id="531" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_data_V "/>
</bind>
</comp>

<comp id="534" class="1005" name="sendWord_keep_V_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="1"/>
<pin id="536" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_keep_V "/>
</bind>
</comp>

<comp id="539" class="1005" name="sendWord_last_V_4_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V_4 "/>
</bind>
</comp>

<comp id="544" class="1005" name="p_Result_3_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="512" slack="1"/>
<pin id="546" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="549" class="1005" name="p_Result_4_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="1"/>
<pin id="551" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="554" class="1005" name="zext_ln414_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="512" slack="1"/>
<pin id="556" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414 "/>
</bind>
</comp>

<comp id="559" class="1005" name="zext_ln414_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="1"/>
<pin id="561" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="129"><net_src comp="98" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="135"><net_src comp="100" pin="0"/><net_sink comp="116" pin=8"/></net>

<net id="136"><net_src comp="68" pin="0"/><net_sink comp="116" pin=9"/></net>

<net id="137"><net_src comp="72" pin="0"/><net_sink comp="116" pin=10"/></net>

<net id="147"><net_src comp="70" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="168"><net_src comp="68" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="169"><net_src comp="82" pin="0"/><net_sink comp="151" pin=4"/></net>

<net id="170"><net_src comp="82" pin="0"/><net_sink comp="151" pin=8"/></net>

<net id="171"><net_src comp="82" pin="0"/><net_sink comp="151" pin=12"/></net>

<net id="191"><net_src comp="70" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="192"><net_src comp="141" pin="4"/><net_sink comp="175" pin=2"/></net>

<net id="193"><net_src comp="84" pin="0"/><net_sink comp="175" pin=4"/></net>

<net id="194"><net_src comp="70" pin="0"/><net_sink comp="175" pin=6"/></net>

<net id="195"><net_src comp="70" pin="0"/><net_sink comp="175" pin=8"/></net>

<net id="196"><net_src comp="84" pin="0"/><net_sink comp="175" pin=12"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="110" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="110" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="215"><net_src comp="207" pin="3"/><net_sink comp="151" pin=10"/></net>

<net id="216"><net_src comp="207" pin="3"/><net_sink comp="151" pin=6"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="110" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="58" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="233"><net_src comp="86" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="76" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="78" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="242"><net_src comp="88" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="90" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="92" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="248"><net_src comp="217" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="116" pin=10"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="16" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="110" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="110" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="110" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="48" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="110" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="284" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="306"><net_src comp="298" pin="3"/><net_sink comp="175" pin=10"/></net>

<net id="311"><net_src comp="207" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="292" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="266" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="12" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="197" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="14" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="217" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="16" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="110" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="110" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="217" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="110" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="76" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="78" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="358"><net_src comp="345" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="80" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="110" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="66" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="50" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="372"><net_src comp="359" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="339" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="38" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="381"><net_src comp="373" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="387"><net_src comp="339" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="335" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="355" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="339" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="197" pin="4"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="369" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="339" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="68" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="207" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="335" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="12" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="197" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="14" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="217" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="16" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="175" pin="14"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="10" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="94" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="227" pin="4"/><net_sink comp="434" pin=2"/></net>

<net id="441"><net_src comp="434" pin="3"/><net_sink comp="116" pin=6"/></net>

<net id="447"><net_src comp="96" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="236" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="449"><net_src comp="442" pin="3"/><net_sink comp="116" pin=7"/></net>

<net id="453"><net_src comp="227" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="458"><net_src comp="236" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="116" pin=7"/></net>

<net id="463"><net_src comp="250" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="254" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="472"><net_src comp="258" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="477"><net_src comp="262" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="116" pin=10"/></net>

<net id="482"><net_src comp="102" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="270" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="491"><net_src comp="274" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="496"><net_src comp="307" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="116" pin=9"/></net>

<net id="501"><net_src comp="102" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="331" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="510"><net_src comp="197" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="116" pin=7"/></net>

<net id="515"><net_src comp="207" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="116" pin=9"/></net>

<net id="520"><net_src comp="102" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="207" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="339" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="382" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="537"><net_src comp="390" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="116" pin=7"/></net>

<net id="542"><net_src comp="404" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="116" pin=9"/></net>

<net id="547"><net_src comp="434" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="552"><net_src comp="442" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="116" pin=7"/></net>

<net id="557"><net_src comp="450" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="562"><net_src comp="455" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="116" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_V_data_V | {3 }
	Port: m_axis_V_keep_V | {3 }
	Port: m_axis_V_strb_V | {3 }
	Port: m_axis_V_last_V | {3 }
	Port: m_axis_V_dest_V | {3 }
	Port: er_fsm_state | {1 }
	Port: prevWord_data_V | {1 }
	Port: prevWord_keep_V | {1 }
	Port: prevWord_dest_V | {1 }
	Port: eth_level_pkt | {}
 - Input state : 
	Port: ethernet_remover : m_axis_V_data_V | {}
	Port: ethernet_remover : m_axis_V_keep_V | {}
	Port: ethernet_remover : m_axis_V_strb_V | {}
	Port: ethernet_remover : m_axis_V_last_V | {}
	Port: ethernet_remover : m_axis_V_dest_V | {}
	Port: ethernet_remover : er_fsm_state | {1 }
	Port: ethernet_remover : prevWord_data_V | {1 }
	Port: ethernet_remover : prevWord_keep_V | {1 }
	Port: ethernet_remover : prevWord_dest_V | {1 }
	Port: ethernet_remover : eth_level_pkt | {1 }
  - Chain level:
	State 1
		switch_ln64 : 1
		p_Result_s : 1
		select_ln121 : 1
		sendWord_last_V_5 : 1
		store_ln134 : 1
		store_ln134 : 1
		store_ln134 : 1
		icmp_ln1064 : 1
		zext_ln414_2 : 1
		zext_ln414_3 : 1
		select_ln1064 : 2
		sendWord_data_V : 2
		sendWord_keep_V : 2
		xor_ln1064 : 2
		sendWord_last_V_4 : 2
		br_ln86 : 1
		br_ln90 : 2
		er_fsm_state_new_0_i : 3
		store_ln94 : 1
		store_ln94 : 1
		store_ln94 : 1
		er_fsm_state_flag_6_i : 1
		er_fsm_state_new_6_i : 4
		br_ln144 : 2
		store_ln74 : 5
	State 2
		p_Result_3 : 1
		p_Result_4 : 1
		write_ln304 : 2
		zext_ln414 : 1
		zext_ln414_1 : 1
		write_ln304 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    select_ln121_fu_298   |    0    |    2    |
|  select  |   select_ln1064_fu_373   |    0    |    2    |
|          |  sendWord_data_V_fu_382  |    0    |   428   |
|          |  sendWord_keep_V_fu_390  |    0    |    63   |
|----------|--------------------------|---------|---------|
|   icmp   |    icmp_ln1064_fu_339    |    0    |    8    |
|----------|--------------------------|---------|---------|
|    xor   |     p_Result_s_fu_292    |    0    |    2    |
|          |     xor_ln1064_fu_398    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   | sendWord_last_V_5_fu_307 |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    | sendWord_last_V_4_fu_404 |    0    |    2    |
|----------|--------------------------|---------|---------|
| nbreadreq|   grp_nbreadreq_fu_102   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   read   |      grp_read_fu_110     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |     grp_write_fu_116     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_197        |    0    |    0    |
|          |        grp_fu_217        |    0    |    0    |
|          |        grp_fu_227        |    0    |    0    |
|partselect|        grp_fu_236        |    0    |    0    |
|          |    p_Result_4_i_fu_274   |    0    |    0    |
|          |     p_Result_1_fu_345    |    0    |    0    |
|          |     p_Result_2_fu_359    |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        grp_fu_207        |    0    |    0    |
|          |        tmp_fu_284        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | currWord_data_V_1_fu_266 |    0    |    0    |
|   trunc  |    trunc_ln674_fu_270    |    0    |    0    |
|          |  currWord_data_V_fu_331  |    0    |    0    |
|          | sendWord_data_V_5_fu_335 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln414_2_fu_355   |    0    |    0    |
|   zext   |    zext_ln414_3_fu_369   |    0    |    0    |
|          |     zext_ln414_fu_450    |    0    |    0    |
|          |    zext_ln414_1_fu_455   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     p_Result_3_fu_434    |    0    |    0    |
|          |     p_Result_4_fu_442    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   511   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   currWord_data_V_reg_502   |   512  |
|   currWord_keep_V_reg_507   |   64   |
|   currWord_last_V_reg_512   |    1   |
|er_fsm_state_flag_6_i_reg_148|    1   |
|  er_fsm_state_load_reg_460  |    2   |
| er_fsm_state_new_0_i_reg_138|    2   |
| er_fsm_state_new_6_i_reg_172|    2   |
|     icmp_ln1064_reg_525     |    1   |
|      p_Result_3_reg_544     |   512  |
|     p_Result_4_i_reg_488    |   14   |
|      p_Result_4_reg_549     |   64   |
|       p_Val2_1_reg_469      |   64   |
|       p_Val2_s_reg_464      |   512  |
|           reg_245           |    3   |
|   sendWord_data_V_reg_529   |   512  |
|  sendWord_dest_V_1_reg_474  |    3   |
|   sendWord_keep_V_reg_534   |   64   |
|  sendWord_last_V_4_reg_539  |    1   |
|  sendWord_last_V_5_reg_493  |    1   |
|   sendWord_last_V_reg_521   |    1   |
|       tmp_1_i_reg_479       |    1   |
|       tmp_i_16_reg_498      |    1   |
|        tmp_i_reg_517        |    1   |
|     trunc_ln674_reg_483     |   112  |
|     zext_ln414_1_reg_559    |   64   |
|      zext_ln414_reg_554     |   512  |
+-----------------------------+--------+
|            Total            |  3027  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_116 |  p6  |   6  |  512 |  3072  ||    31   |
| grp_write_fu_116 |  p7  |   6  |  64  |   384  ||    31   |
| grp_write_fu_116 |  p9  |   4  |   1  |    4   ||    20   |
| grp_write_fu_116 |  p10 |   3  |   3  |    9   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  3469  || 1.90943 ||    96   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   511  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   96   |
|  Register |    -   |  3027  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  3027  |   607  |
+-----------+--------+--------+--------+
