###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID srge02.ecn.purdue.edu)
#  Generated on:      Tue Apr 26 17:45:33 2011
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: MET Setup Check with Pin U_4/\cnt8_reg[2] /CLK 
Endpoint:   U_4/\cnt8_reg[2] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RST                 (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.706
- Setup                         0.195
+ Phase Shift                  84.000
= Required Time                85.511
- Arrival Time                  5.008
= Slack Time                   80.503
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST v      |         | 0.162 |       |   1.093 |   81.597 | 
     | FE_PHC1485_RST      | A v -> Y v | BUFX4   | 0.708 | 0.640 |   1.734 |   82.237 | 
     | U_4/U7              | A v -> Y ^ | INVX8   | 0.809 | 0.684 |   2.418 |   82.921 | 
     | U_4/FE_OFC1144_n170 | A ^ -> Y v | INVX1   | 0.511 | 0.581 |   2.999 |   83.502 | 
     | U_4/FE_OFC1146_n170 | A v -> Y ^ | INVX8   | 0.576 | 0.467 |   3.466 |   83.969 | 
     | U_4/U35             | B ^ -> Y v | NAND2X1 | 0.281 | 0.265 |   3.731 |   84.234 | 
     | U_4/U34             | A v -> Y ^ | INVX1   | 0.463 | 0.395 |   4.126 |   84.629 | 
     | U_4/U31             | D ^ -> Y v | AOI22X1 | 0.366 | 0.262 |   4.388 |   84.892 | 
     | U_4/U30             | C v -> Y ^ | OAI21X1 | 0.341 | 0.299 |   4.688 |   85.191 | 
     | U_4/U29             | B ^ -> Y v | OAI21X1 | 0.231 | 0.117 |   4.805 |   85.308 | 
     | U_4/U28             | C v -> Y ^ | OAI21X1 | 0.234 | 0.202 |   5.007 |   85.510 | 
     | U_4/\cnt8_reg[2]    | D ^        | DFFSR   | 0.234 | 0.001 |   5.008 |   85.511 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.079 |       |   0.033 |  -80.471 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.334 | 
     | CLK__L2_I1       | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -79.759 | 
     | CLK__L3_I2       | A ^ -> Y v | INVX8 | 0.534 | 0.464 |   1.208 |  -79.296 | 
     | CLK__L4_I9       | A v -> Y ^ | INVX8 | 0.504 | 0.422 |   1.630 |  -78.874 | 
     | U_4/\cnt8_reg[2] | CLK ^      | DFFSR | 0.551 | 0.076 |   1.706 |  -78.797 | 
     +----------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U_4/\cnt8_reg[1] /CLK 
Endpoint:   U_4/\cnt8_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RST                 (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.880
- Setup                         0.204
+ Phase Shift                  84.000
= Required Time                85.676
- Arrival Time                  5.048
= Slack Time                   80.628
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST v      |         | 0.162 |       |   1.093 |   81.722 | 
     | FE_PHC1485_RST      | A v -> Y v | BUFX4   | 0.708 | 0.640 |   1.734 |   82.362 | 
     | U_4/U7              | A v -> Y ^ | INVX8   | 0.809 | 0.684 |   2.418 |   83.046 | 
     | U_4/FE_OFC1144_n170 | A ^ -> Y v | INVX1   | 0.511 | 0.581 |   2.999 |   83.627 | 
     | U_4/FE_OFC1146_n170 | A v -> Y ^ | INVX8   | 0.576 | 0.467 |   3.466 |   84.094 | 
     | U_4/U35             | B ^ -> Y v | NAND2X1 | 0.281 | 0.265 |   3.731 |   84.359 | 
     | U_4/U34             | A v -> Y ^ | INVX1   | 0.463 | 0.395 |   4.126 |   84.754 | 
     | U_4/U31             | D ^ -> Y v | AOI22X1 | 0.366 | 0.262 |   4.388 |   85.016 | 
     | U_4/U30             | C v -> Y ^ | OAI21X1 | 0.341 | 0.299 |   4.688 |   85.316 | 
     | U_4/U27             | A ^ -> Y v | INVX1   | 0.205 | 0.207 |   4.895 |   85.523 | 
     | U_4/U26             | A v -> Y ^ | MUX2X1  | 0.202 | 0.152 |   5.048 |   85.676 | 
     | U_4/\cnt8_reg[1]    | D ^        | DFFSR   | 0.202 | 0.000 |   5.048 |   85.676 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.079 |       |   0.033 |  -80.595 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.459 | 
     | CLK__L2_I2       | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -79.748 | 
     | CLK__L3_I4       | A ^ -> Y v | INVX8 | 0.489 | 0.364 |   1.244 |  -79.384 | 
     | CLK__L4_I19      | A v -> Y ^ | INVX8 | 0.569 | 0.533 |   1.777 |  -78.851 | 
     | U_4/\cnt8_reg[1] | CLK ^      | DFFSR | 0.626 | 0.102 |   1.880 |  -78.748 | 
     +----------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U_4/\icnt8_reg[2] /CLK 
Endpoint:   U_4/\icnt8_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                  (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.840
- Setup                         0.096
+ Phase Shift                  84.000
= Required Time                85.744
- Arrival Time                  4.970
= Slack Time                   80.774
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.080
     = Beginpoint Arrival Time            1.081
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.164 |       |   1.081 |   81.854 | 
     | FE_PHC1485_RST      | A ^ -> Y ^ | BUFX4   | 0.705 | 0.587 |   1.668 |   82.442 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.814 | 0.674 |   2.342 |   83.116 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.488 | 0.571 |   2.913 |   83.687 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.575 | 0.460 |   3.373 |   84.147 | 
     | U_4/U58             | C v -> Y ^ | OAI21X1 | 0.618 | 0.649 |   4.023 |   84.797 | 
     | U_4/U57             | A ^ -> Y v | NOR2X1  | 0.275 | 0.326 |   4.349 |   85.122 | 
     | U_4/U54             | A v -> Y ^ | INVX1   | 0.242 | 0.234 |   4.583 |   85.357 | 
     | U_4/U51             | C ^ -> Y v | OAI21X1 | 0.265 | 0.112 |   4.695 |   85.468 | 
     | U_4/U50             | A v -> Y ^ | INVX1   | 0.156 | 0.157 |   4.852 |   85.625 | 
     | U_4/U49             | A ^ -> Y v | MUX2X1  | 0.171 | 0.118 |   4.970 |   85.744 | 
     | U_4/\icnt8_reg[2]   | D v        | DFFSR   | 0.171 | 0.000 |   4.970 |   85.744 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.079 |       |   0.033 |  -80.741 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.605 | 
     | CLK__L2_I2        | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -79.894 | 
     | CLK__L3_I4        | A ^ -> Y v | INVX8 | 0.489 | 0.364 |   1.244 |  -79.530 | 
     | CLK__L4_I19       | A v -> Y ^ | INVX8 | 0.569 | 0.533 |   1.777 |  -78.997 | 
     | U_4/\icnt8_reg[2] | CLK ^      | DFFSR | 0.619 | 0.063 |   1.840 |  -78.934 | 
     +-----------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U_0/U_5/MAPPING/URFC/empty_flag_r_reg/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/empty_flag_r_reg/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RENABLE                                 (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.750
- Setup                         0.106
+ Phase Shift                  84.000
= Required Time                85.644
- Arrival Time                  4.852
= Slack Time                   80.792
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                         | RENABLE v  |         | 0.120 |       |   0.000 |   80.792 | 
     | U_0/U_5/MAPPING/URFC/FE_PHC1475_RENABLE | A v -> Y v | CLKBUF3 | 0.065 | 0.499 |   0.499 |   81.290 | 
     | U_0/U_5/MAPPING/URFC/FE_PHC1483_RENABLE | A v -> Y v | CLKBUF3 | 0.080 | 0.497 |   0.995 |   81.787 | 
     | U_0/U_5/MAPPING/URFC/FE_PHC1478_RENABLE | A v -> Y v | CLKBUF3 | 0.034 | 0.465 |   1.460 |   82.252 | 
     | U_0/U_5/MAPPING/URFC/U16                | A v -> Y ^ | INVX1   | 0.134 | 0.115 |   1.574 |   82.366 | 
     | U_0/U_5/MAPPING/URFC/U15                | B ^ -> Y v | NOR2X1  | 0.447 | 0.370 |   1.945 |   82.737 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U18           | C v -> Y ^ | NAND3X1 | 0.227 | 0.232 |   2.176 |   82.968 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U17           | A ^ -> Y v | INVX1   | 0.273 | 0.265 |   2.442 |   83.234 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U13           | B v -> Y ^ | NAND2X1 | 0.254 | 0.239 |   2.681 |   83.473 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U12           | A ^ -> Y ^ | XNOR2X1 | 0.773 | 0.590 |   3.272 |   84.063 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U11           | A ^ -> Y v | XOR2X1  | 0.320 | 0.431 |   3.703 |   84.495 | 
     | U_0/U_5/MAPPING/URFC/U20                | B v -> Y ^ | XOR2X1  | 0.619 | 0.526 |   4.228 |   85.020 | 
     | U_0/U_5/MAPPING/URFC/U19                | B ^ -> Y v | XOR2X1  | 0.160 | 0.291 |   4.519 |   85.311 | 
     | U_0/U_5/MAPPING/URFC/U18                | B v -> Y ^ | NAND2X1 | 0.166 | 0.157 |   4.676 |   85.468 | 
     | U_0/U_5/MAPPING/URFC/U17                | B ^ -> Y v | NOR2X1  | 0.190 | 0.175 |   4.851 |   85.643 | 
     | U_0/U_5/MAPPING/URFC/empty_flag_r_reg   | D v        | DFFSR   | 0.190 | 0.001 |   4.852 |   85.644 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -80.759 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.623 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.048 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.534 | 0.464 |   1.208 |  -79.584 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.512 | 0.470 |   1.678 |  -79.114 | 
     | U_0/U_5/MAPPING/URFC/empty_flag_r_reg | CLK ^      | DFFSR | 0.559 | 0.072 |   1.750 |  -79.042 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U_4/\state_reg[0] /CLK 
Endpoint:   U_4/\state_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RST                  (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.695
- Setup                         0.195
+ Phase Shift                  84.000
= Required Time                85.500
- Arrival Time                  4.626
= Slack Time                   80.874
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.080
     = Beginpoint Arrival Time            1.081
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.164 |       |   1.081 |   81.955 | 
     | FE_PHC1485_RST      | A ^ -> Y ^ | BUFX4   | 0.705 | 0.587 |   1.668 |   82.542 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.814 | 0.674 |   2.342 |   83.216 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.488 | 0.571 |   2.913 |   83.787 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.575 | 0.460 |   3.373 |   84.247 | 
     | U_4/U171            | A v -> Y ^ | NAND2X1 | 0.395 | 0.494 |   3.867 |   84.742 | 
     | U_4/U19             | C ^ -> Y v | OAI21X1 | 0.245 | 0.092 |   3.960 |   84.834 | 
     | U_4/U18             | A v -> Y ^ | INVX1   | 0.359 | 0.316 |   4.275 |   85.150 | 
     | U_4/U14             | A ^ -> Y v | OAI21X1 | 0.213 | 0.129 |   4.405 |   85.279 | 
     | U_4/U13             | C v -> Y ^ | OAI21X1 | 0.264 | 0.220 |   4.625 |   85.499 | 
     | U_4/\state_reg[0]   | D ^        | DFFSR   | 0.264 | 0.001 |   4.626 |   85.500 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.079 |       |   0.033 |  -80.842 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.705 | 
     | CLK__L2_I1        | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.130 | 
     | CLK__L3_I2        | A ^ -> Y v | INVX8 | 0.534 | 0.464 |   1.208 |  -79.666 | 
     | CLK__L4_I9        | A v -> Y ^ | INVX8 | 0.504 | 0.422 |   1.630 |  -79.244 | 
     | U_4/\state_reg[0] | CLK ^      | DFFSR | 0.545 | 0.065 |   1.695 |  -79.179 | 
     +-----------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U_4/\cnt8_reg[0] /CLK 
Endpoint:   U_4/\cnt8_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                 (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.700
- Setup                         0.112
+ Phase Shift                  84.000
= Required Time                85.588
- Arrival Time                  4.690
= Slack Time                   80.898
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.080
     = Beginpoint Arrival Time            1.081
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.164 |       |   1.081 |   81.978 | 
     | FE_PHC1485_RST      | A ^ -> Y ^ | BUFX4   | 0.705 | 0.587 |   1.668 |   82.565 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.814 | 0.674 |   2.342 |   83.239 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.488 | 0.571 |   2.913 |   83.811 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.575 | 0.460 |   3.373 |   84.271 | 
     | U_4/U35             | B v -> Y ^ | NAND2X1 | 0.285 | 0.418 |   3.791 |   84.689 | 
     | U_4/U34             | A ^ -> Y v | INVX1   | 0.494 | 0.449 |   4.240 |   85.137 | 
     | U_4/U31             | D v -> Y ^ | AOI22X1 | 0.359 | 0.302 |   4.542 |   85.439 | 
     | U_4/U24             | A ^ -> Y v | MUX2X1  | 0.213 | 0.148 |   4.689 |   85.587 | 
     | U_4/\cnt8_reg[0]    | D v        | DFFSR   | 0.213 | 0.001 |   4.690 |   85.588 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.079 |       |   0.033 |  -80.865 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.729 | 
     | CLK__L2_I1       | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.154 | 
     | CLK__L3_I2       | A ^ -> Y v | INVX8 | 0.534 | 0.464 |   1.208 |  -79.690 | 
     | CLK__L4_I9       | A v -> Y ^ | INVX8 | 0.504 | 0.422 |   1.630 |  -79.268 | 
     | U_4/\cnt8_reg[0] | CLK ^      | DFFSR | 0.550 | 0.070 |   1.700 |  -79.198 | 
     +----------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U_4/\icnt8_reg[1] /CLK 
Endpoint:   U_4/\icnt8_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                  (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.843
- Setup                         0.102
+ Phase Shift                  84.000
= Required Time                85.741
- Arrival Time                  4.740
= Slack Time                   81.001
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.080
     = Beginpoint Arrival Time            1.081
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.164 |       |   1.081 |   82.082 | 
     | FE_PHC1485_RST      | A ^ -> Y ^ | BUFX4   | 0.705 | 0.587 |   1.668 |   82.669 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.814 | 0.674 |   2.342 |   83.343 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.488 | 0.571 |   2.913 |   83.914 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.575 | 0.460 |   3.373 |   84.374 | 
     | U_4/U58             | C v -> Y ^ | OAI21X1 | 0.618 | 0.649 |   4.023 |   85.024 | 
     | U_4/U57             | A ^ -> Y v | NOR2X1  | 0.275 | 0.326 |   4.349 |   85.350 | 
     | U_4/U54             | A v -> Y ^ | INVX1   | 0.242 | 0.234 |   4.583 |   85.584 | 
     | U_4/U53             | A ^ -> Y v | MUX2X1  | 0.200 | 0.157 |   4.739 |   85.741 | 
     | U_4/\icnt8_reg[1]   | D v        | DFFSR   | 0.200 | 0.001 |   4.740 |   85.741 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.079 |       |   0.033 |  -80.969 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.832 | 
     | CLK__L2_I2        | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.121 | 
     | CLK__L3_I4        | A ^ -> Y v | INVX8 | 0.489 | 0.364 |   1.244 |  -79.757 | 
     | CLK__L4_I19       | A v -> Y ^ | INVX8 | 0.569 | 0.533 |   1.777 |  -79.224 | 
     | U_4/\icnt8_reg[1] | CLK ^      | DFFSR | 0.619 | 0.066 |   1.843 |  -79.158 | 
     +-----------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/empty_flag_r_reg/CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/empty_flag_r_reg/S (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                     (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.933
- Recovery                     -0.013
+ Phase Shift                  84.000
= Required Time                85.946
- Arrival Time                  4.929
= Slack Time                   81.016
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.162 |       |   1.094 |   82.110 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.750 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.481 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.155 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.801 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.268 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.774 | 
     | U_1/U_5/MAPPING/URFC/empty_flag_r_reg | S ^        | DFFSR | 0.750 | 0.172 |   4.929 |   85.946 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -80.984 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.847 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.136 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.714 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.266 | 
     | U_1/U_5/MAPPING/URFC/empty_flag_r_reg | CLK ^      | DFFSR | 0.621 | 0.182 |   1.933 |  -79.084 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U_4/\state_reg[1] /CLK 
Endpoint:   U_4/\state_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RST                  (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.834
- Setup                         0.205
+ Phase Shift                  84.000
= Required Time                85.630
- Arrival Time                  4.606
= Slack Time                   81.024
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.080
     = Beginpoint Arrival Time            1.081
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.164 |       |   1.081 |   82.104 | 
     | FE_PHC1485_RST      | A ^ -> Y ^ | BUFX4   | 0.705 | 0.587 |   1.668 |   82.692 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.814 | 0.674 |   2.342 |   83.366 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.488 | 0.571 |   2.913 |   83.937 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.575 | 0.460 |   3.373 |   84.397 | 
     | U_4/U171            | A v -> Y ^ | NAND2X1 | 0.395 | 0.494 |   3.867 |   84.891 | 
     | U_4/U19             | C ^ -> Y v | OAI21X1 | 0.245 | 0.092 |   3.960 |   84.984 | 
     | U_4/U18             | A v -> Y ^ | INVX1   | 0.359 | 0.316 |   4.275 |   85.299 | 
     | U_4/U17             | S ^ -> Y ^ | MUX2X1  | 0.310 | 0.329 |   4.604 |   85.628 | 
     | U_4/\state_reg[1]   | D ^        | DFFSR   | 0.310 | 0.001 |   4.606 |   85.630 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.079 |       |   0.033 |  -80.991 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.855 | 
     | CLK__L2_I2        | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.144 | 
     | CLK__L3_I4        | A ^ -> Y v | INVX8 | 0.489 | 0.364 |   1.244 |  -79.780 | 
     | CLK__L4_I19       | A v -> Y ^ | INVX8 | 0.569 | 0.533 |   1.777 |  -79.247 | 
     | U_4/\state_reg[1] | CLK ^      | DFFSR | 0.618 | 0.057 |   1.834 |  -79.190 | 
     +-----------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[2] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.939
- Recovery                     -0.103
+ Phase Shift                  84.000
= Required Time                86.042
- Arrival Time                  4.946
= Slack Time                   81.096
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.162 |       |   1.094 |   82.189 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.830 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.560 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.235 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.880 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.347 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.853 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[2] | R ^        | DFFSR | 0.748 | 0.189 |   4.946 |   86.042 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -81.063 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.927 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.216 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.794 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.345 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[2] | CLK ^      | DFFSR | 0.623 | 0.188 |   1.939 |  -79.157 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[2] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.940
- Recovery                     -0.103
+ Phase Shift                  84.000
= Required Time                86.043
- Arrival Time                  4.947
= Slack Time                   81.096
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.162 |       |   1.094 |   82.190 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.830 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.561 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.235 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.881 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.348 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.854 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[2] | R ^        | DFFSR | 0.748 | 0.189 |   4.947 |   86.043 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -81.064 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.927 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.216 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.794 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.346 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[2] | CLK ^      | DFFSR | 0.623 | 0.189 |   1.940 |  -79.157 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[3] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[3] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.940
- Recovery                     -0.103
+ Phase Shift                  84.000
= Required Time                86.043
- Arrival Time                  4.946
= Slack Time                   81.097
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.162 |       |   1.094 |   82.190 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.831 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.561 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.236 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.881 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.348 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.854 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[3] | R ^        | DFFSR | 0.748 | 0.189 |   4.946 |   86.043 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -81.064 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.928 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.217 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.795 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.346 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[3] | CLK ^      | DFFSR | 0.623 | 0.189 |   1.940 |  -79.157 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[3] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[3] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.939
- Recovery                     -0.103
+ Phase Shift                  84.000
= Required Time                86.042
- Arrival Time                  4.944
= Slack Time                   81.097
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.162 |       |   1.094 |   82.191 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.831 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.562 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.236 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.882 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.349 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.854 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[3] | R ^        | DFFSR | 0.749 | 0.187 |   4.944 |   86.042 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -81.065 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.928 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.217 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.795 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.347 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[3] | CLK ^      | DFFSR | 0.623 | 0.188 |   1.939 |  -79.159 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.936
- Recovery                     -0.103
+ Phase Shift                  84.000
= Required Time                86.038
- Arrival Time                  4.938
= Slack Time                   81.100
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.162 |       |   1.094 |   82.194 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.834 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.565 | 
     | U_1/U1                                   | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.239 | 
     | U_1/FE_OFC1435_n3                        | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.885 | 
     | U_1/FE_OFC1136_n3                        | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.352 | 
     | U_1/FE_OFC1138_n3                        | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.857 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | R ^        | DFFSR | 0.750 | 0.181 |   4.938 |   86.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.079 |       |   0.033 |  -81.068 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.931 | 
     | CLK__L2_I2                               | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.220 | 
     | CLK__L3_I5                               | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.798 | 
     | CLK__L4_I21                              | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.350 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | CLK ^      | DFFSR | 0.623 | 0.185 |   1.936 |  -79.165 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.935
- Recovery                     -0.103
+ Phase Shift                  84.000
= Required Time                86.038
- Arrival Time                  4.937
= Slack Time                   81.101
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.162 |       |   1.094 |   82.195 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.835 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.565 | 
     | U_1/U1                                   | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.240 | 
     | U_1/FE_OFC1435_n3                        | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.885 | 
     | U_1/FE_OFC1136_n3                        | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.352 | 
     | U_1/FE_OFC1138_n3                        | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.858 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | R ^        | DFFSR | 0.750 | 0.180 |   4.937 |   86.038 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.079 |       |   0.033 |  -81.068 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.932 | 
     | CLK__L2_I2                               | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.221 | 
     | CLK__L3_I5                               | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.799 | 
     | CLK__L4_I21                              | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.350 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | CLK ^      | DFFSR | 0.622 | 0.185 |   1.935 |  -79.166 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] 
/CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.928
- Recovery                     -0.103
+ Phase Shift                  84.000
= Required Time                86.031
- Arrival Time                  4.926
= Slack Time                   81.104
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.162 |       |   1.094 |   82.198 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.838 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.569 | 
     | U_1/U1                                     | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.243 | 
     | U_1/FE_OFC1435_n3                          | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.889 | 
     | U_1/FE_OFC1136_n3                          | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.356 | 
     | U_1/FE_OFC1138_n3                          | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.862 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | R ^        | DFFSR | 0.751 | 0.169 |   4.926 |   86.031 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.079 |       |   0.033 |  -81.072 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.935 | 
     | CLK__L2_I2                                 | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.224 | 
     | CLK__L3_I5                                 | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.802 | 
     | CLK__L4_I21                                | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.354 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | CLK ^      | DFFSR | 0.620 | 0.178 |   1.928 |  -79.176 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] 
/CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.933
- Recovery                     -0.103
+ Phase Shift                  84.000
= Required Time                86.035
- Arrival Time                  4.930
= Slack Time                   81.105
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.162 |       |   1.094 |   82.199 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.839 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.569 | 
     | U_1/U1                                     | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.244 | 
     | U_1/FE_OFC1435_n3                          | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.889 | 
     | U_1/FE_OFC1136_n3                          | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.356 | 
     | U_1/FE_OFC1138_n3                          | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.862 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | R ^        | DFFSR | 0.750 | 0.173 |   4.930 |   86.035 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.079 |       |   0.033 |  -81.072 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.936 | 
     | CLK__L2_I2                                 | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.225 | 
     | CLK__L3_I5                                 | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.803 | 
     | CLK__L4_I21                                | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.354 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | CLK ^      | DFFSR | 0.621 | 0.182 |   1.933 |  -79.172 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] 
/CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.936
- Recovery                     -0.103
+ Phase Shift                  84.000
= Required Time                86.038
- Arrival Time                  4.928
= Slack Time                   81.110
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.162 |       |   1.094 |   82.204 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.844 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.575 | 
     | U_1/U1                                     | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.249 | 
     | U_1/FE_OFC1435_n3                          | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.895 | 
     | U_1/FE_OFC1136_n3                          | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.362 | 
     | U_1/FE_OFC1138_n3                          | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.868 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | R ^        | DFFSR | 0.751 | 0.170 |   4.928 |   86.038 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.079 |       |   0.033 |  -81.078 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.941 | 
     | CLK__L2_I2                                 | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.230 | 
     | CLK__L3_I5                                 | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.808 | 
     | CLK__L4_I21                                | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.360 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | CLK ^      | DFFSR | 0.622 | 0.185 |   1.936 |  -79.175 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] 
/CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.936
- Recovery                     -0.103
+ Phase Shift                  84.000
= Required Time                86.038
- Arrival Time                  4.928
= Slack Time                   81.110
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.162 |       |   1.094 |   82.204 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.844 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.575 | 
     | U_1/U1                                     | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.249 | 
     | U_1/FE_OFC1435_n3                          | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.895 | 
     | U_1/FE_OFC1136_n3                          | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.362 | 
     | U_1/FE_OFC1138_n3                          | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.868 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | R ^        | DFFSR | 0.751 | 0.170 |   4.928 |   86.038 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.079 |       |   0.033 |  -81.078 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.941 | 
     | CLK__L2_I2                                 | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.230 | 
     | CLK__L3_I5                                 | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.808 | 
     | CLK__L4_I21                                | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.360 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | CLK ^      | DFFSR | 0.622 | 0.185 |   1.936 |  -79.175 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.928
- Recovery                     -0.103
+ Phase Shift                  84.000
= Required Time                86.031
- Arrival Time                  4.916
= Slack Time                   81.115
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.162 |       |   1.094 |   82.209 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.849 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.580 | 
     | U_1/U1                                   | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.254 | 
     | U_1/FE_OFC1435_n3                        | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.900 | 
     | U_1/FE_OFC1136_n3                        | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.367 | 
     | U_1/FE_OFC1138_n3                        | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.872 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | R ^        | DFFSR | 0.751 | 0.159 |   4.916 |   86.031 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.079 |       |   0.033 |  -81.083 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.946 | 
     | CLK__L2_I2                               | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.235 | 
     | CLK__L3_I5                               | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.813 | 
     | CLK__L4_I21                              | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.365 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | CLK ^      | DFFSR | 0.620 | 0.178 |   1.928 |  -79.187 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /
CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.909
- Recovery                     -0.105
+ Phase Shift                  84.000
= Required Time                86.014
- Arrival Time                  4.899
= Slack Time                   81.115
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.162 |       |   1.094 |   82.209 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.849 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.580 | 
     | U_1/U1                                   | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.254 | 
     | U_1/FE_OFC1435_n3                        | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.900 | 
     | U_1/FE_OFC1136_n3                        | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.367 | 
     | U_1/FE_OFC1138_n3                        | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.872 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | R ^        | DFFSR | 0.747 | 0.141 |   4.899 |   86.014 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.079 |       |   0.033 |  -81.083 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.946 | 
     | CLK__L2_I2                               | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.235 | 
     | CLK__L3_I5                               | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.813 | 
     | CLK__L4_I21                              | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.365 | 
     | U_1/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | CLK ^      | DFFSR | 0.610 | 0.159 |   1.909 |  -79.206 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[1] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.924
- Recovery                     -0.103
+ Phase Shift                  84.000
= Required Time                86.027
- Arrival Time                  4.904
= Slack Time                   81.123
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.162 |       |   1.094 |   82.217 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.857 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.587 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.262 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.908 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.374 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.880 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[1] | R ^        | DFFSR | 0.749 | 0.147 |   4.904 |   86.027 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -81.091 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.954 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.243 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.821 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.373 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[1] | CLK ^      | DFFSR | 0.618 | 0.173 |   1.924 |  -79.199 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\raddr_reg[1] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\raddr_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.928
- Recovery                     -0.103
+ Phase Shift                  84.000
= Required Time                86.031
- Arrival Time                  4.906
= Slack Time                   81.125
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.162 |       |   1.094 |   82.218 | 
     | FE_PHC1485_RST                     | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.859 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.589 | 
     | U_1/U1                             | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.264 | 
     | U_1/FE_OFC1435_n3                  | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.909 | 
     | U_1/FE_OFC1136_n3                  | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.376 | 
     | U_1/FE_OFC1138_n3                  | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.882 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[1] | R ^        | DFFSR | 0.749 | 0.149 |   4.906 |   86.031 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.079 |       |   0.033 |  -81.092 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.956 | 
     | CLK__L2_I2                         | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.245 | 
     | CLK__L3_I5                         | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.823 | 
     | CLK__L4_I21                        | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.374 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[1] | CLK ^      | DFFSR | 0.620 | 0.177 |   1.928 |  -79.197 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\raddr_reg[2] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\raddr_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.931
- Recovery                     -0.103
+ Phase Shift                  84.000
= Required Time                86.034
- Arrival Time                  4.907
= Slack Time                   81.127
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.162 |       |   1.094 |   82.221 | 
     | FE_PHC1485_RST                     | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.861 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.592 | 
     | U_1/U1                             | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.266 | 
     | U_1/FE_OFC1435_n3                  | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.912 | 
     | U_1/FE_OFC1136_n3                  | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.379 | 
     | U_1/FE_OFC1138_n3                  | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.884 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[2] | R ^        | DFFSR | 0.749 | 0.150 |   4.907 |   86.034 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.079 |       |   0.033 |  -81.095 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.958 | 
     | CLK__L2_I2                         | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.247 | 
     | CLK__L3_I5                         | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.825 | 
     | CLK__L4_I21                        | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.377 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[2] | CLK ^      | DFFSR | 0.621 | 0.180 |   1.931 |  -79.196 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.896
- Recovery                     -0.132
+ Phase Shift                  84.000
= Required Time                86.027
- Arrival Time                  4.888
= Slack Time                   81.139
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.162 |       |   1.094 |   82.233 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.873 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.604 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.278 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.924 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.391 | 
     | U_1/FE_OFC1139_n3                     | A v -> Y ^ | INVX4 | 0.640 | 0.598 |   4.850 |   85.989 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[0] | R ^        | DFFSR | 0.656 | 0.038 |   4.888 |   86.027 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -81.107 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.970 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.259 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.838 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.389 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r2_reg[0] | CLK ^      | DFFSR | 0.600 | 0.145 |   1.896 |  -79.244 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[1] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.922
- Recovery                     -0.106
+ Phase Shift                  84.000
= Required Time                86.027
- Arrival Time                  4.883
= Slack Time                   81.145
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.162 |       |   1.094 |   82.238 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.879 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.609 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.284 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.929 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.396 | 
     | U_1/FE_OFC1138_n3                     | A v -> Y ^ | INVX8 | 0.635 | 0.506 |   4.757 |   85.902 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[1] | R ^        | DFFSR | 0.742 | 0.126 |   4.883 |   86.027 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -81.112 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.976 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.265 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.843 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.394 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[1] | CLK ^      | DFFSR | 0.617 | 0.171 |   1.922 |  -79.223 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\raddr_reg[0] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\raddr_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.906
- Recovery                     -0.132
+ Phase Shift                  84.000
= Required Time                86.038
- Arrival Time                  4.884
= Slack Time                   81.153
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.162 |       |   1.094 |   82.247 | 
     | FE_PHC1485_RST                     | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.887 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.618 | 
     | U_1/U1                             | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.292 | 
     | U_1/FE_OFC1435_n3                  | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.938 | 
     | U_1/FE_OFC1136_n3                  | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.404 | 
     | U_1/FE_OFC1139_n3                  | A v -> Y ^ | INVX4 | 0.640 | 0.598 |   4.850 |   86.003 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[0] | R ^        | DFFSR | 0.655 | 0.035 |   4.884 |   86.038 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.079 |       |   0.033 |  -81.121 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.984 | 
     | CLK__L2_I2                         | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.273 | 
     | CLK__L3_I5                         | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.851 | 
     | CLK__L4_I21                        | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.403 | 
     | U_1/U_5/MAPPING/URFC/\raddr_reg[0] | CLK ^      | DFFSR | 0.608 | 0.155 |   1.906 |  -79.247 | 
     +----------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[0] /CLK 
Endpoint:   U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.888
- Recovery                     -0.134
+ Phase Shift                  84.000
= Required Time                86.022
- Arrival Time                  4.859
= Slack Time                   81.163
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.162 |       |   1.094 |   82.257 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   82.897 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.628 | 
     | U_1/U1                                | A v -> Y ^ | INVX8 | 0.725 | 0.675 |   3.139 |   84.302 | 
     | U_1/FE_OFC1435_n3                     | A ^ -> Y ^ | BUFX4 | 0.548 | 0.645 |   3.784 |   84.948 | 
     | U_1/FE_OFC1136_n3                     | A ^ -> Y v | INVX4 | 0.551 | 0.467 |   4.251 |   85.415 | 
     | U_1/FE_OFC1139_n3                     | A v -> Y ^ | INVX4 | 0.640 | 0.598 |   4.850 |   86.013 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[0] | R ^        | DFFSR | 0.646 | 0.009 |   4.859 |   86.022 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -81.131 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -80.994 | 
     | CLK__L2_I2                            | A v -> Y ^ | INVX8 | 0.396 | 0.711 |   0.880 |  -80.283 | 
     | CLK__L3_I5                            | A ^ -> Y v | INVX8 | 0.522 | 0.422 |   1.302 |  -79.861 | 
     | CLK__L4_I21                           | A v -> Y ^ | INVX8 | 0.412 | 0.449 |   1.751 |  -79.413 | 
     | U_1/U_5/MAPPING/URFC/\rwptr_r1_reg[0] | CLK ^      | DFFSR | 0.599 | 0.137 |   1.888 |  -79.275 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U_4/\icnt8_reg[0] /CLK 
Endpoint:   U_4/\icnt8_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                  (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.702
- Setup                         0.130
+ Phase Shift                  84.000
= Required Time                85.572
- Arrival Time                  4.349
= Slack Time                   81.223
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.080
     = Beginpoint Arrival Time            1.081
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |         |       |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+-------+---------+----------| 
     |                     | RST ^      |         | 0.164 |       |   1.081 |   82.304 | 
     | FE_PHC1485_RST      | A ^ -> Y ^ | BUFX4   | 0.705 | 0.587 |   1.668 |   82.891 | 
     | U_4/U7              | A ^ -> Y v | INVX8   | 0.814 | 0.674 |   2.342 |   83.565 | 
     | U_4/FE_OFC1144_n170 | A v -> Y ^ | INVX1   | 0.488 | 0.571 |   2.913 |   84.136 | 
     | U_4/FE_OFC1146_n170 | A ^ -> Y v | INVX8   | 0.575 | 0.460 |   3.373 |   84.597 | 
     | U_4/U58             | C v -> Y ^ | OAI21X1 | 0.618 | 0.649 |   4.023 |   85.246 | 
     | U_4/U57             | A ^ -> Y v | NOR2X1  | 0.275 | 0.326 |   4.349 |   85.572 | 
     | U_4/\icnt8_reg[0]   | D v        | DFFSR   | 0.275 | 0.000 |   4.349 |   85.572 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                   |            |       |       |       |  Time   |   Time   | 
     |-------------------+------------+-------+-------+-------+---------+----------| 
     |                   | CLK ^      |       | 0.079 |       |   0.033 |  -81.191 | 
     | CLK__L1_I0        | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.054 | 
     | CLK__L2_I1        | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.479 | 
     | CLK__L3_I2        | A ^ -> Y v | INVX8 | 0.534 | 0.464 |   1.208 |  -80.016 | 
     | CLK__L4_I9        | A v -> Y ^ | INVX8 | 0.504 | 0.422 |   1.630 |  -79.594 | 
     | U_4/\icnt8_reg[0] | CLK ^      | DFFSR | 0.545 | 0.072 |   1.702 |  -79.521 | 
     +-----------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U_0/U_5/MAPPING/URFC/\raddr_reg[2] /CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/\raddr_reg[2] /D (^) checked with  leading 
edge of 'CLK'
Beginpoint: RENABLE                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.756
- Setup                         0.214
+ Phase Shift                  84.000
= Required Time                85.542
- Arrival Time                  4.236
= Slack Time                   81.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                         | RENABLE v  |         | 0.120 |       |   0.000 |   81.306 | 
     | U_0/U_5/MAPPING/URFC/FE_PHC1475_RENABLE | A v -> Y v | CLKBUF3 | 0.065 | 0.499 |   0.499 |   81.804 | 
     | U_0/U_5/MAPPING/URFC/FE_PHC1483_RENABLE | A v -> Y v | CLKBUF3 | 0.080 | 0.497 |   0.995 |   82.301 | 
     | U_0/U_5/MAPPING/URFC/FE_PHC1478_RENABLE | A v -> Y v | CLKBUF3 | 0.034 | 0.465 |   1.460 |   82.765 | 
     | U_0/U_5/MAPPING/URFC/U16                | A v -> Y ^ | INVX1   | 0.134 | 0.115 |   1.574 |   82.880 | 
     | U_0/U_5/MAPPING/URFC/U15                | B ^ -> Y v | NOR2X1  | 0.447 | 0.370 |   1.945 |   83.250 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U18           | C v -> Y ^ | NAND3X1 | 0.227 | 0.232 |   2.176 |   83.482 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U17           | A ^ -> Y v | INVX1   | 0.273 | 0.265 |   2.442 |   83.747 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U13           | B v -> Y ^ | NAND2X1 | 0.254 | 0.239 |   2.681 |   83.987 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U12           | A ^ -> Y ^ | XNOR2X1 | 0.773 | 0.590 |   3.272 |   84.577 | 
     | U_0/U_5/MAPPING/URFC/RPU1/U11           | A ^ -> Y v | XOR2X1  | 0.320 | 0.431 |   3.703 |   85.008 | 
     | U_0/U_5/MAPPING/URFC/U20                | B v -> Y ^ | XOR2X1  | 0.619 | 0.526 |   4.229 |   85.534 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[2]      | D ^        | DFFSR   | 0.619 | 0.008 |   4.236 |   85.542 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.079 |       |   0.033 |  -81.273 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.137 | 
     | CLK__L2_I1                         | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.562 | 
     | CLK__L3_I3                         | A ^ -> Y v | INVX8 | 0.571 | 0.454 |   1.198 |  -80.108 | 
     | CLK__L4_I12                        | A v -> Y ^ | INVX8 | 0.446 | 0.511 |   1.709 |  -79.597 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[2] | CLK ^      | DFFSR | 0.486 | 0.047 |   1.756 |  -79.550 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U_0/U_1/cD_ENABLE_reg/CLK 
Endpoint:   U_0/U_1/cD_ENABLE_reg/D (v) checked with  leading edge of 'CLK'
Beginpoint: RST                     (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.729
- Setup                         0.785
+ Phase Shift                  84.000
= Required Time                84.944
- Arrival Time                  3.550
= Slack Time                   81.393
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | RST v      |          | 0.162 |       |   1.093 |   82.487 | 
     | FE_PHC1485_RST        | A v -> Y v | BUFX4    | 0.708 | 0.640 |   1.734 |   83.127 | 
     | FE_OFC1433_RST        | A v -> Y v | BUFX4    | 0.573 | 0.730 |   2.464 |   83.858 | 
     | U_0/U1                | A v -> Y ^ | INVX4    | 0.751 | 0.586 |   3.050 |   84.443 | 
     | U_0/U_1/U338          | S ^ -> Y v | MUX2X1   | 0.210 | 0.500 |   3.550 |   84.943 | 
     | U_0/U_1/cD_ENABLE_reg | D v        | DFFPOSX1 | 0.210 | 0.000 |   3.550 |   84.944 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |          |       |       |  Time   |   Time   | 
     |-----------------------+------------+----------+-------+-------+---------+----------| 
     |                       | CLK ^      |          | 0.079 |       |   0.033 |  -81.361 | 
     | CLK__L1_I0            | A ^ -> Y v | INVX8    | 0.252 | 0.136 |   0.169 |  -81.224 | 
     | CLK__L2_I2            | A v -> Y ^ | INVX8    | 0.396 | 0.711 |   0.880 |  -80.513 | 
     | CLK__L3_I5            | A ^ -> Y v | INVX8    | 0.522 | 0.422 |   1.302 |  -80.091 | 
     | CLK__L4_I24           | A v -> Y ^ | INVX8    | 0.428 | 0.415 |   1.717 |  -79.676 | 
     | U_0/U_1/cD_ENABLE_reg | CLK ^      | DFFPOSX1 | 0.439 | 0.012 |   1.729 |  -79.664 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/empty_flag_r_reg/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/empty_flag_r_reg/S (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                     (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.750
- Recovery                     -0.037
+ Phase Shift                  84.000
= Required Time                85.787
- Arrival Time                  4.369
= Slack Time                   81.418
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.162 |       |   1.094 |   82.512 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.152 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.883 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.468 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.662 |   85.080 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.637 | 
     | U_0/U_5/MAPPING/URFC/empty_flag_r_reg | S ^        | DFFSR | 0.642 | 0.150 |   4.369 |   85.787 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -81.386 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.249 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.674 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.534 | 0.464 |   1.208 |  -80.211 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.512 | 0.470 |   1.678 |  -79.740 | 
     | U_0/U_5/MAPPING/URFC/empty_flag_r_reg | CLK ^      | DFFSR | 0.559 | 0.072 |   1.750 |  -79.668 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/WPU1/\gray_r_reg[3] /
CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/WPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.549
- Recovery                     -0.149
+ Phase Shift                  84.000
= Required Time                85.698
- Arrival Time                  4.267
= Slack Time                   81.431
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.162 |       |   1.093 |   82.525 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.165 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.895 | 
     | U_0/U1                                   | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.481 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1            | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.661 |   85.093 | 
     | U_0/U_5/MAPPING/FE_OFC1132_n1            | A v -> Y ^ | INVX8 | 0.548 | 0.573 |   4.234 |   85.665 | 
     | U_0/U_5/MAPPING/UWFC/WPU1/\gray_r_reg[3] | R ^        | DFFSR | 0.588 | 0.032 |   4.267 |   85.698 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.079 |       |   0.033 |  -81.399 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.262 | 
     | CLK__L2_I1                               | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.687 | 
     | CLK__L3_I0                               | A ^ -> Y v | INVX8 | 0.404 | 0.328 |   1.072 |  -80.359 | 
     | CLK__L4_I3                               | A v -> Y ^ | INVX8 | 0.498 | 0.447 |   1.518 |  -79.913 | 
     | U_0/U_5/MAPPING/UWFC/WPU1/\gray_r_reg[3] | CLK ^      | DFFSR | 0.517 | 0.030 |   1.549 |  -79.882 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/\raddr_reg[1] /CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/\raddr_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.723
- Recovery                     -0.139
+ Phase Shift                  84.000
= Required Time                85.862
- Arrival Time                  4.387
= Slack Time                   81.475
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.162 |       |   1.094 |   82.568 | 
     | FE_PHC1485_RST                     | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.209 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.939 | 
     | U_0/U1                             | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.525 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1      | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.662 |   85.136 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1      | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.694 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[1] | R ^        | DFFSR | 0.637 | 0.168 |   4.387 |   85.862 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.079 |       |   0.033 |  -81.442 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.306 | 
     | CLK__L2_I1                         | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.731 | 
     | CLK__L3_I3                         | A ^ -> Y v | INVX8 | 0.571 | 0.454 |   1.198 |  -80.277 | 
     | CLK__L4_I13                        | A v -> Y ^ | INVX8 | 0.405 | 0.491 |   1.689 |  -79.786 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[1] | CLK ^      | DFFSR | 0.438 | 0.034 |   1.723 |  -79.752 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/\raddr_reg[0] /CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/\raddr_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.723
- Recovery                     -0.139
+ Phase Shift                  84.000
= Required Time                85.862
- Arrival Time                  4.387
= Slack Time                   81.476
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.162 |       |   1.093 |   82.569 | 
     | FE_PHC1485_RST                     | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.210 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.940 | 
     | U_0/U1                             | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.526 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1      | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.661 |   85.137 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1      | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.695 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[0] | R ^        | DFFSR | 0.637 | 0.168 |   4.387 |   85.862 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.079 |       |   0.033 |  -81.443 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.307 | 
     | CLK__L2_I1                         | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.732 | 
     | CLK__L3_I3                         | A ^ -> Y v | INVX8 | 0.571 | 0.454 |   1.198 |  -80.278 | 
     | CLK__L4_I13                        | A v -> Y ^ | INVX8 | 0.405 | 0.491 |   1.689 |  -79.787 | 
     | U_0/U_5/MAPPING/URFC/\raddr_reg[0] | CLK ^      | DFFSR | 0.438 | 0.035 |   1.723 |  -79.752 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /
CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.724
- Recovery                     -0.139
+ Phase Shift                  84.000
= Required Time                85.863
- Arrival Time                  4.386
= Slack Time                   81.477
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.162 |       |   1.094 |   82.571 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.211 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.941 | 
     | U_0/U1                                   | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.527 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1            | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.662 |   85.139 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1            | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.696 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | R ^        | DFFSR | 0.637 | 0.167 |   4.386 |   85.863 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.079 |       |   0.033 |  -81.445 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.308 | 
     | CLK__L2_I1                               | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.733 | 
     | CLK__L3_I3                               | A ^ -> Y v | INVX8 | 0.571 | 0.454 |   1.198 |  -80.279 | 
     | CLK__L4_I13                              | A v -> Y ^ | INVX8 | 0.405 | 0.491 |   1.689 |  -79.788 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | CLK ^      | DFFSR | 0.438 | 0.036 |   1.725 |  -79.753 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /
CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.725
- Recovery                     -0.139
+ Phase Shift                  84.000
= Required Time                85.863
- Arrival Time                  4.386
= Slack Time                   81.477
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.162 |       |   1.094 |   82.571 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.211 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.942 | 
     | U_0/U1                                   | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.527 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1            | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.662 |   85.139 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1            | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.696 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | R ^        | DFFSR | 0.637 | 0.167 |   4.386 |   85.863 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.079 |       |   0.033 |  -81.445 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.308 | 
     | CLK__L2_I1                               | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.733 | 
     | CLK__L3_I3                               | A ^ -> Y v | INVX8 | 0.571 | 0.454 |   1.198 |  -80.280 | 
     | CLK__L4_I13                              | A v -> Y ^ | INVX8 | 0.405 | 0.491 |   1.689 |  -79.789 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | CLK ^      | DFFSR | 0.438 | 0.036 |   1.725 |  -79.753 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[0] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.725
- Recovery                     -0.139
+ Phase Shift                  84.000
= Required Time                85.864
- Arrival Time                  4.385
= Slack Time                   81.479
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.162 |       |   1.094 |   82.572 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.213 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.943 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.529 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.662 |   85.140 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.698 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[0] | R ^        | DFFSR | 0.637 | 0.166 |   4.385 |   85.864 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -81.446 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.310 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.735 | 
     | CLK__L3_I3                            | A ^ -> Y v | INVX8 | 0.571 | 0.454 |   1.198 |  -80.281 | 
     | CLK__L4_I13                           | A v -> Y ^ | INVX8 | 0.405 | 0.491 |   1.689 |  -79.790 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r2_reg[0] | CLK ^      | DFFSR | 0.438 | 0.036 |   1.725 |  -79.754 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[0] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.725
- Recovery                     -0.139
+ Phase Shift                  84.000
= Required Time                85.864
- Arrival Time                  4.384
= Slack Time                   81.479
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.162 |       |   1.094 |   82.573 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.213 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.944 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.529 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.662 |   85.141 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.699 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[0] | R ^        | DFFSR | 0.638 | 0.165 |   4.384 |   85.864 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -81.447 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.311 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.736 | 
     | CLK__L3_I3                            | A ^ -> Y v | INVX8 | 0.571 | 0.454 |   1.198 |  -80.282 | 
     | CLK__L4_I13                           | A v -> Y ^ | INVX8 | 0.405 | 0.491 |   1.689 |  -79.791 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[0] | CLK ^      | DFFSR | 0.438 | 0.036 |   1.725 |  -79.755 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] 
/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.717
- Recovery                     -0.136
+ Phase Shift                  84.000
= Required Time                85.853
- Arrival Time                  4.365
= Slack Time                   81.488
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.162 |       |   1.094 |   82.582 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.222 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.953 | 
     | U_0/U1                                     | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.538 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1              | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.662 |   85.150 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1              | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.707 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | R ^        | DFFSR | 0.643 | 0.145 |   4.365 |   85.853 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.079 |       |   0.033 |  -81.456 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.319 | 
     | CLK__L2_I1                                 | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.744 | 
     | CLK__L3_I2                                 | A ^ -> Y v | INVX8 | 0.534 | 0.464 |   1.208 |  -80.281 | 
     | CLK__L4_I11                                | A v -> Y ^ | INVX8 | 0.512 | 0.470 |   1.678 |  -79.810 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | CLK ^      | DFFSR | 0.545 | 0.038 |   1.717 |  -79.771 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[0] /CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.747
- Recovery                     -0.137
+ Phase Shift                  84.000
= Required Time                85.884
- Arrival Time                  4.383
= Slack Time                   81.501
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.162 |       |   1.093 |   82.595 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.235 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.966 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.551 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.661 |   85.163 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.720 | 
     | U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[0] | R ^        | DFFSR | 0.638 | 0.164 |   4.383 |   85.884 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -81.469 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.332 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.758 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.534 | 0.464 |   1.208 |  -80.294 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.512 | 0.470 |   1.678 |  -79.823 | 
     | U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[0] | CLK ^      | DFFSR | 0.559 | 0.069 |   1.747 |  -79.754 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/\rwptr_r2_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.748
- Recovery                     -0.137
+ Phase Shift                  84.000
= Required Time                85.885
- Arrival Time                  4.380
= Slack Time                   81.505
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.162 |       |   1.094 |   82.599 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.239 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.970 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.555 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.662 |   85.167 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.724 | 
     | U_0/U_5/MAPPING/URFC/\rwptr_r2_reg[0] | R ^        | DFFSR | 0.639 | 0.161 |   4.380 |   85.885 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -81.473 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.336 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.762 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.534 | 0.464 |   1.208 |  -80.298 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.512 | 0.470 |   1.678 |  -79.827 | 
     | U_0/U_5/MAPPING/URFC/\rwptr_r2_reg[0] | CLK ^      | DFFSR | 0.559 | 0.070 |   1.748 |  -79.757 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] 
/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.712
- Recovery                     -0.135
+ Phase Shift                  84.000
= Required Time                85.847
- Arrival Time                  4.340
= Slack Time                   81.508
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.162 |       |   1.094 |   82.601 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.242 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.972 | 
     | U_0/U1                                     | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.558 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1              | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.662 |   85.169 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1              | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.727 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | R ^        | DFFSR | 0.647 | 0.121 |   4.340 |   85.847 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.079 |       |   0.033 |  -81.475 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.339 | 
     | CLK__L2_I1                                 | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.764 | 
     | CLK__L3_I2                                 | A ^ -> Y v | INVX8 | 0.534 | 0.464 |   1.208 |  -80.300 | 
     | CLK__L4_I11                                | A v -> Y ^ | INVX8 | 0.512 | 0.470 |   1.678 |  -79.829 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | CLK ^      | DFFSR | 0.545 | 0.034 |   1.712 |  -79.796 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] 
/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.750
- Recovery                     -0.136
+ Phase Shift                  84.000
= Required Time                85.886
- Arrival Time                  4.365
= Slack Time                   81.521
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.162 |       |   1.093 |   82.614 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.255 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.985 | 
     | U_0/U1                                     | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.571 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1              | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.661 |   85.182 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1              | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.740 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | R ^        | DFFSR | 0.643 | 0.146 |   4.365 |   85.886 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.079 |       |   0.033 |  -81.488 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.352 | 
     | CLK__L2_I1                                 | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.777 | 
     | CLK__L3_I2                                 | A ^ -> Y v | INVX8 | 0.534 | 0.464 |   1.208 |  -80.313 | 
     | CLK__L4_I11                                | A v -> Y ^ | INVX8 | 0.512 | 0.470 |   1.678 |  -79.843 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | CLK ^      | DFFSR | 0.559 | 0.072 |   1.750 |  -79.771 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] 
/CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                           (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.711
- Recovery                     -0.135
+ Phase Shift                  84.000
= Required Time                85.847
- Arrival Time                  4.318
= Slack Time                   81.529
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | RST v      |       | 0.162 |       |   1.094 |   82.623 | 
     | FE_PHC1485_RST                             | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.263 | 
     | FE_OFC1433_RST                             | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   83.993 | 
     | U_0/U1                                     | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.579 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1              | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.662 |   85.191 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1              | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.748 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | R ^        | DFFSR | 0.646 | 0.099 |   4.318 |   85.847 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                            | CLK ^      |       | 0.079 |       |   0.033 |  -81.497 | 
     | CLK__L1_I0                                 | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.360 | 
     | CLK__L2_I1                                 | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.785 | 
     | CLK__L3_I2                                 | A ^ -> Y v | INVX8 | 0.534 | 0.464 |   1.208 |  -80.321 | 
     | CLK__L4_I11                                | A v -> Y ^ | INVX8 | 0.512 | 0.470 |   1.678 |  -79.851 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | CLK ^      | DFFSR | 0.544 | 0.033 |   1.711 |  -79.818 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /
CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.711
- Recovery                     -0.136
+ Phase Shift                  84.000
= Required Time                85.847
- Arrival Time                  4.308
= Slack Time                   81.539
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.162 |       |   1.094 |   82.632 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.273 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   84.003 | 
     | U_0/U1                                   | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.589 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1            | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.662 |   85.200 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1            | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.758 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | R ^        | DFFSR | 0.643 | 0.089 |   4.308 |   85.847 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.079 |       |   0.033 |  -81.506 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.370 | 
     | CLK__L2_I1                               | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.795 | 
     | CLK__L3_I2                               | A ^ -> Y v | INVX8 | 0.534 | 0.464 |   1.208 |  -80.331 | 
     | CLK__L4_I11                              | A v -> Y ^ | INVX8 | 0.512 | 0.470 |   1.678 |  -79.861 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | CLK ^      | DFFSR | 0.544 | 0.033 |   1.711 |  -79.828 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[3] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[3] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.711
- Recovery                     -0.136
+ Phase Shift                  84.000
= Required Time                85.848
- Arrival Time                  4.304
= Slack Time                   81.544
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | RST v      |       | 0.162 |       |   1.094 |   82.638 | 
     | FE_PHC1485_RST                        | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.278 | 
     | FE_OFC1433_RST                        | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   84.008 | 
     | U_0/U1                                | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.594 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1         | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.662 |   85.206 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1         | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.763 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[3] | R ^        | DFFSR | 0.642 | 0.085 |   4.304 |   85.848 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.079 |       |   0.033 |  -81.511 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.375 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.800 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.534 | 0.464 |   1.208 |  -80.336 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.512 | 0.470 |   1.678 |  -79.866 | 
     | U_0/U_5/MAPPING/UWFC/\wrptr_r1_reg[3] | CLK ^      | DFFSR | 0.544 | 0.033 |   1.711 |  -79.833 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\waddr_reg[1] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\waddr_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.746
- Recovery                     -0.144
+ Phase Shift                  84.000
= Required Time                85.889
- Arrival Time                  4.335
= Slack Time                   81.555
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.162 |       |   1.093 |   82.648 | 
     | FE_PHC1485_RST                     | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.289 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   84.019 | 
     | U_0/U1                             | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.605 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1      | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.661 |   85.216 | 
     | U_0/U_5/MAPPING/FE_OFC1132_n1      | A v -> Y ^ | INVX8 | 0.548 | 0.573 |   4.234 |   85.789 | 
     | U_0/U_5/MAPPING/UWFC/\waddr_reg[1] | R ^        | DFFSR | 0.609 | 0.101 |   4.335 |   85.889 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.079 |       |   0.033 |  -81.522 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.386 | 
     | CLK__L2_I1                         | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.811 | 
     | CLK__L3_I3                         | A ^ -> Y v | INVX8 | 0.571 | 0.454 |   1.198 |  -80.357 | 
     | CLK__L4_I12                        | A v -> Y ^ | INVX8 | 0.446 | 0.511 |   1.709 |  -79.846 | 
     | U_0/U_5/MAPPING/UWFC/\waddr_reg[1] | CLK ^      | DFFSR | 0.483 | 0.037 |   1.746 |  -79.809 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin U_0/U_5/MAPPING/UWFC/\waddr_reg[2] /CLK 
Endpoint:   U_0/U_5/MAPPING/UWFC/\waddr_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                   (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.749
- Recovery                     -0.144
+ Phase Shift                  84.000
= Required Time                85.893
- Arrival Time                  4.335
= Slack Time                   81.558
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | RST v      |       | 0.162 |       |   1.093 |   82.652 | 
     | FE_PHC1485_RST                     | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.292 | 
     | FE_OFC1433_RST                     | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   84.023 | 
     | U_0/U1                             | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.608 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1      | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.661 |   85.220 | 
     | U_0/U_5/MAPPING/FE_OFC1132_n1      | A v -> Y ^ | INVX8 | 0.548 | 0.573 |   4.234 |   85.792 | 
     | U_0/U_5/MAPPING/UWFC/\waddr_reg[2] | R ^        | DFFSR | 0.609 | 0.101 |   4.335 |   85.893 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | CLK ^      |       | 0.079 |       |   0.033 |  -81.526 | 
     | CLK__L1_I0                         | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.389 | 
     | CLK__L2_I1                         | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.815 | 
     | CLK__L3_I3                         | A ^ -> Y v | INVX8 | 0.571 | 0.454 |   1.198 |  -80.361 | 
     | CLK__L4_I12                        | A v -> Y ^ | INVX8 | 0.446 | 0.511 |   1.709 |  -79.849 | 
     | U_0/U_5/MAPPING/UWFC/\waddr_reg[2] | CLK ^      | DFFSR | 0.484 | 0.040 |   1.749 |  -79.809 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /
CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /R (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (v) triggered by  
leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.714
- Recovery                     -0.137
+ Phase Shift                  84.000
= Required Time                85.851
- Arrival Time                  4.289
= Slack Time                   81.562
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time            1.094
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | RST v      |       | 0.162 |       |   1.093 |   82.656 | 
     | FE_PHC1485_RST                           | A v -> Y v | BUFX4 | 0.708 | 0.640 |   1.734 |   83.296 | 
     | FE_OFC1433_RST                           | A v -> Y v | BUFX4 | 0.573 | 0.730 |   2.464 |   84.026 | 
     | U_0/U1                                   | A v -> Y ^ | INVX4 | 0.751 | 0.586 |   3.050 |   84.612 | 
     | U_0/U_5/MAPPING/FE_OFC1130_n1            | A ^ -> Y v | INVX4 | 0.590 | 0.612 |   3.661 |   85.224 | 
     | U_0/U_5/MAPPING/FE_OFC1131_n1            | A v -> Y ^ | INVX8 | 0.566 | 0.558 |   4.219 |   85.781 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | R ^        | DFFSR | 0.639 | 0.069 |   4.289 |   85.851 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^      |       | 0.079 |       |   0.033 |  -81.529 | 
     | CLK__L1_I0                               | A ^ -> Y v | INVX8 | 0.252 | 0.136 |   0.169 |  -81.393 | 
     | CLK__L2_I1                               | A v -> Y ^ | INVX8 | 0.457 | 0.575 |   0.744 |  -80.818 | 
     | CLK__L3_I2                               | A ^ -> Y v | INVX8 | 0.534 | 0.464 |   1.208 |  -80.354 | 
     | CLK__L4_I11                              | A v -> Y ^ | INVX8 | 0.512 | 0.470 |   1.678 |  -79.884 | 
     | U_0/U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | CLK ^      | DFFSR | 0.546 | 0.035 |   1.714 |  -79.848 | 
     +----------------------------------------------------------------------------------------------------+ 

