// Seed: 1399587239
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    output supply0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input wor id_6,
    output wor id_7,
    input supply0 id_8,
    output supply1 id_9,
    input supply0 id_10
);
  wire id_12;
  assign id_12 = id_12;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply1 id_1
);
  tri id_3;
  assign id_0 = id_1;
  module_0(
      id_3, id_3, id_0, id_0, id_3, id_0, id_3, id_3, id_3, id_3, id_1
  );
  assign id_0 = id_3;
endmodule
