;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; up
up__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
up__0__MASK EQU 0x02
up__0__PC EQU CYREG_PRT3_PC1
up__0__PORT EQU 3
up__0__SHIFT EQU 1
up__AG EQU CYREG_PRT3_AG
up__AMUX EQU CYREG_PRT3_AMUX
up__BIE EQU CYREG_PRT3_BIE
up__BIT_MASK EQU CYREG_PRT3_BIT_MASK
up__BYP EQU CYREG_PRT3_BYP
up__CTL EQU CYREG_PRT3_CTL
up__DM0 EQU CYREG_PRT3_DM0
up__DM1 EQU CYREG_PRT3_DM1
up__DM2 EQU CYREG_PRT3_DM2
up__DR EQU CYREG_PRT3_DR
up__INP_DIS EQU CYREG_PRT3_INP_DIS
up__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
up__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
up__LCD_EN EQU CYREG_PRT3_LCD_EN
up__MASK EQU 0x02
up__PORT EQU 3
up__PRT EQU CYREG_PRT3_PRT
up__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
up__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
up__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
up__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
up__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
up__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
up__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
up__PS EQU CYREG_PRT3_PS
up__SHIFT EQU 1
up__SLW EQU CYREG_PRT3_SLW

; USB
USB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_arb_int__INTC_MASK EQU 0x400000
USB_arb_int__INTC_NUMBER EQU 22
USB_arb_int__INTC_PRIOR_NUM EQU 3
USB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_bus_reset__INTC_MASK EQU 0x800000
USB_bus_reset__INTC_NUMBER EQU 23
USB_bus_reset__INTC_PRIOR_NUM EQU 3
USB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USB_Dm__0__MASK EQU 0x80
USB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_Dm__0__PORT EQU 15
USB_Dm__0__SHIFT EQU 7
USB_Dm__AG EQU CYREG_PRT15_AG
USB_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_Dm__BIE EQU CYREG_PRT15_BIE
USB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dm__BYP EQU CYREG_PRT15_BYP
USB_Dm__CTL EQU CYREG_PRT15_CTL
USB_Dm__DM0 EQU CYREG_PRT15_DM0
USB_Dm__DM1 EQU CYREG_PRT15_DM1
USB_Dm__DM2 EQU CYREG_PRT15_DM2
USB_Dm__DR EQU CYREG_PRT15_DR
USB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dm__MASK EQU 0x80
USB_Dm__PORT EQU 15
USB_Dm__PRT EQU CYREG_PRT15_PRT
USB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dm__PS EQU CYREG_PRT15_PS
USB_Dm__SHIFT EQU 7
USB_Dm__SLW EQU CYREG_PRT15_SLW
USB_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USB_Dp__0__MASK EQU 0x40
USB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_Dp__0__PORT EQU 15
USB_Dp__0__SHIFT EQU 6
USB_Dp__AG EQU CYREG_PRT15_AG
USB_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_Dp__BIE EQU CYREG_PRT15_BIE
USB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dp__BYP EQU CYREG_PRT15_BYP
USB_Dp__CTL EQU CYREG_PRT15_CTL
USB_Dp__DM0 EQU CYREG_PRT15_DM0
USB_Dp__DM1 EQU CYREG_PRT15_DM1
USB_Dp__DM2 EQU CYREG_PRT15_DM2
USB_Dp__DR EQU CYREG_PRT15_DR
USB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dp__MASK EQU 0x40
USB_Dp__PORT EQU 15
USB_Dp__PRT EQU CYREG_PRT15_PRT
USB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dp__PS EQU CYREG_PRT15_PS
USB_Dp__SHIFT EQU 6
USB_Dp__SLW EQU CYREG_PRT15_SLW
USB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_dp_int__INTC_MASK EQU 0x1000
USB_dp_int__INTC_NUMBER EQU 12
USB_dp_int__INTC_PRIOR_NUM EQU 3
USB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_0__INTC_MASK EQU 0x1000000
USB_ep_0__INTC_NUMBER EQU 24
USB_ep_0__INTC_PRIOR_NUM EQU 3
USB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_1__INTC_MASK EQU 0x20
USB_ep_1__INTC_NUMBER EQU 5
USB_ep_1__INTC_PRIOR_NUM EQU 3
USB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_2__INTC_MASK EQU 0x40
USB_ep_2__INTC_NUMBER EQU 6
USB_ep_2__INTC_PRIOR_NUM EQU 3
USB_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USB_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_EP_DMA_Done_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_EP_DMA_Done_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_EP_DMA_Done_isr__INTC_MASK EQU 0x10
USB_EP_DMA_Done_isr__INTC_NUMBER EQU 4
USB_EP_DMA_Done_isr__INTC_PRIOR_NUM EQU 7
USB_EP_DMA_Done_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USB_EP_DMA_Done_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_EP_DMA_Done_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USB_ep1__DRQ_NUMBER EQU 0
USB_ep1__NUMBEROF_TDS EQU 0
USB_ep1__PRIORITY EQU 2
USB_ep1__TERMIN_EN EQU 1
USB_ep1__TERMIN_SEL EQU 0
USB_ep1__TERMOUT0_EN EQU 1
USB_ep1__TERMOUT0_SEL EQU 0
USB_ep1__TERMOUT1_EN EQU 0
USB_ep1__TERMOUT1_SEL EQU 0
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__0__MASK EQU 0x01
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__0__POS EQU 0
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__1__MASK EQU 0x02
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__1__POS EQU 1
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__2__MASK EQU 0x04
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__2__POS EQU 2
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__3__MASK EQU 0x08
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__3__POS EQU 3
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__4__MASK EQU 0x10
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__4__POS EQU 4
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__5__MASK EQU 0x20
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__5__POS EQU 5
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__6__MASK EQU 0x40
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__6__POS EQU 6
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__MASK EQU 0x7F
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__MASK_REG EQU CYREG_B0_UDB06_MSK
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
USB_EP17_DMA_Done_SR_sts_intr_sts_reg__STATUS_REG EQU CYREG_B0_UDB06_ST
USB_ep2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USB_ep2__DRQ_NUMBER EQU 1
USB_ep2__NUMBEROF_TDS EQU 0
USB_ep2__PRIORITY EQU 2
USB_ep2__TERMIN_EN EQU 1
USB_ep2__TERMIN_SEL EQU 0
USB_ep2__TERMOUT0_EN EQU 1
USB_ep2__TERMOUT0_SEL EQU 1
USB_ep2__TERMOUT1_EN EQU 0
USB_ep2__TERMOUT1_SEL EQU 0
USB_EP8_DMA_Done_SR_sts_intr_sts_reg__0__MASK EQU 0x01
USB_EP8_DMA_Done_SR_sts_intr_sts_reg__0__POS EQU 0
USB_EP8_DMA_Done_SR_sts_intr_sts_reg__1__MASK EQU 0x02
USB_EP8_DMA_Done_SR_sts_intr_sts_reg__1__POS EQU 1
USB_EP8_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
USB_EP8_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
USB_EP8_DMA_Done_SR_sts_intr_sts_reg__MASK EQU 0x03
USB_EP8_DMA_Done_SR_sts_intr_sts_reg__MASK_REG EQU CYREG_B1_UDB07_MSK
USB_EP8_DMA_Done_SR_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
USB_EP8_DMA_Done_SR_sts_intr_sts_reg__STATUS_REG EQU CYREG_B1_UDB07_ST
USB_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_sof_int__INTC_MASK EQU 0x200000
USB_sof_int__INTC_NUMBER EQU 21
USB_sof_int__INTC_PRIOR_NUM EQU 3
USB_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USB_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_USB__CR0 EQU CYREG_USB_CR0
USB_USB__CR1 EQU CYREG_USB_CR1
USB_USB__CWA EQU CYREG_USB_CWA
USB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_USB__PM_ACT_MSK EQU 0x01
USB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_USB__PM_STBY_MSK EQU 0x01
USB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_USB__SOF0 EQU CYREG_USB_SOF0
USB_USB__SOF1 EQU CYREG_USB_SOF1
USB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
USB_Vbus_ps_sts_sts_reg__0__MASK EQU 0x01
USB_Vbus_ps_sts_sts_reg__0__POS EQU 0
USB_Vbus_ps_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
USB_Vbus_ps_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
USB_Vbus_ps_sts_sts_reg__MASK EQU 0x01
USB_Vbus_ps_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB13_MSK
USB_Vbus_ps_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
USB_Vbus_ps_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
USB_Vbus_ps_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
USB_Vbus_ps_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
USB_Vbus_ps_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
USB_Vbus_ps_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB13_ST

; V_H
V_H__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
V_H__0__MASK EQU 0x10
V_H__0__PC EQU CYREG_PRT0_PC4
V_H__0__PORT EQU 0
V_H__0__SHIFT EQU 4
V_H__AG EQU CYREG_PRT0_AG
V_H__AMUX EQU CYREG_PRT0_AMUX
V_H__BIE EQU CYREG_PRT0_BIE
V_H__BIT_MASK EQU CYREG_PRT0_BIT_MASK
V_H__BYP EQU CYREG_PRT0_BYP
V_H__CTL EQU CYREG_PRT0_CTL
V_H__DM0 EQU CYREG_PRT0_DM0
V_H__DM1 EQU CYREG_PRT0_DM1
V_H__DM2 EQU CYREG_PRT0_DM2
V_H__DR EQU CYREG_PRT0_DR
V_H__INP_DIS EQU CYREG_PRT0_INP_DIS
V_H__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
V_H__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
V_H__LCD_EN EQU CYREG_PRT0_LCD_EN
V_H__MASK EQU 0x10
V_H__PORT EQU 0
V_H__PRT EQU CYREG_PRT0_PRT
V_H__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
V_H__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
V_H__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
V_H__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
V_H__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
V_H__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
V_H__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
V_H__PS EQU CYREG_PRT0_PS
V_H__SHIFT EQU 4
V_H__SLW EQU CYREG_PRT0_SLW

; LED1
LED1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
LED1__0__MASK EQU 0x04
LED1__0__PC EQU CYREG_PRT0_PC2
LED1__0__PORT EQU 0
LED1__0__SHIFT EQU 2
LED1__AG EQU CYREG_PRT0_AG
LED1__AMUX EQU CYREG_PRT0_AMUX
LED1__BIE EQU CYREG_PRT0_BIE
LED1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED1__BYP EQU CYREG_PRT0_BYP
LED1__CTL EQU CYREG_PRT0_CTL
LED1__DM0 EQU CYREG_PRT0_DM0
LED1__DM1 EQU CYREG_PRT0_DM1
LED1__DM2 EQU CYREG_PRT0_DM2
LED1__DR EQU CYREG_PRT0_DR
LED1__INP_DIS EQU CYREG_PRT0_INP_DIS
LED1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED1__LCD_EN EQU CYREG_PRT0_LCD_EN
LED1__MASK EQU 0x04
LED1__PORT EQU 0
LED1__PRT EQU CYREG_PRT0_PRT
LED1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED1__PS EQU CYREG_PRT0_PS
LED1__SHIFT EQU 2
LED1__SLW EQU CYREG_PRT0_SLW

; SS_1
SS_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
SS_1__0__MASK EQU 0x20
SS_1__0__PC EQU CYREG_PRT1_PC5
SS_1__0__PORT EQU 1
SS_1__0__SHIFT EQU 5
SS_1__AG EQU CYREG_PRT1_AG
SS_1__AMUX EQU CYREG_PRT1_AMUX
SS_1__BIE EQU CYREG_PRT1_BIE
SS_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SS_1__BYP EQU CYREG_PRT1_BYP
SS_1__CTL EQU CYREG_PRT1_CTL
SS_1__DM0 EQU CYREG_PRT1_DM0
SS_1__DM1 EQU CYREG_PRT1_DM1
SS_1__DM2 EQU CYREG_PRT1_DM2
SS_1__DR EQU CYREG_PRT1_DR
SS_1__INP_DIS EQU CYREG_PRT1_INP_DIS
SS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SS_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SS_1__LCD_EN EQU CYREG_PRT1_LCD_EN
SS_1__MASK EQU 0x20
SS_1__PORT EQU 1
SS_1__PRT EQU CYREG_PRT1_PRT
SS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SS_1__PS EQU CYREG_PRT1_PS
SS_1__SHIFT EQU 5
SS_1__SLW EQU CYREG_PRT1_SLW

; SS_2
SS_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
SS_2__0__MASK EQU 0x04
SS_2__0__PC EQU CYREG_PRT1_PC2
SS_2__0__PORT EQU 1
SS_2__0__SHIFT EQU 2
SS_2__AG EQU CYREG_PRT1_AG
SS_2__AMUX EQU CYREG_PRT1_AMUX
SS_2__BIE EQU CYREG_PRT1_BIE
SS_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SS_2__BYP EQU CYREG_PRT1_BYP
SS_2__CTL EQU CYREG_PRT1_CTL
SS_2__DM0 EQU CYREG_PRT1_DM0
SS_2__DM1 EQU CYREG_PRT1_DM1
SS_2__DM2 EQU CYREG_PRT1_DM2
SS_2__DR EQU CYREG_PRT1_DR
SS_2__INP_DIS EQU CYREG_PRT1_INP_DIS
SS_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SS_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SS_2__LCD_EN EQU CYREG_PRT1_LCD_EN
SS_2__MASK EQU 0x04
SS_2__PORT EQU 1
SS_2__PRT EQU CYREG_PRT1_PRT
SS_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SS_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SS_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SS_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SS_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SS_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SS_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SS_2__PS EQU CYREG_PRT1_PS
SS_2__SHIFT EQU 2
SS_2__SLW EQU CYREG_PRT1_SLW

; down
down__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
down__0__MASK EQU 0x08
down__0__PC EQU CYREG_IO_PC_PRT15_PC3
down__0__PORT EQU 15
down__0__SHIFT EQU 3
down__AG EQU CYREG_PRT15_AG
down__AMUX EQU CYREG_PRT15_AMUX
down__BIE EQU CYREG_PRT15_BIE
down__BIT_MASK EQU CYREG_PRT15_BIT_MASK
down__BYP EQU CYREG_PRT15_BYP
down__CTL EQU CYREG_PRT15_CTL
down__DM0 EQU CYREG_PRT15_DM0
down__DM1 EQU CYREG_PRT15_DM1
down__DM2 EQU CYREG_PRT15_DM2
down__DR EQU CYREG_PRT15_DR
down__INP_DIS EQU CYREG_PRT15_INP_DIS
down__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
down__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
down__LCD_EN EQU CYREG_PRT15_LCD_EN
down__MASK EQU 0x08
down__PORT EQU 15
down__PRT EQU CYREG_PRT15_PRT
down__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
down__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
down__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
down__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
down__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
down__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
down__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
down__PS EQU CYREG_PRT15_PS
down__SHIFT EQU 3
down__SLW EQU CYREG_PRT15_SLW

; edit
edit__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
edit__0__MASK EQU 0x04
edit__0__PC EQU CYREG_IO_PC_PRT15_PC2
edit__0__PORT EQU 15
edit__0__SHIFT EQU 2
edit__AG EQU CYREG_PRT15_AG
edit__AMUX EQU CYREG_PRT15_AMUX
edit__BIE EQU CYREG_PRT15_BIE
edit__BIT_MASK EQU CYREG_PRT15_BIT_MASK
edit__BYP EQU CYREG_PRT15_BYP
edit__CTL EQU CYREG_PRT15_CTL
edit__DM0 EQU CYREG_PRT15_DM0
edit__DM1 EQU CYREG_PRT15_DM1
edit__DM2 EQU CYREG_PRT15_DM2
edit__DR EQU CYREG_PRT15_DR
edit__INP_DIS EQU CYREG_PRT15_INP_DIS
edit__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
edit__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
edit__LCD_EN EQU CYREG_PRT15_LCD_EN
edit__MASK EQU 0x04
edit__PORT EQU 15
edit__PRT EQU CYREG_PRT15_PRT
edit__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
edit__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
edit__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
edit__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
edit__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
edit__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
edit__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
edit__PS EQU CYREG_PRT15_PS
edit__SHIFT EQU 2
edit__SLW EQU CYREG_PRT15_SLW

; ADC_1
ADC_1_Bypass_P03__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
ADC_1_Bypass_P03__0__MASK EQU 0x08
ADC_1_Bypass_P03__0__PC EQU CYREG_PRT0_PC3
ADC_1_Bypass_P03__0__PORT EQU 0
ADC_1_Bypass_P03__0__SHIFT EQU 3
ADC_1_Bypass_P03__AG EQU CYREG_PRT0_AG
ADC_1_Bypass_P03__AMUX EQU CYREG_PRT0_AMUX
ADC_1_Bypass_P03__BIE EQU CYREG_PRT0_BIE
ADC_1_Bypass_P03__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_1_Bypass_P03__BYP EQU CYREG_PRT0_BYP
ADC_1_Bypass_P03__CTL EQU CYREG_PRT0_CTL
ADC_1_Bypass_P03__DM0 EQU CYREG_PRT0_DM0
ADC_1_Bypass_P03__DM1 EQU CYREG_PRT0_DM1
ADC_1_Bypass_P03__DM2 EQU CYREG_PRT0_DM2
ADC_1_Bypass_P03__DR EQU CYREG_PRT0_DR
ADC_1_Bypass_P03__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_1_Bypass_P03__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_1_Bypass_P03__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_1_Bypass_P03__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_1_Bypass_P03__MASK EQU 0x08
ADC_1_Bypass_P03__PORT EQU 0
ADC_1_Bypass_P03__PRT EQU CYREG_PRT0_PRT
ADC_1_Bypass_P03__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_1_Bypass_P03__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_1_Bypass_P03__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_1_Bypass_P03__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_1_Bypass_P03__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_1_Bypass_P03__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_1_Bypass_P03__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_1_Bypass_P03__PS EQU CYREG_PRT0_PS
ADC_1_Bypass_P03__SHIFT EQU 3
ADC_1_Bypass_P03__SLW EQU CYREG_PRT0_SLW
ADC_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_1_DEC__CR EQU CYREG_DEC_CR
ADC_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_1_DEC__PM_ACT_MSK EQU 0x01
ADC_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_1_DEC__PM_STBY_MSK EQU 0x01
ADC_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_1_DEC__SR EQU CYREG_DEC_SR
ADC_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_1_IRQ__INTC_MASK EQU 0x20000000
ADC_1_IRQ__INTC_NUMBER EQU 29
ADC_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_1_theACLK__INDEX EQU 0x00
ADC_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_1_theACLK__PM_STBY_MSK EQU 0x01

; I2C_1
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; MISO_1
MISO_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
MISO_1__0__MASK EQU 0x80
MISO_1__0__PC EQU CYREG_PRT1_PC7
MISO_1__0__PORT EQU 1
MISO_1__0__SHIFT EQU 7
MISO_1__AG EQU CYREG_PRT1_AG
MISO_1__AMUX EQU CYREG_PRT1_AMUX
MISO_1__BIE EQU CYREG_PRT1_BIE
MISO_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO_1__BYP EQU CYREG_PRT1_BYP
MISO_1__CTL EQU CYREG_PRT1_CTL
MISO_1__DM0 EQU CYREG_PRT1_DM0
MISO_1__DM1 EQU CYREG_PRT1_DM1
MISO_1__DM2 EQU CYREG_PRT1_DM2
MISO_1__DR EQU CYREG_PRT1_DR
MISO_1__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MISO_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO_1__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO_1__MASK EQU 0x80
MISO_1__PORT EQU 1
MISO_1__PRT EQU CYREG_PRT1_PRT
MISO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO_1__PS EQU CYREG_PRT1_PS
MISO_1__SHIFT EQU 7
MISO_1__SLW EQU CYREG_PRT1_SLW

; MISO_2
MISO_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
MISO_2__0__MASK EQU 0x80
MISO_2__0__PC EQU CYREG_PRT2_PC7
MISO_2__0__PORT EQU 2
MISO_2__0__SHIFT EQU 7
MISO_2__AG EQU CYREG_PRT2_AG
MISO_2__AMUX EQU CYREG_PRT2_AMUX
MISO_2__BIE EQU CYREG_PRT2_BIE
MISO_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MISO_2__BYP EQU CYREG_PRT2_BYP
MISO_2__CTL EQU CYREG_PRT2_CTL
MISO_2__DM0 EQU CYREG_PRT2_DM0
MISO_2__DM1 EQU CYREG_PRT2_DM1
MISO_2__DM2 EQU CYREG_PRT2_DM2
MISO_2__DR EQU CYREG_PRT2_DR
MISO_2__INP_DIS EQU CYREG_PRT2_INP_DIS
MISO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MISO_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MISO_2__LCD_EN EQU CYREG_PRT2_LCD_EN
MISO_2__MASK EQU 0x80
MISO_2__PORT EQU 2
MISO_2__PRT EQU CYREG_PRT2_PRT
MISO_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MISO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MISO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MISO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MISO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MISO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MISO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MISO_2__PS EQU CYREG_PRT2_PS
MISO_2__SHIFT EQU 7
MISO_2__SLW EQU CYREG_PRT2_SLW

; MOSI_1
MOSI_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
MOSI_1__0__MASK EQU 0x40
MOSI_1__0__PC EQU CYREG_PRT12_PC6
MOSI_1__0__PORT EQU 12
MOSI_1__0__SHIFT EQU 6
MOSI_1__AG EQU CYREG_PRT12_AG
MOSI_1__BIE EQU CYREG_PRT12_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT12_BYP
MOSI_1__DM0 EQU CYREG_PRT12_DM0
MOSI_1__DM1 EQU CYREG_PRT12_DM1
MOSI_1__DM2 EQU CYREG_PRT12_DM2
MOSI_1__DR EQU CYREG_PRT12_DR
MOSI_1__INP_DIS EQU CYREG_PRT12_INP_DIS
MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOSI_1__MASK EQU 0x40
MOSI_1__PORT EQU 12
MOSI_1__PRT EQU CYREG_PRT12_PRT
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT12_PS
MOSI_1__SHIFT EQU 6
MOSI_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOSI_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOSI_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOSI_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOSI_1__SLW EQU CYREG_PRT12_SLW

; MOSI_2
MOSI_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
MOSI_2__0__MASK EQU 0x10
MOSI_2__0__PC EQU CYREG_PRT12_PC4
MOSI_2__0__PORT EQU 12
MOSI_2__0__SHIFT EQU 4
MOSI_2__AG EQU CYREG_PRT12_AG
MOSI_2__BIE EQU CYREG_PRT12_BIE
MOSI_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOSI_2__BYP EQU CYREG_PRT12_BYP
MOSI_2__DM0 EQU CYREG_PRT12_DM0
MOSI_2__DM1 EQU CYREG_PRT12_DM1
MOSI_2__DM2 EQU CYREG_PRT12_DM2
MOSI_2__DR EQU CYREG_PRT12_DR
MOSI_2__INP_DIS EQU CYREG_PRT12_INP_DIS
MOSI_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOSI_2__MASK EQU 0x10
MOSI_2__PORT EQU 12
MOSI_2__PRT EQU CYREG_PRT12_PRT
MOSI_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOSI_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOSI_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOSI_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOSI_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOSI_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOSI_2__PS EQU CYREG_PRT12_PS
MOSI_2__SHIFT EQU 4
MOSI_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOSI_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOSI_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOSI_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOSI_2__SLW EQU CYREG_PRT12_SLW

; SCLK_1
SCLK_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
SCLK_1__0__MASK EQU 0x40
SCLK_1__0__PC EQU CYREG_PRT1_PC6
SCLK_1__0__PORT EQU 1
SCLK_1__0__SHIFT EQU 6
SCLK_1__AG EQU CYREG_PRT1_AG
SCLK_1__AMUX EQU CYREG_PRT1_AMUX
SCLK_1__BIE EQU CYREG_PRT1_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT1_BYP
SCLK_1__CTL EQU CYREG_PRT1_CTL
SCLK_1__DM0 EQU CYREG_PRT1_DM0
SCLK_1__DM1 EQU CYREG_PRT1_DM1
SCLK_1__DM2 EQU CYREG_PRT1_DM2
SCLK_1__DR EQU CYREG_PRT1_DR
SCLK_1__INP_DIS EQU CYREG_PRT1_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SCLK_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCLK_1__LCD_EN EQU CYREG_PRT1_LCD_EN
SCLK_1__MASK EQU 0x40
SCLK_1__PORT EQU 1
SCLK_1__PRT EQU CYREG_PRT1_PRT
SCLK_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT1_PS
SCLK_1__SHIFT EQU 6
SCLK_1__SLW EQU CYREG_PRT1_SLW

; SCLK_2
SCLK_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SCLK_2__0__MASK EQU 0x20
SCLK_2__0__PC EQU CYREG_PRT12_PC5
SCLK_2__0__PORT EQU 12
SCLK_2__0__SHIFT EQU 5
SCLK_2__AG EQU CYREG_PRT12_AG
SCLK_2__BIE EQU CYREG_PRT12_BIE
SCLK_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCLK_2__BYP EQU CYREG_PRT12_BYP
SCLK_2__DM0 EQU CYREG_PRT12_DM0
SCLK_2__DM1 EQU CYREG_PRT12_DM1
SCLK_2__DM2 EQU CYREG_PRT12_DM2
SCLK_2__DR EQU CYREG_PRT12_DR
SCLK_2__INP_DIS EQU CYREG_PRT12_INP_DIS
SCLK_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCLK_2__MASK EQU 0x20
SCLK_2__PORT EQU 12
SCLK_2__PRT EQU CYREG_PRT12_PRT
SCLK_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCLK_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCLK_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCLK_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCLK_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCLK_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCLK_2__PS EQU CYREG_PRT12_PS
SCLK_2__SHIFT EQU 5
SCLK_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCLK_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCLK_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCLK_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCLK_2__SLW EQU CYREG_PRT12_SLW

; SPIM_1
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB10_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB10_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB10_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB10_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB10_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB10_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB10_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB10_F1
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB09_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB09_ST
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x02
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x04
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x04

; SPIM_2
SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
SPIM_2_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
SPIM_2_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
SPIM_2_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
SPIM_2_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
SPIM_2_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPIM_2_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
SPIM_2_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
SPIM_2_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
SPIM_2_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
SPIM_2_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPIM_2_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPIM_2_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
SPIM_2_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
SPIM_2_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPIM_2_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPIM_2_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_2_BSPIM_RxStsReg__4__POS EQU 4
SPIM_2_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_2_BSPIM_RxStsReg__5__POS EQU 5
SPIM_2_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_2_BSPIM_RxStsReg__6__POS EQU 6
SPIM_2_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_2_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
SPIM_2_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_2_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
SPIM_2_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
SPIM_2_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB03_A0
SPIM_2_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB03_A1
SPIM_2_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
SPIM_2_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB03_D0
SPIM_2_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB03_D1
SPIM_2_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPIM_2_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
SPIM_2_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB03_F0
SPIM_2_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB03_F1
SPIM_2_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPIM_2_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPIM_2_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_2_BSPIM_TxStsReg__0__POS EQU 0
SPIM_2_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_2_BSPIM_TxStsReg__1__POS EQU 1
SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPIM_2_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_2_BSPIM_TxStsReg__2__POS EQU 2
SPIM_2_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_2_BSPIM_TxStsReg__3__POS EQU 3
SPIM_2_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_2_BSPIM_TxStsReg__4__POS EQU 4
SPIM_2_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_2_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
SPIM_2_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIM_2_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST
SPIM_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
SPIM_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
SPIM_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
SPIM_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_2_IntClock__INDEX EQU 0x03
SPIM_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_2_IntClock__PM_ACT_MSK EQU 0x08
SPIM_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_2_IntClock__PM_STBY_MSK EQU 0x08

; IDAC8_1
IDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
IDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
IDAC8_1_viDAC8__D EQU CYREG_DAC2_D
IDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
IDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
IDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
IDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
IDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
IDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
IDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
IDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
IDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
IDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
IDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
IDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
IDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
IDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
IDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
IDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
IDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

; V_T_1_1
V_T_1_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
V_T_1_1__0__MASK EQU 0x20
V_T_1_1__0__PC EQU CYREG_PRT0_PC5
V_T_1_1__0__PORT EQU 0
V_T_1_1__0__SHIFT EQU 5
V_T_1_1__AG EQU CYREG_PRT0_AG
V_T_1_1__AMUX EQU CYREG_PRT0_AMUX
V_T_1_1__BIE EQU CYREG_PRT0_BIE
V_T_1_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
V_T_1_1__BYP EQU CYREG_PRT0_BYP
V_T_1_1__CTL EQU CYREG_PRT0_CTL
V_T_1_1__DM0 EQU CYREG_PRT0_DM0
V_T_1_1__DM1 EQU CYREG_PRT0_DM1
V_T_1_1__DM2 EQU CYREG_PRT0_DM2
V_T_1_1__DR EQU CYREG_PRT0_DR
V_T_1_1__INP_DIS EQU CYREG_PRT0_INP_DIS
V_T_1_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
V_T_1_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
V_T_1_1__LCD_EN EQU CYREG_PRT0_LCD_EN
V_T_1_1__MASK EQU 0x20
V_T_1_1__PORT EQU 0
V_T_1_1__PRT EQU CYREG_PRT0_PRT
V_T_1_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
V_T_1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
V_T_1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
V_T_1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
V_T_1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
V_T_1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
V_T_1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
V_T_1_1__PS EQU CYREG_PRT0_PS
V_T_1_1__SHIFT EQU 5
V_T_1_1__SLW EQU CYREG_PRT0_SLW

; V_T_1_2
V_T_1_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
V_T_1_2__0__MASK EQU 0x01
V_T_1_2__0__PC EQU CYREG_PRT0_PC0
V_T_1_2__0__PORT EQU 0
V_T_1_2__0__SHIFT EQU 0
V_T_1_2__AG EQU CYREG_PRT0_AG
V_T_1_2__AMUX EQU CYREG_PRT0_AMUX
V_T_1_2__BIE EQU CYREG_PRT0_BIE
V_T_1_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
V_T_1_2__BYP EQU CYREG_PRT0_BYP
V_T_1_2__CTL EQU CYREG_PRT0_CTL
V_T_1_2__DM0 EQU CYREG_PRT0_DM0
V_T_1_2__DM1 EQU CYREG_PRT0_DM1
V_T_1_2__DM2 EQU CYREG_PRT0_DM2
V_T_1_2__DR EQU CYREG_PRT0_DR
V_T_1_2__INP_DIS EQU CYREG_PRT0_INP_DIS
V_T_1_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
V_T_1_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
V_T_1_2__LCD_EN EQU CYREG_PRT0_LCD_EN
V_T_1_2__MASK EQU 0x01
V_T_1_2__PORT EQU 0
V_T_1_2__PRT EQU CYREG_PRT0_PRT
V_T_1_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
V_T_1_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
V_T_1_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
V_T_1_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
V_T_1_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
V_T_1_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
V_T_1_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
V_T_1_2__PS EQU CYREG_PRT0_PS
V_T_1_2__SHIFT EQU 0
V_T_1_2__SLW EQU CYREG_PRT0_SLW

; vBusPin
vBusPin__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
vBusPin__0__MASK EQU 0x80
vBusPin__0__PC EQU CYREG_PRT12_PC7
vBusPin__0__PORT EQU 12
vBusPin__0__SHIFT EQU 7
vBusPin__AG EQU CYREG_PRT12_AG
vBusPin__BIE EQU CYREG_PRT12_BIE
vBusPin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
vBusPin__BYP EQU CYREG_PRT12_BYP
vBusPin__DM0 EQU CYREG_PRT12_DM0
vBusPin__DM1 EQU CYREG_PRT12_DM1
vBusPin__DM2 EQU CYREG_PRT12_DM2
vBusPin__DR EQU CYREG_PRT12_DR
vBusPin__INP_DIS EQU CYREG_PRT12_INP_DIS
vBusPin__INTSTAT EQU CYREG_PICU12_INTSTAT
vBusPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
vBusPin__MASK EQU 0x80
vBusPin__PORT EQU 12
vBusPin__PRT EQU CYREG_PRT12_PRT
vBusPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
vBusPin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
vBusPin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
vBusPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
vBusPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
vBusPin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
vBusPin__PS EQU CYREG_PRT12_PS
vBusPin__SHIFT EQU 7
vBusPin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
vBusPin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
vBusPin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
vBusPin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
vBusPin__SLW EQU CYREG_PRT12_SLW
vBusPin__SNAP EQU CYREG_PICU12_SNAP

; CapSense
CapSense_BufCH0__CFG0 EQU CYREG_CAPSL_CFG0
CapSense_BufCH0__CFG1 EQU CYREG_CAPSL_CFG1
CapSense_BufCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_BufCH0__PM_ACT_MSK EQU 0x10
CapSense_BufCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_BufCH0__PM_STBY_MSK EQU 0x10
CapSense_BufCH1__CFG0 EQU CYREG_CAPSR_CFG0
CapSense_BufCH1__CFG1 EQU CYREG_CAPSR_CFG1
CapSense_BufCH1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_BufCH1__PM_ACT_MSK EQU 0x20
CapSense_BufCH1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_BufCH1__PM_STBY_MSK EQU 0x20
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
CapSense_ClockGen_sC16_PRSdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
CapSense_ClockGen_sC16_PRSdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
CapSense_ClockGen_sC16_PRSdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
CapSense_ClockGen_sC16_PRSdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
CapSense_ClockGen_sC16_PRSdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
CapSense_ClockGen_sC16_PRSdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
CapSense_ClockGen_sC16_PRSdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
CapSense_ClockGen_sC16_PRSdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
CapSense_ClockGen_sC16_PRSdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
CapSense_ClockGen_sC16_PRSdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
CapSense_ClockGen_sC16_PRSdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
CapSense_ClockGen_sC16_PRSdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
CapSense_ClockGen_ScanSpeed__CONTROL_REG EQU CYREG_B0_UDB13_CTL
CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
CapSense_ClockGen_ScanSpeed__COUNT_REG EQU CYREG_B0_UDB13_CTL
CapSense_ClockGen_ScanSpeed__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PERIOD_REG EQU CYREG_B0_UDB13_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK EQU 0x01
CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS EQU 0
CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK EQU 0x02
CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS EQU 1
CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK EQU 0x04
CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS EQU 2
CapSense_ClockGen_SyncCtrl_CtrlReg__3__MASK EQU 0x08
CapSense_ClockGen_SyncCtrl_CtrlReg__3__POS EQU 3
CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK EQU 0x10
CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS EQU 4
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB15_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK EQU 0x1F
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG EQU CYREG_B0_UDB14_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG EQU CYREG_B0_UDB14_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG EQU CYREG_B0_UDB14_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG EQU CYREG_B0_UDB14_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG EQU CYREG_B0_UDB14_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG EQU CYREG_B0_UDB14_F1
CapSense_CmodCH0__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
CapSense_CmodCH0__0__MASK EQU 0x10
CapSense_CmodCH0__0__PC EQU CYREG_IO_PC_PRT15_PC4
CapSense_CmodCH0__0__PORT EQU 15
CapSense_CmodCH0__0__SHIFT EQU 4
CapSense_CmodCH0__AG EQU CYREG_PRT15_AG
CapSense_CmodCH0__AMUX EQU CYREG_PRT15_AMUX
CapSense_CmodCH0__BIE EQU CYREG_PRT15_BIE
CapSense_CmodCH0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_CmodCH0__BYP EQU CYREG_PRT15_BYP
CapSense_CmodCH0__Cmod_CH0__INTTYPE EQU CYREG_PICU15_INTTYPE4
CapSense_CmodCH0__Cmod_CH0__MASK EQU 0x10
CapSense_CmodCH0__Cmod_CH0__PC EQU CYREG_IO_PC_PRT15_PC4
CapSense_CmodCH0__Cmod_CH0__PORT EQU 15
CapSense_CmodCH0__Cmod_CH0__SHIFT EQU 4
CapSense_CmodCH0__CTL EQU CYREG_PRT15_CTL
CapSense_CmodCH0__DM0 EQU CYREG_PRT15_DM0
CapSense_CmodCH0__DM1 EQU CYREG_PRT15_DM1
CapSense_CmodCH0__DM2 EQU CYREG_PRT15_DM2
CapSense_CmodCH0__DR EQU CYREG_PRT15_DR
CapSense_CmodCH0__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_CmodCH0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CapSense_CmodCH0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_CmodCH0__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_CmodCH0__MASK EQU 0x10
CapSense_CmodCH0__PORT EQU 15
CapSense_CmodCH0__PRT EQU CYREG_PRT15_PRT
CapSense_CmodCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_CmodCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_CmodCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_CmodCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_CmodCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_CmodCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_CmodCH0__PS EQU CYREG_PRT15_PS
CapSense_CmodCH0__SHIFT EQU 4
CapSense_CmodCH0__SLW EQU CYREG_PRT15_SLW
CapSense_CmodCH1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
CapSense_CmodCH1__0__MASK EQU 0x10
CapSense_CmodCH1__0__PC EQU CYREG_PRT1_PC4
CapSense_CmodCH1__0__PORT EQU 1
CapSense_CmodCH1__0__SHIFT EQU 4
CapSense_CmodCH1__AG EQU CYREG_PRT1_AG
CapSense_CmodCH1__AMUX EQU CYREG_PRT1_AMUX
CapSense_CmodCH1__BIE EQU CYREG_PRT1_BIE
CapSense_CmodCH1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CapSense_CmodCH1__BYP EQU CYREG_PRT1_BYP
CapSense_CmodCH1__Cmod_CH1__INTTYPE EQU CYREG_PICU1_INTTYPE4
CapSense_CmodCH1__Cmod_CH1__MASK EQU 0x10
CapSense_CmodCH1__Cmod_CH1__PC EQU CYREG_PRT1_PC4
CapSense_CmodCH1__Cmod_CH1__PORT EQU 1
CapSense_CmodCH1__Cmod_CH1__SHIFT EQU 4
CapSense_CmodCH1__CTL EQU CYREG_PRT1_CTL
CapSense_CmodCH1__DM0 EQU CYREG_PRT1_DM0
CapSense_CmodCH1__DM1 EQU CYREG_PRT1_DM1
CapSense_CmodCH1__DM2 EQU CYREG_PRT1_DM2
CapSense_CmodCH1__DR EQU CYREG_PRT1_DR
CapSense_CmodCH1__INP_DIS EQU CYREG_PRT1_INP_DIS
CapSense_CmodCH1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CapSense_CmodCH1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CapSense_CmodCH1__LCD_EN EQU CYREG_PRT1_LCD_EN
CapSense_CmodCH1__MASK EQU 0x10
CapSense_CmodCH1__PORT EQU 1
CapSense_CmodCH1__PRT EQU CYREG_PRT1_PRT
CapSense_CmodCH1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CapSense_CmodCH1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CapSense_CmodCH1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CapSense_CmodCH1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CapSense_CmodCH1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CapSense_CmodCH1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CapSense_CmodCH1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CapSense_CmodCH1__PS EQU CYREG_PRT1_PS
CapSense_CmodCH1__SHIFT EQU 4
CapSense_CmodCH1__SLW EQU CYREG_PRT1_SLW
CapSense_CompCH0_ctComp__CLK EQU CYREG_CMP0_CLK
CapSense_CompCH0_ctComp__CMP_MASK EQU 0x01
CapSense_CompCH0_ctComp__CMP_NUMBER EQU 0
CapSense_CompCH0_ctComp__CR EQU CYREG_CMP0_CR
CapSense_CompCH0_ctComp__LUT__CR EQU CYREG_LUT0_CR
CapSense_CompCH0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_CompCH0_ctComp__LUT__MSK_MASK EQU 0x01
CapSense_CompCH0_ctComp__LUT__MSK_SHIFT EQU 0
CapSense_CompCH0_ctComp__LUT__MX EQU CYREG_LUT0_MX
CapSense_CompCH0_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_CompCH0_ctComp__LUT__SR_MASK EQU 0x01
CapSense_CompCH0_ctComp__LUT__SR_SHIFT EQU 0
CapSense_CompCH0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_CompCH0_ctComp__PM_ACT_MSK EQU 0x01
CapSense_CompCH0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_CompCH0_ctComp__PM_STBY_MSK EQU 0x01
CapSense_CompCH0_ctComp__SW0 EQU CYREG_CMP0_SW0
CapSense_CompCH0_ctComp__SW2 EQU CYREG_CMP0_SW2
CapSense_CompCH0_ctComp__SW3 EQU CYREG_CMP0_SW3
CapSense_CompCH0_ctComp__SW4 EQU CYREG_CMP0_SW4
CapSense_CompCH0_ctComp__SW6 EQU CYREG_CMP0_SW6
CapSense_CompCH0_ctComp__TR0 EQU CYREG_CMP0_TR0
CapSense_CompCH0_ctComp__TR1 EQU CYREG_CMP0_TR1
CapSense_CompCH0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
CapSense_CompCH0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
CapSense_CompCH0_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
CapSense_CompCH0_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
CapSense_CompCH0_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_CompCH0_ctComp__WRK_MASK EQU 0x01
CapSense_CompCH0_ctComp__WRK_SHIFT EQU 0
CapSense_CompCH1_ctComp__CLK EQU CYREG_CMP3_CLK
CapSense_CompCH1_ctComp__CMP_MASK EQU 0x08
CapSense_CompCH1_ctComp__CMP_NUMBER EQU 3
CapSense_CompCH1_ctComp__CR EQU CYREG_CMP3_CR
CapSense_CompCH1_ctComp__LUT__CR EQU CYREG_LUT3_CR
CapSense_CompCH1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_CompCH1_ctComp__LUT__MSK_MASK EQU 0x08
CapSense_CompCH1_ctComp__LUT__MSK_SHIFT EQU 3
CapSense_CompCH1_ctComp__LUT__MX EQU CYREG_LUT3_MX
CapSense_CompCH1_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_CompCH1_ctComp__LUT__SR_MASK EQU 0x08
CapSense_CompCH1_ctComp__LUT__SR_SHIFT EQU 3
CapSense_CompCH1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_CompCH1_ctComp__PM_ACT_MSK EQU 0x08
CapSense_CompCH1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_CompCH1_ctComp__PM_STBY_MSK EQU 0x08
CapSense_CompCH1_ctComp__SW0 EQU CYREG_CMP3_SW0
CapSense_CompCH1_ctComp__SW2 EQU CYREG_CMP3_SW2
CapSense_CompCH1_ctComp__SW3 EQU CYREG_CMP3_SW3
CapSense_CompCH1_ctComp__SW4 EQU CYREG_CMP3_SW4
CapSense_CompCH1_ctComp__SW6 EQU CYREG_CMP3_SW6
CapSense_CompCH1_ctComp__TR0 EQU CYREG_CMP3_TR0
CapSense_CompCH1_ctComp__TR1 EQU CYREG_CMP3_TR1
CapSense_CompCH1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
CapSense_CompCH1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
CapSense_CompCH1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
CapSense_CompCH1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
CapSense_CompCH1_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_CompCH1_ctComp__WRK_MASK EQU 0x08
CapSense_CompCH1_ctComp__WRK_SHIFT EQU 3
CapSense_IdacCH0_viDAC8__CR0 EQU CYREG_DAC0_CR0
CapSense_IdacCH0_viDAC8__CR1 EQU CYREG_DAC0_CR1
CapSense_IdacCH0_viDAC8__D EQU CYREG_DAC0_D
CapSense_IdacCH0_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_IdacCH0_viDAC8__PM_ACT_MSK EQU 0x01
CapSense_IdacCH0_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_IdacCH0_viDAC8__PM_STBY_MSK EQU 0x01
CapSense_IdacCH0_viDAC8__STROBE EQU CYREG_DAC0_STROBE
CapSense_IdacCH0_viDAC8__SW0 EQU CYREG_DAC0_SW0
CapSense_IdacCH0_viDAC8__SW2 EQU CYREG_DAC0_SW2
CapSense_IdacCH0_viDAC8__SW3 EQU CYREG_DAC0_SW3
CapSense_IdacCH0_viDAC8__SW4 EQU CYREG_DAC0_SW4
CapSense_IdacCH0_viDAC8__TR EQU CYREG_DAC0_TR
CapSense_IdacCH0_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
CapSense_IdacCH0_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
CapSense_IdacCH0_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
CapSense_IdacCH0_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
CapSense_IdacCH0_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
CapSense_IdacCH0_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
CapSense_IdacCH0_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
CapSense_IdacCH0_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
CapSense_IdacCH0_viDAC8__TST EQU CYREG_DAC0_TST
CapSense_IdacCH1_viDAC8__CR0 EQU CYREG_DAC1_CR0
CapSense_IdacCH1_viDAC8__CR1 EQU CYREG_DAC1_CR1
CapSense_IdacCH1_viDAC8__D EQU CYREG_DAC1_D
CapSense_IdacCH1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_IdacCH1_viDAC8__PM_ACT_MSK EQU 0x02
CapSense_IdacCH1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_IdacCH1_viDAC8__PM_STBY_MSK EQU 0x02
CapSense_IdacCH1_viDAC8__STROBE EQU CYREG_DAC1_STROBE
CapSense_IdacCH1_viDAC8__SW0 EQU CYREG_DAC1_SW0
CapSense_IdacCH1_viDAC8__SW2 EQU CYREG_DAC1_SW2
CapSense_IdacCH1_viDAC8__SW3 EQU CYREG_DAC1_SW3
CapSense_IdacCH1_viDAC8__SW4 EQU CYREG_DAC1_SW4
CapSense_IdacCH1_viDAC8__TR EQU CYREG_DAC1_TR
CapSense_IdacCH1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
CapSense_IdacCH1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
CapSense_IdacCH1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
CapSense_IdacCH1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
CapSense_IdacCH1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
CapSense_IdacCH1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
CapSense_IdacCH1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
CapSense_IdacCH1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
CapSense_IdacCH1_viDAC8__TST EQU CYREG_DAC1_TST
CapSense_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
CapSense_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
CapSense_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
CapSense_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CapSense_IntClock__INDEX EQU 0x01
CapSense_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CapSense_IntClock__PM_ACT_MSK EQU 0x02
CapSense_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CapSense_IntClock__PM_STBY_MSK EQU 0x02
CapSense_IsrCH0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CapSense_IsrCH0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CapSense_IsrCH0__INTC_MASK EQU 0x04
CapSense_IsrCH0__INTC_NUMBER EQU 2
CapSense_IsrCH0__INTC_PRIOR_NUM EQU 7
CapSense_IsrCH0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
CapSense_IsrCH0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CapSense_IsrCH0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
CapSense_IsrCH1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CapSense_IsrCH1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CapSense_IsrCH1__INTC_MASK EQU 0x08
CapSense_IsrCH1__INTC_NUMBER EQU 3
CapSense_IsrCH1__INTC_PRIOR_NUM EQU 7
CapSense_IsrCH1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
CapSense_IsrCH1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CapSense_IsrCH1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
CapSense_MeasureCH0_UDB_Counter_u0__A0_REG EQU CYREG_B0_UDB11_A0
CapSense_MeasureCH0_UDB_Counter_u0__A1_REG EQU CYREG_B0_UDB11_A1
CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
CapSense_MeasureCH0_UDB_Counter_u0__D0_REG EQU CYREG_B0_UDB11_D0
CapSense_MeasureCH0_UDB_Counter_u0__D1_REG EQU CYREG_B0_UDB11_D1
CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
CapSense_MeasureCH0_UDB_Counter_u0__F0_REG EQU CYREG_B0_UDB11_F0
CapSense_MeasureCH0_UDB_Counter_u0__F1_REG EQU CYREG_B0_UDB11_F1
CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
CapSense_MeasureCH0_UDB_Window_u0__A0_REG EQU CYREG_B0_UDB15_A0
CapSense_MeasureCH0_UDB_Window_u0__A1_REG EQU CYREG_B0_UDB15_A1
CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
CapSense_MeasureCH0_UDB_Window_u0__D0_REG EQU CYREG_B0_UDB15_D0
CapSense_MeasureCH0_UDB_Window_u0__D1_REG EQU CYREG_B0_UDB15_D1
CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
CapSense_MeasureCH0_UDB_Window_u0__F0_REG EQU CYREG_B0_UDB15_F0
CapSense_MeasureCH0_UDB_Window_u0__F1_REG EQU CYREG_B0_UDB15_F1
CapSense_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
CapSense_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
CapSense_MeasureCH1_UDB_Counter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
CapSense_MeasureCH1_UDB_Counter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
CapSense_MeasureCH1_UDB_Counter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
CapSense_MeasureCH1_UDB_Counter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
CapSense_MeasureCH1_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
CapSense_MeasureCH1_UDB_Counter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
CapSense_MeasureCH1_UDB_Counter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
CapSense_MeasureCH1_UDB_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
CapSense_MeasureCH1_UDB_Counter_u0__A0_REG EQU CYREG_B0_UDB09_A0
CapSense_MeasureCH1_UDB_Counter_u0__A1_REG EQU CYREG_B0_UDB09_A1
CapSense_MeasureCH1_UDB_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
CapSense_MeasureCH1_UDB_Counter_u0__D0_REG EQU CYREG_B0_UDB09_D0
CapSense_MeasureCH1_UDB_Counter_u0__D1_REG EQU CYREG_B0_UDB09_D1
CapSense_MeasureCH1_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
CapSense_MeasureCH1_UDB_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
CapSense_MeasureCH1_UDB_Counter_u0__F0_REG EQU CYREG_B0_UDB09_F0
CapSense_MeasureCH1_UDB_Counter_u0__F1_REG EQU CYREG_B0_UDB09_F1
CapSense_MeasureCH1_UDB_Window_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
CapSense_MeasureCH1_UDB_Window_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
CapSense_MeasureCH1_UDB_Window_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
CapSense_MeasureCH1_UDB_Window_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
CapSense_MeasureCH1_UDB_Window_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
CapSense_MeasureCH1_UDB_Window_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
CapSense_MeasureCH1_UDB_Window_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
CapSense_MeasureCH1_UDB_Window_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
CapSense_MeasureCH1_UDB_Window_u0__A0_REG EQU CYREG_B0_UDB10_A0
CapSense_MeasureCH1_UDB_Window_u0__A1_REG EQU CYREG_B0_UDB10_A1
CapSense_MeasureCH1_UDB_Window_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
CapSense_MeasureCH1_UDB_Window_u0__D0_REG EQU CYREG_B0_UDB10_D0
CapSense_MeasureCH1_UDB_Window_u0__D1_REG EQU CYREG_B0_UDB10_D1
CapSense_MeasureCH1_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
CapSense_MeasureCH1_UDB_Window_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
CapSense_MeasureCH1_UDB_Window_u0__F0_REG EQU CYREG_B0_UDB10_F0
CapSense_MeasureCH1_UDB_Window_u0__F1_REG EQU CYREG_B0_UDB10_F1
CapSense_PortCH0__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
CapSense_PortCH0__0__MASK EQU 0x01
CapSense_PortCH0__0__PC EQU CYREG_PRT2_PC0
CapSense_PortCH0__0__PORT EQU 2
CapSense_PortCH0__0__SHIFT EQU 0
CapSense_PortCH0__1__INTTYPE EQU CYREG_PICU2_INTTYPE2
CapSense_PortCH0__1__MASK EQU 0x04
CapSense_PortCH0__1__PC EQU CYREG_PRT2_PC2
CapSense_PortCH0__1__PORT EQU 2
CapSense_PortCH0__1__SHIFT EQU 2
CapSense_PortCH0__2__INTTYPE EQU CYREG_PICU2_INTTYPE4
CapSense_PortCH0__2__MASK EQU 0x10
CapSense_PortCH0__2__PC EQU CYREG_PRT2_PC4
CapSense_PortCH0__2__PORT EQU 2
CapSense_PortCH0__2__SHIFT EQU 4
CapSense_PortCH0__3__INTTYPE EQU CYREG_PICU2_INTTYPE6
CapSense_PortCH0__3__MASK EQU 0x40
CapSense_PortCH0__3__PC EQU CYREG_PRT2_PC6
CapSense_PortCH0__3__PORT EQU 2
CapSense_PortCH0__3__SHIFT EQU 6
CapSense_PortCH0__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__Button0__BTN__INTTYPE EQU CYREG_PICU2_INTTYPE0
CapSense_PortCH0__Button0__BTN__MASK EQU 0x01
CapSense_PortCH0__Button0__BTN__PC EQU CYREG_PRT2_PC0
CapSense_PortCH0__Button0__BTN__PORT EQU 2
CapSense_PortCH0__Button0__BTN__SHIFT EQU 0
CapSense_PortCH0__Button1__BTN__INTTYPE EQU CYREG_PICU2_INTTYPE2
CapSense_PortCH0__Button1__BTN__MASK EQU 0x04
CapSense_PortCH0__Button1__BTN__PC EQU CYREG_PRT2_PC2
CapSense_PortCH0__Button1__BTN__PORT EQU 2
CapSense_PortCH0__Button1__BTN__SHIFT EQU 2
CapSense_PortCH0__Button2__BTN__INTTYPE EQU CYREG_PICU2_INTTYPE4
CapSense_PortCH0__Button2__BTN__MASK EQU 0x10
CapSense_PortCH0__Button2__BTN__PC EQU CYREG_PRT2_PC4
CapSense_PortCH0__Button2__BTN__PORT EQU 2
CapSense_PortCH0__Button2__BTN__SHIFT EQU 4
CapSense_PortCH0__Button3__BTN__INTTYPE EQU CYREG_PICU2_INTTYPE6
CapSense_PortCH0__Button3__BTN__MASK EQU 0x40
CapSense_PortCH0__Button3__BTN__PC EQU CYREG_PRT2_PC6
CapSense_PortCH0__Button3__BTN__PORT EQU 2
CapSense_PortCH0__Button3__BTN__SHIFT EQU 6
CapSense_PortCH0__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CapSense_PortCH0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__PORT EQU 2
CapSense_PortCH0__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__SLW EQU CYREG_PRT2_SLW
CapSense_PortCH1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
CapSense_PortCH1__0__MASK EQU 0x01
CapSense_PortCH1__0__PC EQU CYREG_PRT3_PC0
CapSense_PortCH1__0__PORT EQU 3
CapSense_PortCH1__0__SHIFT EQU 0
CapSense_PortCH1__1__INTTYPE EQU CYREG_PICU3_INTTYPE3
CapSense_PortCH1__1__MASK EQU 0x08
CapSense_PortCH1__1__PC EQU CYREG_PRT3_PC3
CapSense_PortCH1__1__PORT EQU 3
CapSense_PortCH1__1__SHIFT EQU 3
CapSense_PortCH1__2__INTTYPE EQU CYREG_PICU3_INTTYPE5
CapSense_PortCH1__2__MASK EQU 0x20
CapSense_PortCH1__2__PC EQU CYREG_PRT3_PC5
CapSense_PortCH1__2__PORT EQU 3
CapSense_PortCH1__2__SHIFT EQU 5
CapSense_PortCH1__3__INTTYPE EQU CYREG_PICU3_INTTYPE7
CapSense_PortCH1__3__MASK EQU 0x80
CapSense_PortCH1__3__PC EQU CYREG_PRT3_PC7
CapSense_PortCH1__3__PORT EQU 3
CapSense_PortCH1__3__SHIFT EQU 7
CapSense_PortCH1__AG EQU CYREG_PRT3_AG
CapSense_PortCH1__AMUX EQU CYREG_PRT3_AMUX
CapSense_PortCH1__BIE EQU CYREG_PRT3_BIE
CapSense_PortCH1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CapSense_PortCH1__Button4__BTN__INTTYPE EQU CYREG_PICU3_INTTYPE0
CapSense_PortCH1__Button4__BTN__MASK EQU 0x01
CapSense_PortCH1__Button4__BTN__PC EQU CYREG_PRT3_PC0
CapSense_PortCH1__Button4__BTN__PORT EQU 3
CapSense_PortCH1__Button4__BTN__SHIFT EQU 0
CapSense_PortCH1__Button5__BTN__INTTYPE EQU CYREG_PICU3_INTTYPE3
CapSense_PortCH1__Button5__BTN__MASK EQU 0x08
CapSense_PortCH1__Button5__BTN__PC EQU CYREG_PRT3_PC3
CapSense_PortCH1__Button5__BTN__PORT EQU 3
CapSense_PortCH1__Button5__BTN__SHIFT EQU 3
CapSense_PortCH1__Button6__BTN__INTTYPE EQU CYREG_PICU3_INTTYPE5
CapSense_PortCH1__Button6__BTN__MASK EQU 0x20
CapSense_PortCH1__Button6__BTN__PC EQU CYREG_PRT3_PC5
CapSense_PortCH1__Button6__BTN__PORT EQU 3
CapSense_PortCH1__Button6__BTN__SHIFT EQU 5
CapSense_PortCH1__Button7__BTN__INTTYPE EQU CYREG_PICU3_INTTYPE7
CapSense_PortCH1__Button7__BTN__MASK EQU 0x80
CapSense_PortCH1__Button7__BTN__PC EQU CYREG_PRT3_PC7
CapSense_PortCH1__Button7__BTN__PORT EQU 3
CapSense_PortCH1__Button7__BTN__SHIFT EQU 7
CapSense_PortCH1__BYP EQU CYREG_PRT3_BYP
CapSense_PortCH1__CTL EQU CYREG_PRT3_CTL
CapSense_PortCH1__DM0 EQU CYREG_PRT3_DM0
CapSense_PortCH1__DM1 EQU CYREG_PRT3_DM1
CapSense_PortCH1__DM2 EQU CYREG_PRT3_DM2
CapSense_PortCH1__DR EQU CYREG_PRT3_DR
CapSense_PortCH1__INP_DIS EQU CYREG_PRT3_INP_DIS
CapSense_PortCH1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CapSense_PortCH1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CapSense_PortCH1__LCD_EN EQU CYREG_PRT3_LCD_EN
CapSense_PortCH1__PORT EQU 3
CapSense_PortCH1__PRT EQU CYREG_PRT3_PRT
CapSense_PortCH1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CapSense_PortCH1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CapSense_PortCH1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CapSense_PortCH1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CapSense_PortCH1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CapSense_PortCH1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CapSense_PortCH1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CapSense_PortCH1__PS EQU CYREG_PRT3_PS
CapSense_PortCH1__SLW EQU CYREG_PRT3_SLW

; DMA_1_RX
DMA_1_RX__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_1_RX__DRQ_NUMBER EQU 2
DMA_1_RX__NUMBEROF_TDS EQU 0
DMA_1_RX__PRIORITY EQU 2
DMA_1_RX__TERMIN_EN EQU 0
DMA_1_RX__TERMIN_SEL EQU 0
DMA_1_RX__TERMOUT0_EN EQU 0
DMA_1_RX__TERMOUT0_SEL EQU 0
DMA_1_RX__TERMOUT1_EN EQU 0
DMA_1_RX__TERMOUT1_SEL EQU 0

; DMA_1_TX
DMA_1_TX__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_1_TX__DRQ_NUMBER EQU 3
DMA_1_TX__NUMBEROF_TDS EQU 0
DMA_1_TX__PRIORITY EQU 2
DMA_1_TX__TERMIN_EN EQU 0
DMA_1_TX__TERMIN_SEL EQU 0
DMA_1_TX__TERMOUT0_EN EQU 0
DMA_1_TX__TERMOUT0_SEL EQU 0
DMA_1_TX__TERMOUT1_EN EQU 0
DMA_1_TX__TERMOUT1_SEL EQU 0

; DMA_2_RX
DMA_2_RX__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
DMA_2_RX__DRQ_NUMBER EQU 4
DMA_2_RX__NUMBEROF_TDS EQU 0
DMA_2_RX__PRIORITY EQU 2
DMA_2_RX__TERMIN_EN EQU 0
DMA_2_RX__TERMIN_SEL EQU 0
DMA_2_RX__TERMOUT0_EN EQU 0
DMA_2_RX__TERMOUT0_SEL EQU 0
DMA_2_RX__TERMOUT1_EN EQU 0
DMA_2_RX__TERMOUT1_SEL EQU 0

; DMA_2_TX
DMA_2_TX__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
DMA_2_TX__DRQ_NUMBER EQU 5
DMA_2_TX__NUMBEROF_TDS EQU 0
DMA_2_TX__PRIORITY EQU 2
DMA_2_TX__TERMIN_EN EQU 0
DMA_2_TX__TERMIN_SEL EQU 0
DMA_2_TX__TERMOUT0_EN EQU 0
DMA_2_TX__TERMOUT0_SEL EQU 0
DMA_2_TX__TERMOUT1_EN EQU 0
DMA_2_TX__TERMOUT1_SEL EQU 0

; ExtMUXS0
ExtMUXS0__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
ExtMUXS0__0__MASK EQU 0x01
ExtMUXS0__0__PC EQU CYREG_IO_PC_PRT15_PC0
ExtMUXS0__0__PORT EQU 15
ExtMUXS0__0__SHIFT EQU 0
ExtMUXS0__AG EQU CYREG_PRT15_AG
ExtMUXS0__AMUX EQU CYREG_PRT15_AMUX
ExtMUXS0__BIE EQU CYREG_PRT15_BIE
ExtMUXS0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ExtMUXS0__BYP EQU CYREG_PRT15_BYP
ExtMUXS0__CTL EQU CYREG_PRT15_CTL
ExtMUXS0__DM0 EQU CYREG_PRT15_DM0
ExtMUXS0__DM1 EQU CYREG_PRT15_DM1
ExtMUXS0__DM2 EQU CYREG_PRT15_DM2
ExtMUXS0__DR EQU CYREG_PRT15_DR
ExtMUXS0__INP_DIS EQU CYREG_PRT15_INP_DIS
ExtMUXS0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ExtMUXS0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ExtMUXS0__LCD_EN EQU CYREG_PRT15_LCD_EN
ExtMUXS0__MASK EQU 0x01
ExtMUXS0__PORT EQU 15
ExtMUXS0__PRT EQU CYREG_PRT15_PRT
ExtMUXS0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ExtMUXS0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ExtMUXS0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ExtMUXS0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ExtMUXS0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ExtMUXS0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ExtMUXS0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ExtMUXS0__PS EQU CYREG_PRT15_PS
ExtMUXS0__SHIFT EQU 0
ExtMUXS0__SLW EQU CYREG_PRT15_SLW

; ExtMUXS1
ExtMUXS1__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
ExtMUXS1__0__MASK EQU 0x02
ExtMUXS1__0__PC EQU CYREG_IO_PC_PRT15_PC1
ExtMUXS1__0__PORT EQU 15
ExtMUXS1__0__SHIFT EQU 1
ExtMUXS1__AG EQU CYREG_PRT15_AG
ExtMUXS1__AMUX EQU CYREG_PRT15_AMUX
ExtMUXS1__BIE EQU CYREG_PRT15_BIE
ExtMUXS1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ExtMUXS1__BYP EQU CYREG_PRT15_BYP
ExtMUXS1__CTL EQU CYREG_PRT15_CTL
ExtMUXS1__DM0 EQU CYREG_PRT15_DM0
ExtMUXS1__DM1 EQU CYREG_PRT15_DM1
ExtMUXS1__DM2 EQU CYREG_PRT15_DM2
ExtMUXS1__DR EQU CYREG_PRT15_DR
ExtMUXS1__INP_DIS EQU CYREG_PRT15_INP_DIS
ExtMUXS1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ExtMUXS1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ExtMUXS1__LCD_EN EQU CYREG_PRT15_LCD_EN
ExtMUXS1__MASK EQU 0x02
ExtMUXS1__PORT EQU 15
ExtMUXS1__PRT EQU CYREG_PRT15_PRT
ExtMUXS1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ExtMUXS1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ExtMUXS1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ExtMUXS1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ExtMUXS1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ExtMUXS1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ExtMUXS1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ExtMUXS1__PS EQU CYREG_PRT15_PS
ExtMUXS1__SHIFT EQU 1
ExtMUXS1__SLW EQU CYREG_PRT15_SLW

; IDAC_OUT
IDAC_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
IDAC_OUT__0__MASK EQU 0x80
IDAC_OUT__0__PC EQU CYREG_PRT0_PC7
IDAC_OUT__0__PORT EQU 0
IDAC_OUT__0__SHIFT EQU 7
IDAC_OUT__AG EQU CYREG_PRT0_AG
IDAC_OUT__AMUX EQU CYREG_PRT0_AMUX
IDAC_OUT__BIE EQU CYREG_PRT0_BIE
IDAC_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IDAC_OUT__BYP EQU CYREG_PRT0_BYP
IDAC_OUT__CTL EQU CYREG_PRT0_CTL
IDAC_OUT__DM0 EQU CYREG_PRT0_DM0
IDAC_OUT__DM1 EQU CYREG_PRT0_DM1
IDAC_OUT__DM2 EQU CYREG_PRT0_DM2
IDAC_OUT__DR EQU CYREG_PRT0_DR
IDAC_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
IDAC_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IDAC_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IDAC_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
IDAC_OUT__MASK EQU 0x80
IDAC_OUT__PORT EQU 0
IDAC_OUT__PRT EQU CYREG_PRT0_PRT
IDAC_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IDAC_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IDAC_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IDAC_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IDAC_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IDAC_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IDAC_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IDAC_OUT__PS EQU CYREG_PRT0_PS
IDAC_OUT__SHIFT EQU 7
IDAC_OUT__SLW EQU CYREG_PRT0_SLW

; blue_LED
blue_LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
blue_LED__0__MASK EQU 0x02
blue_LED__0__PC EQU CYREG_PRT2_PC1
blue_LED__0__PORT EQU 2
blue_LED__0__SHIFT EQU 1
blue_LED__AG EQU CYREG_PRT2_AG
blue_LED__AMUX EQU CYREG_PRT2_AMUX
blue_LED__BIE EQU CYREG_PRT2_BIE
blue_LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
blue_LED__BYP EQU CYREG_PRT2_BYP
blue_LED__CTL EQU CYREG_PRT2_CTL
blue_LED__DM0 EQU CYREG_PRT2_DM0
blue_LED__DM1 EQU CYREG_PRT2_DM1
blue_LED__DM2 EQU CYREG_PRT2_DM2
blue_LED__DR EQU CYREG_PRT2_DR
blue_LED__INP_DIS EQU CYREG_PRT2_INP_DIS
blue_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
blue_LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
blue_LED__LCD_EN EQU CYREG_PRT2_LCD_EN
blue_LED__MASK EQU 0x02
blue_LED__PORT EQU 2
blue_LED__PRT EQU CYREG_PRT2_PRT
blue_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
blue_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
blue_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
blue_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
blue_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
blue_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
blue_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
blue_LED__PS EQU CYREG_PRT2_PS
blue_LED__SHIFT EQU 1
blue_LED__SLW EQU CYREG_PRT2_SLW

; cv_pedal
cv_pedal__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
cv_pedal__0__MASK EQU 0x10
cv_pedal__0__PC EQU CYREG_PRT3_PC4
cv_pedal__0__PORT EQU 3
cv_pedal__0__SHIFT EQU 4
cv_pedal__AG EQU CYREG_PRT3_AG
cv_pedal__AMUX EQU CYREG_PRT3_AMUX
cv_pedal__BIE EQU CYREG_PRT3_BIE
cv_pedal__BIT_MASK EQU CYREG_PRT3_BIT_MASK
cv_pedal__BYP EQU CYREG_PRT3_BYP
cv_pedal__CTL EQU CYREG_PRT3_CTL
cv_pedal__DM0 EQU CYREG_PRT3_DM0
cv_pedal__DM1 EQU CYREG_PRT3_DM1
cv_pedal__DM2 EQU CYREG_PRT3_DM2
cv_pedal__DR EQU CYREG_PRT3_DR
cv_pedal__INP_DIS EQU CYREG_PRT3_INP_DIS
cv_pedal__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
cv_pedal__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
cv_pedal__LCD_EN EQU CYREG_PRT3_LCD_EN
cv_pedal__MASK EQU 0x10
cv_pedal__PORT EQU 3
cv_pedal__PRT EQU CYREG_PRT3_PRT
cv_pedal__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
cv_pedal__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
cv_pedal__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
cv_pedal__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
cv_pedal__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
cv_pedal__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
cv_pedal__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
cv_pedal__PS EQU CYREG_PRT3_PS
cv_pedal__SHIFT EQU 4
cv_pedal__SLW EQU CYREG_PRT3_SLW

; joy_x_25
joy_x_25__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
joy_x_25__0__MASK EQU 0x20
joy_x_25__0__PC EQU CYREG_PRT2_PC5
joy_x_25__0__PORT EQU 2
joy_x_25__0__SHIFT EQU 5
joy_x_25__AG EQU CYREG_PRT2_AG
joy_x_25__AMUX EQU CYREG_PRT2_AMUX
joy_x_25__BIE EQU CYREG_PRT2_BIE
joy_x_25__BIT_MASK EQU CYREG_PRT2_BIT_MASK
joy_x_25__BYP EQU CYREG_PRT2_BYP
joy_x_25__CTL EQU CYREG_PRT2_CTL
joy_x_25__DM0 EQU CYREG_PRT2_DM0
joy_x_25__DM1 EQU CYREG_PRT2_DM1
joy_x_25__DM2 EQU CYREG_PRT2_DM2
joy_x_25__DR EQU CYREG_PRT2_DR
joy_x_25__INP_DIS EQU CYREG_PRT2_INP_DIS
joy_x_25__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
joy_x_25__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
joy_x_25__LCD_EN EQU CYREG_PRT2_LCD_EN
joy_x_25__MASK EQU 0x20
joy_x_25__PORT EQU 2
joy_x_25__PRT EQU CYREG_PRT2_PRT
joy_x_25__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
joy_x_25__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
joy_x_25__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
joy_x_25__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
joy_x_25__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
joy_x_25__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
joy_x_25__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
joy_x_25__PS EQU CYREG_PRT2_PS
joy_x_25__SHIFT EQU 5
joy_x_25__SLW EQU CYREG_PRT2_SLW

; joy_y_23
joy_y_23__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
joy_y_23__0__MASK EQU 0x08
joy_y_23__0__PC EQU CYREG_PRT2_PC3
joy_y_23__0__PORT EQU 2
joy_y_23__0__SHIFT EQU 3
joy_y_23__AG EQU CYREG_PRT2_AG
joy_y_23__AMUX EQU CYREG_PRT2_AMUX
joy_y_23__BIE EQU CYREG_PRT2_BIE
joy_y_23__BIT_MASK EQU CYREG_PRT2_BIT_MASK
joy_y_23__BYP EQU CYREG_PRT2_BYP
joy_y_23__CTL EQU CYREG_PRT2_CTL
joy_y_23__DM0 EQU CYREG_PRT2_DM0
joy_y_23__DM1 EQU CYREG_PRT2_DM1
joy_y_23__DM2 EQU CYREG_PRT2_DM2
joy_y_23__DR EQU CYREG_PRT2_DR
joy_y_23__INP_DIS EQU CYREG_PRT2_INP_DIS
joy_y_23__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
joy_y_23__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
joy_y_23__LCD_EN EQU CYREG_PRT2_LCD_EN
joy_y_23__MASK EQU 0x08
joy_y_23__PORT EQU 2
joy_y_23__PRT EQU CYREG_PRT2_PRT
joy_y_23__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
joy_y_23__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
joy_y_23__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
joy_y_23__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
joy_y_23__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
joy_y_23__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
joy_y_23__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
joy_y_23__PS EQU CYREG_PRT2_PS
joy_y_23__SHIFT EQU 3
joy_y_23__SLW EQU CYREG_PRT2_SLW

; ExtMUX_EN
ExtMUX_EN__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
ExtMUX_EN__0__MASK EQU 0x20
ExtMUX_EN__0__PC EQU CYREG_IO_PC_PRT15_PC5
ExtMUX_EN__0__PORT EQU 15
ExtMUX_EN__0__SHIFT EQU 5
ExtMUX_EN__AG EQU CYREG_PRT15_AG
ExtMUX_EN__AMUX EQU CYREG_PRT15_AMUX
ExtMUX_EN__BIE EQU CYREG_PRT15_BIE
ExtMUX_EN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ExtMUX_EN__BYP EQU CYREG_PRT15_BYP
ExtMUX_EN__CTL EQU CYREG_PRT15_CTL
ExtMUX_EN__DM0 EQU CYREG_PRT15_DM0
ExtMUX_EN__DM1 EQU CYREG_PRT15_DM1
ExtMUX_EN__DM2 EQU CYREG_PRT15_DM2
ExtMUX_EN__DR EQU CYREG_PRT15_DR
ExtMUX_EN__INP_DIS EQU CYREG_PRT15_INP_DIS
ExtMUX_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ExtMUX_EN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ExtMUX_EN__LCD_EN EQU CYREG_PRT15_LCD_EN
ExtMUX_EN__MASK EQU 0x20
ExtMUX_EN__PORT EQU 15
ExtMUX_EN__PRT EQU CYREG_PRT15_PRT
ExtMUX_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ExtMUX_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ExtMUX_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ExtMUX_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ExtMUX_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ExtMUX_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ExtMUX_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ExtMUX_EN__PS EQU CYREG_PRT15_PS
ExtMUX_EN__SHIFT EQU 5
ExtMUX_EN__SLW EQU CYREG_PRT15_SLW

; SPI_ready
SPI_ready__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
SPI_ready__0__MASK EQU 0x40
SPI_ready__0__PC EQU CYREG_PRT0_PC6
SPI_ready__0__PORT EQU 0
SPI_ready__0__SHIFT EQU 6
SPI_ready__AG EQU CYREG_PRT0_AG
SPI_ready__AMUX EQU CYREG_PRT0_AMUX
SPI_ready__BIE EQU CYREG_PRT0_BIE
SPI_ready__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SPI_ready__BYP EQU CYREG_PRT0_BYP
SPI_ready__CTL EQU CYREG_PRT0_CTL
SPI_ready__DM0 EQU CYREG_PRT0_DM0
SPI_ready__DM1 EQU CYREG_PRT0_DM1
SPI_ready__DM2 EQU CYREG_PRT0_DM2
SPI_ready__DR EQU CYREG_PRT0_DR
SPI_ready__INP_DIS EQU CYREG_PRT0_INP_DIS
SPI_ready__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SPI_ready__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SPI_ready__LCD_EN EQU CYREG_PRT0_LCD_EN
SPI_ready__MASK EQU 0x40
SPI_ready__PORT EQU 0
SPI_ready__PRT EQU CYREG_PRT0_PRT
SPI_ready__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SPI_ready__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SPI_ready__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SPI_ready__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SPI_ready__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SPI_ready__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SPI_ready__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SPI_ready__PS EQU CYREG_PRT0_PS
SPI_ready__SHIFT EQU 6
SPI_ready__SLW EQU CYREG_PRT0_SLW

; Sleep_isr
Sleep_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Sleep_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Sleep_isr__INTC_MASK EQU 0x01
Sleep_isr__INTC_NUMBER EQU 0
Sleep_isr__INTC_PRIOR_NUM EQU 7
Sleep_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Sleep_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Sleep_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; knob_1_01
knob_1_01__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
knob_1_01__0__MASK EQU 0x02
knob_1_01__0__PC EQU CYREG_PRT0_PC1
knob_1_01__0__PORT EQU 0
knob_1_01__0__SHIFT EQU 1
knob_1_01__AG EQU CYREG_PRT0_AG
knob_1_01__AMUX EQU CYREG_PRT0_AMUX
knob_1_01__BIE EQU CYREG_PRT0_BIE
knob_1_01__BIT_MASK EQU CYREG_PRT0_BIT_MASK
knob_1_01__BYP EQU CYREG_PRT0_BYP
knob_1_01__CTL EQU CYREG_PRT0_CTL
knob_1_01__DM0 EQU CYREG_PRT0_DM0
knob_1_01__DM1 EQU CYREG_PRT0_DM1
knob_1_01__DM2 EQU CYREG_PRT0_DM2
knob_1_01__DR EQU CYREG_PRT0_DR
knob_1_01__INP_DIS EQU CYREG_PRT0_INP_DIS
knob_1_01__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
knob_1_01__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
knob_1_01__LCD_EN EQU CYREG_PRT0_LCD_EN
knob_1_01__MASK EQU 0x02
knob_1_01__PORT EQU 0
knob_1_01__PRT EQU CYREG_PRT0_PRT
knob_1_01__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
knob_1_01__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
knob_1_01__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
knob_1_01__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
knob_1_01__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
knob_1_01__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
knob_1_01__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
knob_1_01__PS EQU CYREG_PRT0_PS
knob_1_01__SHIFT EQU 1
knob_1_01__SLW EQU CYREG_PRT0_SLW

; knob_2_36
knob_2_36__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
knob_2_36__0__MASK EQU 0x40
knob_2_36__0__PC EQU CYREG_PRT3_PC6
knob_2_36__0__PORT EQU 3
knob_2_36__0__SHIFT EQU 6
knob_2_36__AG EQU CYREG_PRT3_AG
knob_2_36__AMUX EQU CYREG_PRT3_AMUX
knob_2_36__BIE EQU CYREG_PRT3_BIE
knob_2_36__BIT_MASK EQU CYREG_PRT3_BIT_MASK
knob_2_36__BYP EQU CYREG_PRT3_BYP
knob_2_36__CTL EQU CYREG_PRT3_CTL
knob_2_36__DM0 EQU CYREG_PRT3_DM0
knob_2_36__DM1 EQU CYREG_PRT3_DM1
knob_2_36__DM2 EQU CYREG_PRT3_DM2
knob_2_36__DR EQU CYREG_PRT3_DR
knob_2_36__INP_DIS EQU CYREG_PRT3_INP_DIS
knob_2_36__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
knob_2_36__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
knob_2_36__LCD_EN EQU CYREG_PRT3_LCD_EN
knob_2_36__MASK EQU 0x40
knob_2_36__PORT EQU 3
knob_2_36__PRT EQU CYREG_PRT3_PRT
knob_2_36__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
knob_2_36__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
knob_2_36__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
knob_2_36__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
knob_2_36__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
knob_2_36__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
knob_2_36__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
knob_2_36__PS EQU CYREG_PRT3_PS
knob_2_36__SHIFT EQU 6
knob_2_36__SLW EQU CYREG_PRT3_SLW

; my_Vbus_ISR
my_Vbus_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
my_Vbus_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
my_Vbus_ISR__INTC_MASK EQU 0x800
my_Vbus_ISR__INTC_NUMBER EQU 11
my_Vbus_ISR__INTC_PRIOR_NUM EQU 7
my_Vbus_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
my_Vbus_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
my_Vbus_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_Seq_1
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B1_UDB04_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B1_UDB04_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B1_UDB04_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B1_UDB04_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B1_UDB04_ST
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B1_UDB11_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB08_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB08_ST
ADC_SAR_Seq_1_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER EQU 6
ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL EQU 6
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL EQU 0
ADC_SAR_Seq_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
ADC_SAR_Seq_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
ADC_SAR_Seq_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_1_IntClock__INDEX EQU 0x04
ADC_SAR_Seq_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_1_IntClock__PM_ACT_MSK EQU 0x10
ADC_SAR_Seq_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_1_IntClock__PM_STBY_MSK EQU 0x10
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x02
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 1
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_Seq_1_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_Seq_1_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER EQU 7
ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL EQU 7
ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL EQU 0

; CV_pedal_sense
CV_pedal_sense__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
CV_pedal_sense__0__MASK EQU 0x04
CV_pedal_sense__0__PC EQU CYREG_PRT3_PC2
CV_pedal_sense__0__PORT EQU 3
CV_pedal_sense__0__SHIFT EQU 2
CV_pedal_sense__AG EQU CYREG_PRT3_AG
CV_pedal_sense__AMUX EQU CYREG_PRT3_AMUX
CV_pedal_sense__BIE EQU CYREG_PRT3_BIE
CV_pedal_sense__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CV_pedal_sense__BYP EQU CYREG_PRT3_BYP
CV_pedal_sense__CTL EQU CYREG_PRT3_CTL
CV_pedal_sense__DM0 EQU CYREG_PRT3_DM0
CV_pedal_sense__DM1 EQU CYREG_PRT3_DM1
CV_pedal_sense__DM2 EQU CYREG_PRT3_DM2
CV_pedal_sense__DR EQU CYREG_PRT3_DR
CV_pedal_sense__INP_DIS EQU CYREG_PRT3_INP_DIS
CV_pedal_sense__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CV_pedal_sense__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CV_pedal_sense__LCD_EN EQU CYREG_PRT3_LCD_EN
CV_pedal_sense__MASK EQU 0x04
CV_pedal_sense__PORT EQU 3
CV_pedal_sense__PRT EQU CYREG_PRT3_PRT
CV_pedal_sense__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CV_pedal_sense__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CV_pedal_sense__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CV_pedal_sense__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CV_pedal_sense__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CV_pedal_sense__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CV_pedal_sense__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CV_pedal_sense__PS EQU CYREG_PRT3_PS
CV_pedal_sense__SHIFT EQU 2
CV_pedal_sense__SLW EQU CYREG_PRT3_SLW

; fretted_latching
fretted_latching__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
fretted_latching__0__MASK EQU 0x08
fretted_latching__0__PC EQU CYREG_PRT12_PC3
fretted_latching__0__PORT EQU 12
fretted_latching__0__SHIFT EQU 3
fretted_latching__AG EQU CYREG_PRT12_AG
fretted_latching__BIE EQU CYREG_PRT12_BIE
fretted_latching__BIT_MASK EQU CYREG_PRT12_BIT_MASK
fretted_latching__BYP EQU CYREG_PRT12_BYP
fretted_latching__DM0 EQU CYREG_PRT12_DM0
fretted_latching__DM1 EQU CYREG_PRT12_DM1
fretted_latching__DM2 EQU CYREG_PRT12_DM2
fretted_latching__DR EQU CYREG_PRT12_DR
fretted_latching__INP_DIS EQU CYREG_PRT12_INP_DIS
fretted_latching__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
fretted_latching__MASK EQU 0x08
fretted_latching__PORT EQU 12
fretted_latching__PRT EQU CYREG_PRT12_PRT
fretted_latching__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
fretted_latching__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
fretted_latching__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
fretted_latching__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
fretted_latching__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
fretted_latching__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
fretted_latching__PS EQU CYREG_PRT12_PS
fretted_latching__SHIFT EQU 3
fretted_latching__SIO_CFG EQU CYREG_PRT12_SIO_CFG
fretted_latching__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
fretted_latching__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
fretted_latching__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
fretted_latching__SLW EQU CYREG_PRT12_SLW

; fretted_momentary
fretted_momentary__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
fretted_momentary__0__MASK EQU 0x04
fretted_momentary__0__PC EQU CYREG_PRT12_PC2
fretted_momentary__0__PORT EQU 12
fretted_momentary__0__SHIFT EQU 2
fretted_momentary__AG EQU CYREG_PRT12_AG
fretted_momentary__BIE EQU CYREG_PRT12_BIE
fretted_momentary__BIT_MASK EQU CYREG_PRT12_BIT_MASK
fretted_momentary__BYP EQU CYREG_PRT12_BYP
fretted_momentary__DM0 EQU CYREG_PRT12_DM0
fretted_momentary__DM1 EQU CYREG_PRT12_DM1
fretted_momentary__DM2 EQU CYREG_PRT12_DM2
fretted_momentary__DR EQU CYREG_PRT12_DR
fretted_momentary__INP_DIS EQU CYREG_PRT12_INP_DIS
fretted_momentary__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
fretted_momentary__MASK EQU 0x04
fretted_momentary__PORT EQU 12
fretted_momentary__PRT EQU CYREG_PRT12_PRT
fretted_momentary__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
fretted_momentary__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
fretted_momentary__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
fretted_momentary__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
fretted_momentary__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
fretted_momentary__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
fretted_momentary__PS EQU CYREG_PRT12_PS
fretted_momentary__SHIFT EQU 2
fretted_momentary__SIO_CFG EQU CYREG_PRT12_SIO_CFG
fretted_momentary__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
fretted_momentary__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
fretted_momentary__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
fretted_momentary__SLW EQU CYREG_PRT12_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 78000000
BCLK__BUS_CLK__KHZ EQU 78000
BCLK__BUS_CLK__MHZ EQU 78
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000801E
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x000000FF
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
