
#ifndef LU_DZO_BIT_CONST_h
#define LU_DZO_BIT_CONST_h

/*****************************************/
//Макски всіх сигналів ДЗ
/*****************************************/
enum DZO_SIG_MASK{
	
IDX_U32_RNG_BIG_ZVN_NESPR_DZO                  = (RNG_BIG_ZVN_NESPR_DZO                         ) >> 5,
IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G           = (RNG_BIG_ZBR_BLOCK_DZO1_I_O_3G                 ) >> 5,
IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O             = (RNG_BIG_ZBR_BLOCK_DZO1_I_O                    ) >> 5,
IDX_U32_RNG_BIG_BLOCK_DZO1                     = (RNG_BIG_BLOCK_DZO1                            ) >> 5,
IDX_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5      = (RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5             ) >> 5,
IDX_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO            = (RNG_BIG_I_O3G_DIV_I_O1G_DZO                   ) >> 5,
IDX_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO   = (RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO          ) >> 5,
IDX_U32_RNG_BIG_BLK_DZO1_I_OSN                 = (RNG_BIG_BLK_DZO1_I_OSN                        ) >> 5,
IDX_U32_RNG_BIG_NKN_DZO                        = (RNG_BIG_NKN_DZO                               ) >> 5,
IDX_U32_RNG_BIG_CNKN_DZO                       = (RNG_BIG_CNKN_DZO                              ) >> 5,
IDX_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN     = (RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN            ) >> 5,
IDX_U32_RNG_BIG_PO2_I_BLK_DZO                  = (RNG_BIG_PO2_I_BLK_DZO                         ) >> 5,
IDX_U32_RNG_BIG_BLK_DZO1                       = (RNG_BIG_BLK_DZO1                              ) >> 5,
IDX_U32_RNG_BIG_PO_DZO1                        = (RNG_BIG_PO_DZO1                               ) >> 5,
IDX_U32_RNG_BIG_DZO1                           = (RNG_BIG_DZO1                                  ) >> 5,
IDX_U32_RNG_BIG_PO_AMCZ_DZO1                   = (RNG_BIG_PO_AMCZ_DZO1                          ) >> 5,
IDX_U32_RNG_BIG_AMCZ_DZO1                      = (RNG_BIG_AMCZ_DZO1                             ) >> 5,
IDX_U32_RNG_BIG_BLOCK_PR_DZO2                  = (RNG_BIG_BLOCK_PR_DZO2                         ) >> 5,
IDX_U32_RNG_BIG_OP_PR_DZO2                     = (RNG_BIG_OP_PR_DZO2                            ) >> 5,
IDX_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G          = (RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G                 ) >> 5,
IDX_U32_RNG_BIG_BLOCK_DZO2                     = (RNG_BIG_BLOCK_DZO2                            ) >> 5,
IDX_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G       = (RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G              ) >> 5,
IDX_U32_RNG_BIG_BLK_DZO2                       = (RNG_BIG_BLK_DZO2                              ) >> 5,
IDX_U32_RNG_BIG_SECTOR_DIR_DZO2                = (RNG_BIG_SECTOR_DIR_DZO2                       ) >> 5,
IDX_U32_RNG_BIG_SECTOR_INV_DZO2                = (RNG_BIG_SECTOR_INV_DZO2                       ) >> 5,
IDX_U32_RNG_BIG_PO_DIR_DZO2                    = (RNG_BIG_PO_DIR_DZO2                           ) >> 5,
IDX_U32_RNG_BIG_PO_INV_DZO2                    = (RNG_BIG_PO_INV_DZO2                           ) >> 5,
IDX_U32_RNG_BIG_DZO2                           = (RNG_BIG_DZO2                                  ) >> 5,
IDX_U32_RNG_BIG_AMCZ_DZO2                      = (RNG_BIG_AMCZ_DZO2                             ) >> 5,
IDX_U32_RNG_BIG_PO_AMCZ_DZO2                   = (RNG_BIG_PO_AMCZ_DZO2                          ) >> 5,
IDX_U32_RNG_BIG_BLOCK_PR_DZO3                  = (RNG_BIG_BLOCK_PR_DZO3                         ) >> 5,
IDX_U32_RNG_BIG_OP_PR_DZO3                     = (RNG_BIG_OP_PR_DZO3                            ) >> 5,
IDX_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G          = (RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G                 ) >> 5,
IDX_U32_RNG_BIG_BLOCK_DZO3                     = (RNG_BIG_BLOCK_DZO3                            ) >> 5,
IDX_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G       = (RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G              ) >> 5,
IDX_U32_RNG_BIG_BLK_DZO3                       = (RNG_BIG_BLK_DZO3                              ) >> 5,
IDX_U32_RNG_BIG_SECTOR_DIR_DZO3                = (RNG_BIG_SECTOR_DIR_DZO3                       ) >> 5,
IDX_U32_RNG_BIG_SECTOR_INV_DZO3                = (RNG_BIG_SECTOR_INV_DZO3                       ) >> 5,
IDX_U32_RNG_BIG_PO_DIR_DZO3                    = (RNG_BIG_PO_DIR_DZO3                           ) >> 5,
IDX_U32_RNG_BIG_PO_INV_DZO3                    = (RNG_BIG_PO_INV_DZO3                           ) >> 5,
IDX_U32_RNG_BIG_DZO3                           = (RNG_BIG_DZO3                                  ) >> 5,
IDX_U32_RNG_BIG_AMCZ_DZO3                      = (RNG_BIG_AMCZ_DZO3                             ) >> 5,
IDX_U32_RNG_BIG_PO_AMCZ_DZO3                   = (RNG_BIG_PO_AMCZ_DZO3                          ) >> 5,
IDX_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G          = (RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G                 ) >> 5,
IDX_U32_RNG_BIG_BLOCK_DZO4                     = (RNG_BIG_BLOCK_DZO4                            ) >> 5,
IDX_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G       = (RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G              ) >> 5,
IDX_U32_RNG_BIG_BLK_DZO4                       = (RNG_BIG_BLK_DZO4                              ) >> 5,
IDX_U32_RNG_BIG_NAPRYM_DIR_DZO4                = (RNG_BIG_NAPRYM_DIR_DZO4                       ) >> 5,
IDX_U32_RNG_BIG_NAPRYM_INV_DZO4                = (RNG_BIG_NAPRYM_INV_DZO4                       ) >> 5,
IDX_U32_RNG_BIG_PO_DIR_DZO4                    = (RNG_BIG_PO_DIR_DZO4                           ) >> 5,
IDX_U32_RNG_BIG_PO_INV_DZO4                    = (RNG_BIG_PO_INV_DZO4                           ) >> 5,
IDX_U32_RNG_BIG_DZO4                           = (RNG_BIG_DZO4                                  ) >> 5,
IDX_U32_RNG_BIG_AMCZ_DZO4                      = (RNG_BIG_AMCZ_DZO4                             ) >> 5,
IDX_U32_RNG_BIG_PO_AMCZ_DZO4                   = (RNG_BIG_PO_AMCZ_DZO4                          ) >> 5,

//==============================================
MSK_U32_RNG_BIG_ZVN_NESPR_DZO                  = (RNG_BIG_ZVN_NESPR_DZO                         )&0x1f,
MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G           = (RNG_BIG_ZBR_BLOCK_DZO1_I_O_3G                  )&0x1f,
MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O             = (RNG_BIG_ZBR_BLOCK_DZO1_I_O                    )&0x1f,
MSK_U32_RNG_BIG_BLOCK_DZO1                     = (RNG_BIG_BLOCK_DZO1                            )&0x1f,
MSK_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5      = (RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5             )&0x1f,
MSK_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO            = (RNG_BIG_I_O3G_DIV_I_O1G_DZO                   )&0x1f,
MSK_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO   = (RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO          )&0x1f,
MSK_U32_RNG_BIG_BLK_DZO1_I_OSN                 = (RNG_BIG_BLK_DZO1_I_OSN                        )&0x1f,
MSK_U32_RNG_BIG_NKN_DZO                        = (RNG_BIG_NKN_DZO                               )&0x1f,
MSK_U32_RNG_BIG_CNKN_DZO                       = (RNG_BIG_CNKN_DZO                              )&0x1f,
MSK_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN     = (RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN            )&0x1f,
MSK_U32_RNG_BIG_PO2_I_BLK_DZO                  = (RNG_BIG_PO2_I_BLK_DZO                         )&0x1f,
MSK_U32_RNG_BIG_BLK_DZO1                       = (RNG_BIG_BLK_DZO1                              )&0x1f,
MSK_U32_RNG_BIG_PO_DZO1                        = (RNG_BIG_PO_DZO1                               )&0x1f,
MSK_U32_RNG_BIG_DZO1                           = (RNG_BIG_DZO1                                  )&0x1f,
MSK_U32_RNG_BIG_PO_AMCZ_DZO1                   = (RNG_BIG_PO_AMCZ_DZO1                          )&0x1f,
MSK_U32_RNG_BIG_AMCZ_DZO1                      = (RNG_BIG_AMCZ_DZO1                             )&0x1f,
MSK_U32_RNG_BIG_BLOCK_PR_DZO2                  = (RNG_BIG_BLOCK_PR_DZO2                         )&0x1f,
MSK_U32_RNG_BIG_OP_PR_DZO2                     = (RNG_BIG_OP_PR_DZO2                            )&0x1f,
MSK_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G          = (RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G                 )&0x1f,
MSK_U32_RNG_BIG_BLOCK_DZO2                     = (RNG_BIG_BLOCK_DZO2                            )&0x1f,
MSK_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G       = (RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G              )&0x1f,
MSK_U32_RNG_BIG_BLK_DZO2                       = (RNG_BIG_BLK_DZO2                              )&0x1f,
MSK_U32_RNG_BIG_SECTOR_DIR_DZO2                = (RNG_BIG_SECTOR_DIR_DZO2                       )&0x1f,
MSK_U32_RNG_BIG_SECTOR_INV_DZO2                = (RNG_BIG_SECTOR_INV_DZO2                       )&0x1f,
MSK_U32_RNG_BIG_PO_DIR_DZO2                    = (RNG_BIG_PO_DIR_DZO2                           )&0x1f,
MSK_U32_RNG_BIG_PO_INV_DZO2                    = (RNG_BIG_PO_INV_DZO2                           )&0x1f,
MSK_U32_RNG_BIG_DZO2                           = (RNG_BIG_DZO2                                  )&0x1f,
MSK_U32_RNG_BIG_AMCZ_DZO2                      = (RNG_BIG_AMCZ_DZO2                             )&0x1f,
MSK_U32_RNG_BIG_PO_AMCZ_DZO2                   = (RNG_BIG_PO_AMCZ_DZO2                          )&0x1f,
MSK_U32_RNG_BIG_BLOCK_PR_DZO3                  = (RNG_BIG_BLOCK_PR_DZO3                         )&0x1f,
MSK_U32_RNG_BIG_OP_PR_DZO3                     = (RNG_BIG_OP_PR_DZO3                            )&0x1f,
MSK_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G          = (RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G                 )&0x1f,
MSK_U32_RNG_BIG_BLOCK_DZO3                     = (RNG_BIG_BLOCK_DZO3                            )&0x1f,
MSK_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G       = (RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G              )&0x1f,
MSK_U32_RNG_BIG_BLK_DZO3                       = (RNG_BIG_BLK_DZO3                              )&0x1f,
MSK_U32_RNG_BIG_SECTOR_DIR_DZO3                = (RNG_BIG_SECTOR_DIR_DZO3                       )&0x1f,
MSK_U32_RNG_BIG_SECTOR_INV_DZO3                = (RNG_BIG_SECTOR_INV_DZO3                       )&0x1f,
MSK_U32_RNG_BIG_PO_DIR_DZO3                    = (RNG_BIG_PO_DIR_DZO3                           )&0x1f,
MSK_U32_RNG_BIG_PO_INV_DZO3                    = (RNG_BIG_PO_INV_DZO3                           )&0x1f,
MSK_U32_RNG_BIG_DZO3                           = (RNG_BIG_DZO3                                  )&0x1f,
MSK_U32_RNG_BIG_AMCZ_DZO3                      = (RNG_BIG_AMCZ_DZO3                             )&0x1f,
MSK_U32_RNG_BIG_PO_AMCZ_DZO3                   = (RNG_BIG_PO_AMCZ_DZO3                          )&0x1f,
MSK_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G          = (RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G                 )&0x1f,
MSK_U32_RNG_BIG_BLOCK_DZO4                     = (RNG_BIG_BLOCK_DZO4                            )&0x1f,
MSK_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G       = (RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G              )&0x1f,
MSK_U32_RNG_BIG_BLK_DZO4                       = (RNG_BIG_BLK_DZO4                              )&0x1f,
MSK_U32_RNG_BIG_NAPRYM_DIR_DZO4                = (RNG_BIG_NAPRYM_DIR_DZO4                       )&0x1f,
MSK_U32_RNG_BIG_NAPRYM_INV_DZO4                = (RNG_BIG_NAPRYM_INV_DZO4                       )&0x1f,
MSK_U32_RNG_BIG_PO_DIR_DZO4                    = (RNG_BIG_PO_DIR_DZO4                           )&0x1f,
MSK_U32_RNG_BIG_PO_INV_DZO4                    = (RNG_BIG_PO_INV_DZO4                           )&0x1f,
MSK_U32_RNG_BIG_DZO4                           = (RNG_BIG_DZO4                                  )&0x1f,
MSK_U32_RNG_BIG_AMCZ_DZO4                      = (RNG_BIG_AMCZ_DZO4                             )&0x1f,
MSK_U32_RNG_BIG_PO_AMCZ_DZO4                   = (RNG_BIG_PO_AMCZ_DZO4                          )&0x1f,



ZVN_NESPR_DZO_CMD_00 = (( IDX_U32_RNG_BIG_ZVN_NESPR_DZO ==  0)<< MSK_U32_RNG_BIG_ZVN_NESPR_DZO ),
ZVN_NESPR_DZO_CMD_01 = (( IDX_U32_RNG_BIG_ZVN_NESPR_DZO ==  1)<< MSK_U32_RNG_BIG_ZVN_NESPR_DZO ),
ZVN_NESPR_DZO_CMD_02 = (( IDX_U32_RNG_BIG_ZVN_NESPR_DZO ==  2)<< MSK_U32_RNG_BIG_ZVN_NESPR_DZO ),
ZVN_NESPR_DZO_CMD_03 = (( IDX_U32_RNG_BIG_ZVN_NESPR_DZO ==  3)<< MSK_U32_RNG_BIG_ZVN_NESPR_DZO ),
ZVN_NESPR_DZO_CMD_04 = (( IDX_U32_RNG_BIG_ZVN_NESPR_DZO ==  4)<< MSK_U32_RNG_BIG_ZVN_NESPR_DZO ),
ZVN_NESPR_DZO_CMD_05 = (( IDX_U32_RNG_BIG_ZVN_NESPR_DZO ==  5)<< MSK_U32_RNG_BIG_ZVN_NESPR_DZO ),
ZVN_NESPR_DZO_CMD_06 = (( IDX_U32_RNG_BIG_ZVN_NESPR_DZO ==  6)<< MSK_U32_RNG_BIG_ZVN_NESPR_DZO ),
ZVN_NESPR_DZO_CMD_07 = (( IDX_U32_RNG_BIG_ZVN_NESPR_DZO ==  7)<< MSK_U32_RNG_BIG_ZVN_NESPR_DZO ),
ZVN_NESPR_DZO_CMD_08 = (( IDX_U32_RNG_BIG_ZVN_NESPR_DZO ==  8)<< MSK_U32_RNG_BIG_ZVN_NESPR_DZO ),
ZVN_NESPR_DZO_CMD_09 = (( IDX_U32_RNG_BIG_ZVN_NESPR_DZO ==  9)<< MSK_U32_RNG_BIG_ZVN_NESPR_DZO ),
ZVN_NESPR_DZO_CMD_10 = (( IDX_U32_RNG_BIG_ZVN_NESPR_DZO == 10)<< MSK_U32_RNG_BIG_ZVN_NESPR_DZO ),
ZVN_NESPR_DZO_CMD_11 = (( IDX_U32_RNG_BIG_ZVN_NESPR_DZO == 11)<< MSK_U32_RNG_BIG_ZVN_NESPR_DZO ),

ZBR_BLOCK_DZO1_I_O_3G_CMD_00 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G ==  0)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G),
ZBR_BLOCK_DZO1_I_O_3G_CMD_01 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G ==  1)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G),
ZBR_BLOCK_DZO1_I_O_3G_CMD_02 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G ==  2)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G),
ZBR_BLOCK_DZO1_I_O_3G_CMD_03 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G ==  3)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G),
ZBR_BLOCK_DZO1_I_O_3G_CMD_04 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G ==  4)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G),
ZBR_BLOCK_DZO1_I_O_3G_CMD_05 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G ==  5)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G),
ZBR_BLOCK_DZO1_I_O_3G_CMD_06 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G ==  6)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G),
ZBR_BLOCK_DZO1_I_O_3G_CMD_07 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G ==  7)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G),
ZBR_BLOCK_DZO1_I_O_3G_CMD_08 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G ==  8)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G),
ZBR_BLOCK_DZO1_I_O_3G_CMD_09 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G ==  9)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G),
ZBR_BLOCK_DZO1_I_O_3G_CMD_10 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G == 10)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G),
ZBR_BLOCK_DZO1_I_O_3G_CMD_11 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G == 11)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O_G),

ZBR_BLOCK_DZO1_I_O_CMD_00 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ==  0)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ),
ZBR_BLOCK_DZO1_I_O_CMD_01 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ==  1)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ),
ZBR_BLOCK_DZO1_I_O_CMD_02 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ==  2)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ),
ZBR_BLOCK_DZO1_I_O_CMD_03 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ==  3)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ),
ZBR_BLOCK_DZO1_I_O_CMD_04 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ==  4)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ),
ZBR_BLOCK_DZO1_I_O_CMD_05 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ==  5)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ),
ZBR_BLOCK_DZO1_I_O_CMD_06 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ==  6)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ),
ZBR_BLOCK_DZO1_I_O_CMD_07 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ==  7)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ),
ZBR_BLOCK_DZO1_I_O_CMD_08 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ==  8)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ),
ZBR_BLOCK_DZO1_I_O_CMD_09 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ==  9)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ),
ZBR_BLOCK_DZO1_I_O_CMD_10 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O == 10)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ),
ZBR_BLOCK_DZO1_I_O_CMD_11 = (( IDX_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O == 11)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO1_I_O ),

BLOCK_DZO1_CMD_00 = ((IDX_U32_RNG_BIG_BLOCK_DZO1  ==  0)<< MSK_U32_RNG_BIG_BLOCK_DZO1 ),
BLOCK_DZO1_CMD_01 = ((IDX_U32_RNG_BIG_BLOCK_DZO1  ==  1)<< MSK_U32_RNG_BIG_BLOCK_DZO1 ),
BLOCK_DZO1_CMD_02 = ((IDX_U32_RNG_BIG_BLOCK_DZO1  ==  2)<< MSK_U32_RNG_BIG_BLOCK_DZO1 ),
BLOCK_DZO1_CMD_03 = ((IDX_U32_RNG_BIG_BLOCK_DZO1  ==  3)<< MSK_U32_RNG_BIG_BLOCK_DZO1 ),
BLOCK_DZO1_CMD_04 = ((IDX_U32_RNG_BIG_BLOCK_DZO1  ==  4)<< MSK_U32_RNG_BIG_BLOCK_DZO1 ),
BLOCK_DZO1_CMD_05 = ((IDX_U32_RNG_BIG_BLOCK_DZO1  ==  5)<< MSK_U32_RNG_BIG_BLOCK_DZO1 ),
BLOCK_DZO1_CMD_06 = ((IDX_U32_RNG_BIG_BLOCK_DZO1  ==  6)<< MSK_U32_RNG_BIG_BLOCK_DZO1 ),
BLOCK_DZO1_CMD_07 = ((IDX_U32_RNG_BIG_BLOCK_DZO1  ==  7)<< MSK_U32_RNG_BIG_BLOCK_DZO1 ),
BLOCK_DZO1_CMD_08 = ((IDX_U32_RNG_BIG_BLOCK_DZO1  ==  8)<< MSK_U32_RNG_BIG_BLOCK_DZO1 ),   
BLOCK_DZO1_CMD_09 = ((IDX_U32_RNG_BIG_BLOCK_DZO1  ==  9)<< MSK_U32_RNG_BIG_BLOCK_DZO1 ),
BLOCK_DZO1_CMD_10 = ((IDX_U32_RNG_BIG_BLOCK_DZO1  == 10)<< MSK_U32_RNG_BIG_BLOCK_DZO1 ),
BLOCK_DZO1_CMD_11 = ((IDX_U32_RNG_BIG_BLOCK_DZO1  == 11)<< MSK_U32_RNG_BIG_BLOCK_DZO1 ),

I_BLK_DZO_I_LESS_IP_0_P_5_CMD_00 = (( IDX_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ==  0)<< MSK_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ),
I_BLK_DZO_I_LESS_IP_0_P_5_CMD_01 = (( IDX_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ==  1)<< MSK_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ),
I_BLK_DZO_I_LESS_IP_0_P_5_CMD_02 = (( IDX_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ==  2)<< MSK_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ),
I_BLK_DZO_I_LESS_IP_0_P_5_CMD_03 = (( IDX_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ==  3)<< MSK_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ),
I_BLK_DZO_I_LESS_IP_0_P_5_CMD_04 = (( IDX_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ==  4)<< MSK_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ),
I_BLK_DZO_I_LESS_IP_0_P_5_CMD_05 = (( IDX_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ==  5)<< MSK_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ),
I_BLK_DZO_I_LESS_IP_0_P_5_CMD_06 = (( IDX_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ==  6)<< MSK_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ),
I_BLK_DZO_I_LESS_IP_0_P_5_CMD_07 = (( IDX_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ==  7)<< MSK_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ),
I_BLK_DZO_I_LESS_IP_0_P_5_CMD_08 = (( IDX_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ==  8)<< MSK_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ),
I_BLK_DZO_I_LESS_IP_0_P_5_CMD_09 = (( IDX_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ==  9)<< MSK_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ),
I_BLK_DZO_I_LESS_IP_0_P_5_CMD_10 = (( IDX_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 == 10)<< MSK_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ),
I_BLK_DZO_I_LESS_IP_0_P_5_CMD_11 = (( IDX_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 == 11)<< MSK_U32_RNG_BIG_I_BLK_DZO_I_LESS_IP_0_P_5 ),


I_O3G_DIV_I_O1G_DZO_CMD_00 = ((IDX_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO ==  0)<< MSK_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO),
I_O3G_DIV_I_O1G_DZO_CMD_01 = ((IDX_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO ==  1)<< MSK_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO),
I_O3G_DIV_I_O1G_DZO_CMD_02 = ((IDX_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO ==  2)<< MSK_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO),
I_O3G_DIV_I_O1G_DZO_CMD_03 = ((IDX_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO ==  3)<< MSK_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO),
I_O3G_DIV_I_O1G_DZO_CMD_04 = ((IDX_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO ==  4)<< MSK_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO),
I_O3G_DIV_I_O1G_DZO_CMD_05 = ((IDX_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO ==  5)<< MSK_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO),
I_O3G_DIV_I_O1G_DZO_CMD_06 = ((IDX_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO ==  6)<< MSK_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO),
I_O3G_DIV_I_O1G_DZO_CMD_07 = ((IDX_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO ==  7)<< MSK_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO),
I_O3G_DIV_I_O1G_DZO_CMD_08 = ((IDX_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO ==  8)<< MSK_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO),
I_O3G_DIV_I_O1G_DZO_CMD_09 = ((IDX_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO ==  9)<< MSK_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO),
I_O3G_DIV_I_O1G_DZO_CMD_10 = ((IDX_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO == 10)<< MSK_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO),
I_O3G_DIV_I_O1G_DZO_CMD_11 = ((IDX_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO == 11)<< MSK_U32_RNG_BIG_I_O3G_DIV_I_O1G_DZO),


BLK_DZO1_I_O3G_DIV_I_O1G_CMD_00 = ((IDX_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO ==  0)<< MSK_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO),
BLK_DZO1_I_O3G_DIV_I_O1G_CMD_01 = ((IDX_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO ==  1)<< MSK_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO),
BLK_DZO1_I_O3G_DIV_I_O1G_CMD_02 = ((IDX_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO ==  2)<< MSK_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO),
BLK_DZO1_I_O3G_DIV_I_O1G_CMD_03 = ((IDX_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO ==  3)<< MSK_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO),
BLK_DZO1_I_O3G_DIV_I_O1G_CMD_04 = ((IDX_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO ==  4)<< MSK_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO),
BLK_DZO1_I_O3G_DIV_I_O1G_CMD_05 = ((IDX_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO ==  5)<< MSK_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO),
BLK_DZO1_I_O3G_DIV_I_O1G_CMD_06 = ((IDX_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO ==  6)<< MSK_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO),
BLK_DZO1_I_O3G_DIV_I_O1G_CMD_07 = ((IDX_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO ==  7)<< MSK_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO),
BLK_DZO1_I_O3G_DIV_I_O1G_CMD_08 = ((IDX_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO ==  8)<< MSK_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO),
BLK_DZO1_I_O3G_DIV_I_O1G_CMD_09 = ((IDX_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO ==  9)<< MSK_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO),
BLK_DZO1_I_O3G_DIV_I_O1G_CMD_10 = ((IDX_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO == 10)<< MSK_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO),
BLK_DZO1_I_O3G_DIV_I_O1G_CMD_11 = ((IDX_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO == 11)<< MSK_U32_RNG_BIG_BLK_DZO1_I_O3G_DIV_I_O1G_DZO),


BLK_DZO1_I_OSN_CMD_00 = ((    IDX_U32_RNG_BIG_BLK_DZO1_I_OSN   ==  0)<<   MSK_U32_RNG_BIG_BLK_DZO1_I_OSN  ),
BLK_DZO1_I_OSN_CMD_01 = ((    IDX_U32_RNG_BIG_BLK_DZO1_I_OSN   ==  1)<<   MSK_U32_RNG_BIG_BLK_DZO1_I_OSN  ),
BLK_DZO1_I_OSN_CMD_02 = ((    IDX_U32_RNG_BIG_BLK_DZO1_I_OSN   ==  2)<<   MSK_U32_RNG_BIG_BLK_DZO1_I_OSN  ),
BLK_DZO1_I_OSN_CMD_03 = ((    IDX_U32_RNG_BIG_BLK_DZO1_I_OSN   ==  3)<<   MSK_U32_RNG_BIG_BLK_DZO1_I_OSN  ),
BLK_DZO1_I_OSN_CMD_04 = ((    IDX_U32_RNG_BIG_BLK_DZO1_I_OSN   ==  4)<<   MSK_U32_RNG_BIG_BLK_DZO1_I_OSN  ),
BLK_DZO1_I_OSN_CMD_05 = ((    IDX_U32_RNG_BIG_BLK_DZO1_I_OSN   ==  5)<<   MSK_U32_RNG_BIG_BLK_DZO1_I_OSN  ),
BLK_DZO1_I_OSN_CMD_06 = ((    IDX_U32_RNG_BIG_BLK_DZO1_I_OSN   ==  6)<<   MSK_U32_RNG_BIG_BLK_DZO1_I_OSN  ),
BLK_DZO1_I_OSN_CMD_07 = ((    IDX_U32_RNG_BIG_BLK_DZO1_I_OSN   ==  7)<<   MSK_U32_RNG_BIG_BLK_DZO1_I_OSN  ),
BLK_DZO1_I_OSN_CMD_08 = ((    IDX_U32_RNG_BIG_BLK_DZO1_I_OSN   ==  8)<<   MSK_U32_RNG_BIG_BLK_DZO1_I_OSN  ),
BLK_DZO1_I_OSN_CMD_09 = ((    IDX_U32_RNG_BIG_BLK_DZO1_I_OSN   ==  9)<<   MSK_U32_RNG_BIG_BLK_DZO1_I_OSN  ),
BLK_DZO1_I_OSN_CMD_10 = ((    IDX_U32_RNG_BIG_BLK_DZO1_I_OSN   == 10)<<   MSK_U32_RNG_BIG_BLK_DZO1_I_OSN  ),
BLK_DZO1_I_OSN_CMD_11 = ((    IDX_U32_RNG_BIG_BLK_DZO1_I_OSN   == 11)<<   MSK_U32_RNG_BIG_BLK_DZO1_I_OSN  ),

NKN_DZO_CMD_00 = ((	IDX_U32_RNG_BIG_NKN_DZO	 ==  0)<< 	MSK_U32_RNG_BIG_NKN_DZO	),
NKN_DZO_CMD_01 = ((	IDX_U32_RNG_BIG_NKN_DZO	 ==  1)<< 	MSK_U32_RNG_BIG_NKN_DZO	),
NKN_DZO_CMD_02 = ((	IDX_U32_RNG_BIG_NKN_DZO	 ==  2)<< 	MSK_U32_RNG_BIG_NKN_DZO	),
NKN_DZO_CMD_03 = ((	IDX_U32_RNG_BIG_NKN_DZO	 ==  3)<< 	MSK_U32_RNG_BIG_NKN_DZO	),
NKN_DZO_CMD_04 = ((	IDX_U32_RNG_BIG_NKN_DZO	 ==  4)<< 	MSK_U32_RNG_BIG_NKN_DZO	),
NKN_DZO_CMD_05 = ((	IDX_U32_RNG_BIG_NKN_DZO	 ==  5)<< 	MSK_U32_RNG_BIG_NKN_DZO	),
NKN_DZO_CMD_06 = ((	IDX_U32_RNG_BIG_NKN_DZO	 ==  6)<< 	MSK_U32_RNG_BIG_NKN_DZO	),
NKN_DZO_CMD_07 = ((	IDX_U32_RNG_BIG_NKN_DZO	 ==  7)<< 	MSK_U32_RNG_BIG_NKN_DZO	),
NKN_DZO_CMD_08 = ((	IDX_U32_RNG_BIG_NKN_DZO	 ==  8)<< 	MSK_U32_RNG_BIG_NKN_DZO	),
NKN_DZO_CMD_09 = ((	IDX_U32_RNG_BIG_NKN_DZO	 ==  9)<< 	MSK_U32_RNG_BIG_NKN_DZO	),
NKN_DZO_CMD_10 = ((	IDX_U32_RNG_BIG_NKN_DZO	 == 10)<< 	MSK_U32_RNG_BIG_NKN_DZO	),
NKN_DZO_CMD_11 = ((	IDX_U32_RNG_BIG_NKN_DZO	 == 11)<< 	MSK_U32_RNG_BIG_NKN_DZO	),

CNKN_DZO_CMD_00 = ((	IDX_U32_RNG_BIG_CNKN_DZO	 ==  0)<< 	MSK_U32_RNG_BIG_CNKN_DZO	),
CNKN_DZO_CMD_01 = ((	IDX_U32_RNG_BIG_CNKN_DZO	 ==  1)<< 	MSK_U32_RNG_BIG_CNKN_DZO	),
CNKN_DZO_CMD_02 = ((	IDX_U32_RNG_BIG_CNKN_DZO	 ==  2)<< 	MSK_U32_RNG_BIG_CNKN_DZO	),
CNKN_DZO_CMD_03 = ((	IDX_U32_RNG_BIG_CNKN_DZO	 ==  3)<< 	MSK_U32_RNG_BIG_CNKN_DZO	),
CNKN_DZO_CMD_04 = ((	IDX_U32_RNG_BIG_CNKN_DZO	 ==  4)<< 	MSK_U32_RNG_BIG_CNKN_DZO	),
CNKN_DZO_CMD_05 = ((	IDX_U32_RNG_BIG_CNKN_DZO	 ==  5)<< 	MSK_U32_RNG_BIG_CNKN_DZO	),
CNKN_DZO_CMD_06 = ((	IDX_U32_RNG_BIG_CNKN_DZO	 ==  6)<< 	MSK_U32_RNG_BIG_CNKN_DZO	),
CNKN_DZO_CMD_07 = ((	IDX_U32_RNG_BIG_CNKN_DZO	 ==  7)<< 	MSK_U32_RNG_BIG_CNKN_DZO	),
CNKN_DZO_CMD_08 = ((	IDX_U32_RNG_BIG_CNKN_DZO	 ==  8)<< 	MSK_U32_RNG_BIG_CNKN_DZO	),
CNKN_DZO_CMD_09 = ((	IDX_U32_RNG_BIG_CNKN_DZO	 ==  9)<< 	MSK_U32_RNG_BIG_CNKN_DZO	),
CNKN_DZO_CMD_10 = ((	IDX_U32_RNG_BIG_CNKN_DZO	 == 10)<< 	MSK_U32_RNG_BIG_CNKN_DZO	),
CNKN_DZO_CMD_11 = ((	IDX_U32_RNG_BIG_CNKN_DZO	 == 11)<< 	MSK_U32_RNG_BIG_CNKN_DZO	),


U_DZO_U_O_LESS_UP_0_25P_UN_CMD_00 = ((	IDX_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	 ==  0)<< 	MSK_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	),
U_DZO_U_O_LESS_UP_0_25P_UN_CMD_01 = ((	IDX_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	 ==  1)<< 	MSK_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	),
U_DZO_U_O_LESS_UP_0_25P_UN_CMD_02 = ((	IDX_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	 ==  2)<< 	MSK_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	),
U_DZO_U_O_LESS_UP_0_25P_UN_CMD_03 = ((	IDX_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	 ==  3)<< 	MSK_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	),
U_DZO_U_O_LESS_UP_0_25P_UN_CMD_04 = ((	IDX_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	 ==  4)<< 	MSK_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	),
U_DZO_U_O_LESS_UP_0_25P_UN_CMD_05 = ((	IDX_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	 ==  5)<< 	MSK_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	),
U_DZO_U_O_LESS_UP_0_25P_UN_CMD_06 = ((	IDX_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	 ==  6)<< 	MSK_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	),
U_DZO_U_O_LESS_UP_0_25P_UN_CMD_07 = ((	IDX_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	 ==  7)<< 	MSK_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	),
U_DZO_U_O_LESS_UP_0_25P_UN_CMD_08 = ((	IDX_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	 ==  8)<< 	MSK_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	),
U_DZO_U_O_LESS_UP_0_25P_UN_CMD_09 = ((	IDX_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	 ==  9)<< 	MSK_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	),
U_DZO_U_O_LESS_UP_0_25P_UN_CMD_10 = ((	IDX_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	 == 10)<< 	MSK_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	),
U_DZO_U_O_LESS_UP_0_25P_UN_CMD_11 = ((	IDX_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	 == 11)<< 	MSK_U32_RNG_BIG_U_DZO_U_O_LESS_UP_0_25P_UN	),


PO2_I_BLK_DZO_CMD_00 = ((	IDX_U32_RNG_BIG_PO2_I_BLK_DZO	 ==  0)<< 	MSK_U32_RNG_BIG_PO2_I_BLK_DZO	),
PO2_I_BLK_DZO_CMD_01 = ((	IDX_U32_RNG_BIG_PO2_I_BLK_DZO	 ==  1)<< 	MSK_U32_RNG_BIG_PO2_I_BLK_DZO	),
PO2_I_BLK_DZO_CMD_02 = ((	IDX_U32_RNG_BIG_PO2_I_BLK_DZO	 ==  2)<< 	MSK_U32_RNG_BIG_PO2_I_BLK_DZO	),
PO2_I_BLK_DZO_CMD_03 = ((	IDX_U32_RNG_BIG_PO2_I_BLK_DZO	 ==  3)<< 	MSK_U32_RNG_BIG_PO2_I_BLK_DZO	),
PO2_I_BLK_DZO_CMD_04 = ((	IDX_U32_RNG_BIG_PO2_I_BLK_DZO	 ==  4)<< 	MSK_U32_RNG_BIG_PO2_I_BLK_DZO	),
PO2_I_BLK_DZO_CMD_05 = ((	IDX_U32_RNG_BIG_PO2_I_BLK_DZO	 ==  5)<< 	MSK_U32_RNG_BIG_PO2_I_BLK_DZO	),
PO2_I_BLK_DZO_CMD_06 = ((	IDX_U32_RNG_BIG_PO2_I_BLK_DZO	 ==  6)<< 	MSK_U32_RNG_BIG_PO2_I_BLK_DZO	),
PO2_I_BLK_DZO_CMD_07 = ((	IDX_U32_RNG_BIG_PO2_I_BLK_DZO	 ==  7)<< 	MSK_U32_RNG_BIG_PO2_I_BLK_DZO	),
PO2_I_BLK_DZO_CMD_08 = ((	IDX_U32_RNG_BIG_PO2_I_BLK_DZO	 ==  8)<< 	MSK_U32_RNG_BIG_PO2_I_BLK_DZO	),
PO2_I_BLK_DZO_CMD_09 = ((	IDX_U32_RNG_BIG_PO2_I_BLK_DZO	 ==  9)<< 	MSK_U32_RNG_BIG_PO2_I_BLK_DZO	),
PO2_I_BLK_DZO_CMD_10 = ((	IDX_U32_RNG_BIG_PO2_I_BLK_DZO	 == 10)<< 	MSK_U32_RNG_BIG_PO2_I_BLK_DZO	),
PO2_I_BLK_DZO_CMD_11 = ((	IDX_U32_RNG_BIG_PO2_I_BLK_DZO	 == 11)<< 	MSK_U32_RNG_BIG_PO2_I_BLK_DZO	),
					
					
BLK_DZO1_CMD_00 = ((	IDX_U32_RNG_BIG_BLK_DZO1	 ==  0)<< 	MSK_U32_RNG_BIG_BLK_DZO1	),
BLK_DZO1_CMD_01 = ((	IDX_U32_RNG_BIG_BLK_DZO1	 ==  1)<< 	MSK_U32_RNG_BIG_BLK_DZO1	),
BLK_DZO1_CMD_02 = ((	IDX_U32_RNG_BIG_BLK_DZO1	 ==  2)<< 	MSK_U32_RNG_BIG_BLK_DZO1	),
BLK_DZO1_CMD_03 = ((	IDX_U32_RNG_BIG_BLK_DZO1	 ==  3)<< 	MSK_U32_RNG_BIG_BLK_DZO1	),
BLK_DZO1_CMD_04 = ((	IDX_U32_RNG_BIG_BLK_DZO1	 ==  4)<< 	MSK_U32_RNG_BIG_BLK_DZO1	),
BLK_DZO1_CMD_05 = ((	IDX_U32_RNG_BIG_BLK_DZO1	 ==  5)<< 	MSK_U32_RNG_BIG_BLK_DZO1	),
BLK_DZO1_CMD_06 = ((	IDX_U32_RNG_BIG_BLK_DZO1	 ==  6)<< 	MSK_U32_RNG_BIG_BLK_DZO1	),
BLK_DZO1_CMD_07 = ((	IDX_U32_RNG_BIG_BLK_DZO1	 ==  7)<< 	MSK_U32_RNG_BIG_BLK_DZO1	),
BLK_DZO1_CMD_08 = ((	IDX_U32_RNG_BIG_BLK_DZO1	 ==  8)<< 	MSK_U32_RNG_BIG_BLK_DZO1	),
BLK_DZO1_CMD_09 = ((	IDX_U32_RNG_BIG_BLK_DZO1	 ==  9)<< 	MSK_U32_RNG_BIG_BLK_DZO1	),
BLK_DZO1_CMD_10 = ((	IDX_U32_RNG_BIG_BLK_DZO1	 == 10)<< 	MSK_U32_RNG_BIG_BLK_DZO1	),
BLK_DZO1_CMD_11 = ((	IDX_U32_RNG_BIG_BLK_DZO1	 == 11)<< 	MSK_U32_RNG_BIG_BLK_DZO1	),
					
					
PO_DZO1_CMD_00 = ((	IDX_U32_RNG_BIG_PO_DZO1	 ==  0)<< 	MSK_U32_RNG_BIG_PO_DZO1	),
PO_DZO1_CMD_01 = ((	IDX_U32_RNG_BIG_PO_DZO1	 ==  1)<< 	MSK_U32_RNG_BIG_PO_DZO1	),
PO_DZO1_CMD_02 = ((	IDX_U32_RNG_BIG_PO_DZO1	 ==  2)<< 	MSK_U32_RNG_BIG_PO_DZO1	),
PO_DZO1_CMD_03 = ((	IDX_U32_RNG_BIG_PO_DZO1	 ==  3)<< 	MSK_U32_RNG_BIG_PO_DZO1	),
PO_DZO1_CMD_04 = ((	IDX_U32_RNG_BIG_PO_DZO1	 ==  4)<< 	MSK_U32_RNG_BIG_PO_DZO1	),
PO_DZO1_CMD_05 = ((	IDX_U32_RNG_BIG_PO_DZO1	 ==  5)<< 	MSK_U32_RNG_BIG_PO_DZO1	),
PO_DZO1_CMD_06 = ((	IDX_U32_RNG_BIG_PO_DZO1	 ==  6)<< 	MSK_U32_RNG_BIG_PO_DZO1	),
PO_DZO1_CMD_07 = ((	IDX_U32_RNG_BIG_PO_DZO1	 ==  7)<< 	MSK_U32_RNG_BIG_PO_DZO1	),
PO_DZO1_CMD_08 = ((	IDX_U32_RNG_BIG_PO_DZO1	 ==  8)<< 	MSK_U32_RNG_BIG_PO_DZO1	),
PO_DZO1_CMD_09 = ((	IDX_U32_RNG_BIG_PO_DZO1	 ==  9)<< 	MSK_U32_RNG_BIG_PO_DZO1	),
PO_DZO1_CMD_10 = ((	IDX_U32_RNG_BIG_PO_DZO1	 == 10)<< 	MSK_U32_RNG_BIG_PO_DZO1	),
PO_DZO1_CMD_11 = ((	IDX_U32_RNG_BIG_PO_DZO1	 == 11)<< 	MSK_U32_RNG_BIG_PO_DZO1	),
					
					
DZO1_CMD_00 = ((	IDX_U32_RNG_BIG_DZO1	 ==  0)<< 	MSK_U32_RNG_BIG_DZO1	),
DZO1_CMD_01 = ((	IDX_U32_RNG_BIG_DZO1	 ==  1)<< 	MSK_U32_RNG_BIG_DZO1	),
DZO1_CMD_02 = ((	IDX_U32_RNG_BIG_DZO1	 ==  2)<< 	MSK_U32_RNG_BIG_DZO1	),
DZO1_CMD_03 = ((	IDX_U32_RNG_BIG_DZO1	 ==  3)<< 	MSK_U32_RNG_BIG_DZO1	),
DZO1_CMD_04 = ((	IDX_U32_RNG_BIG_DZO1	 ==  4)<< 	MSK_U32_RNG_BIG_DZO1	),
DZO1_CMD_05 = ((	IDX_U32_RNG_BIG_DZO1	 ==  5)<< 	MSK_U32_RNG_BIG_DZO1	),
DZO1_CMD_06 = ((	IDX_U32_RNG_BIG_DZO1	 ==  6)<< 	MSK_U32_RNG_BIG_DZO1	),
DZO1_CMD_07 = ((	IDX_U32_RNG_BIG_DZO1	 ==  7)<< 	MSK_U32_RNG_BIG_DZO1	),
DZO1_CMD_08 = ((	IDX_U32_RNG_BIG_DZO1	 ==  8)<< 	MSK_U32_RNG_BIG_DZO1	),
DZO1_CMD_09 = ((	IDX_U32_RNG_BIG_DZO1	 ==  9)<< 	MSK_U32_RNG_BIG_DZO1	),
DZO1_CMD_10 = ((	IDX_U32_RNG_BIG_DZO1	 == 10)<< 	MSK_U32_RNG_BIG_DZO1	),
DZO1_CMD_11 = ((	IDX_U32_RNG_BIG_DZO1	 == 11)<< 	MSK_U32_RNG_BIG_DZO1	),

    PO_AMCZ_DZO1_CMD_00 = ((    IDX_U32_RNG_BIG_PO_AMCZ_DZO1     ==  0)<<   MSK_U32_RNG_BIG_PO_AMCZ_DZO1    ),
    PO_AMCZ_DZO1_CMD_01 = ((    IDX_U32_RNG_BIG_PO_AMCZ_DZO1     ==  1)<<   MSK_U32_RNG_BIG_PO_AMCZ_DZO1    ),
    PO_AMCZ_DZO1_CMD_02 = ((    IDX_U32_RNG_BIG_PO_AMCZ_DZO1     ==  2)<<   MSK_U32_RNG_BIG_PO_AMCZ_DZO1    ),
    PO_AMCZ_DZO1_CMD_03 = ((    IDX_U32_RNG_BIG_PO_AMCZ_DZO1     ==  3)<<   MSK_U32_RNG_BIG_PO_AMCZ_DZO1    ),
    PO_AMCZ_DZO1_CMD_04 = ((    IDX_U32_RNG_BIG_PO_AMCZ_DZO1     ==  4)<<   MSK_U32_RNG_BIG_PO_AMCZ_DZO1    ),
    PO_AMCZ_DZO1_CMD_05 = ((    IDX_U32_RNG_BIG_PO_AMCZ_DZO1     ==  5)<<   MSK_U32_RNG_BIG_PO_AMCZ_DZO1    ),
    PO_AMCZ_DZO1_CMD_06 = ((    IDX_U32_RNG_BIG_PO_AMCZ_DZO1     ==  6)<<   MSK_U32_RNG_BIG_PO_AMCZ_DZO1    ),
    PO_AMCZ_DZO1_CMD_07 = ((    IDX_U32_RNG_BIG_PO_AMCZ_DZO1     ==  7)<<   MSK_U32_RNG_BIG_PO_AMCZ_DZO1    ),
    PO_AMCZ_DZO1_CMD_08 = ((    IDX_U32_RNG_BIG_PO_AMCZ_DZO1     ==  8)<<   MSK_U32_RNG_BIG_PO_AMCZ_DZO1    ),
    PO_AMCZ_DZO1_CMD_09 = ((    IDX_U32_RNG_BIG_PO_AMCZ_DZO1     ==  9)<<   MSK_U32_RNG_BIG_PO_AMCZ_DZO1    ),
    PO_AMCZ_DZO1_CMD_10 = ((    IDX_U32_RNG_BIG_PO_AMCZ_DZO1     == 10)<<   MSK_U32_RNG_BIG_PO_AMCZ_DZO1    ),
    PO_AMCZ_DZO1_CMD_11 = ((    IDX_U32_RNG_BIG_PO_AMCZ_DZO1     == 11)<<   MSK_U32_RNG_BIG_PO_AMCZ_DZO1    ),
                        
                        
    AMCZ_DZO1_CMD_00 = ((    IDX_U32_RNG_BIG_AMCZ_DZO1    ==  0)<<   MSK_U32_RNG_BIG_AMCZ_DZO1   ),
    AMCZ_DZO1_CMD_01 = ((    IDX_U32_RNG_BIG_AMCZ_DZO1    ==  1)<<   MSK_U32_RNG_BIG_AMCZ_DZO1   ),
    AMCZ_DZO1_CMD_02 = ((    IDX_U32_RNG_BIG_AMCZ_DZO1    ==  2)<<   MSK_U32_RNG_BIG_AMCZ_DZO1   ),
    AMCZ_DZO1_CMD_03 = ((    IDX_U32_RNG_BIG_AMCZ_DZO1    ==  3)<<   MSK_U32_RNG_BIG_AMCZ_DZO1   ),
    AMCZ_DZO1_CMD_04 = ((    IDX_U32_RNG_BIG_AMCZ_DZO1    ==  4)<<   MSK_U32_RNG_BIG_AMCZ_DZO1   ),
    AMCZ_DZO1_CMD_05 = ((    IDX_U32_RNG_BIG_AMCZ_DZO1    ==  5)<<   MSK_U32_RNG_BIG_AMCZ_DZO1   ),
    AMCZ_DZO1_CMD_06 = ((    IDX_U32_RNG_BIG_AMCZ_DZO1    ==  6)<<   MSK_U32_RNG_BIG_AMCZ_DZO1   ),
    AMCZ_DZO1_CMD_07 = ((    IDX_U32_RNG_BIG_AMCZ_DZO1    ==  7)<<   MSK_U32_RNG_BIG_AMCZ_DZO1   ),
    AMCZ_DZO1_CMD_08 = ((    IDX_U32_RNG_BIG_AMCZ_DZO1    ==  8)<<   MSK_U32_RNG_BIG_AMCZ_DZO1   ),
    AMCZ_DZO1_CMD_09 = ((    IDX_U32_RNG_BIG_AMCZ_DZO1    ==  9)<<   MSK_U32_RNG_BIG_AMCZ_DZO1   ),
    AMCZ_DZO1_CMD_10 = ((    IDX_U32_RNG_BIG_AMCZ_DZO1    == 10)<<   MSK_U32_RNG_BIG_AMCZ_DZO1   ),
    AMCZ_DZO1_CMD_11 = ((    IDX_U32_RNG_BIG_AMCZ_DZO1    == 11)<<   MSK_U32_RNG_BIG_AMCZ_DZO1   ),
                        
                        
    BLOCK_PR_DZO2_CMD_00 = ((    IDX_U32_RNG_BIG_BLOCK_PR_DZO2    ==  0)<<   MSK_U32_RNG_BIG_BLOCK_PR_DZO2   ),
    BLOCK_PR_DZO2_CMD_01 = ((    IDX_U32_RNG_BIG_BLOCK_PR_DZO2    ==  1)<<   MSK_U32_RNG_BIG_BLOCK_PR_DZO2   ),
    BLOCK_PR_DZO2_CMD_02 = ((    IDX_U32_RNG_BIG_BLOCK_PR_DZO2    ==  2)<<   MSK_U32_RNG_BIG_BLOCK_PR_DZO2   ),
    BLOCK_PR_DZO2_CMD_03 = ((    IDX_U32_RNG_BIG_BLOCK_PR_DZO2    ==  3)<<   MSK_U32_RNG_BIG_BLOCK_PR_DZO2   ),
    BLOCK_PR_DZO2_CMD_04 = ((    IDX_U32_RNG_BIG_BLOCK_PR_DZO2    ==  4)<<   MSK_U32_RNG_BIG_BLOCK_PR_DZO2   ),
    BLOCK_PR_DZO2_CMD_05 = ((    IDX_U32_RNG_BIG_BLOCK_PR_DZO2    ==  5)<<   MSK_U32_RNG_BIG_BLOCK_PR_DZO2   ),
    BLOCK_PR_DZO2_CMD_06 = ((    IDX_U32_RNG_BIG_BLOCK_PR_DZO2    ==  6)<<   MSK_U32_RNG_BIG_BLOCK_PR_DZO2   ),
    BLOCK_PR_DZO2_CMD_07 = ((    IDX_U32_RNG_BIG_BLOCK_PR_DZO2    ==  7)<<   MSK_U32_RNG_BIG_BLOCK_PR_DZO2   ),
    BLOCK_PR_DZO2_CMD_08 = ((    IDX_U32_RNG_BIG_BLOCK_PR_DZO2    ==  8)<<   MSK_U32_RNG_BIG_BLOCK_PR_DZO2   ),
    BLOCK_PR_DZO2_CMD_09 = ((    IDX_U32_RNG_BIG_BLOCK_PR_DZO2    ==  9)<<   MSK_U32_RNG_BIG_BLOCK_PR_DZO2   ),
    BLOCK_PR_DZO2_CMD_10 = ((    IDX_U32_RNG_BIG_BLOCK_PR_DZO2    == 10)<<   MSK_U32_RNG_BIG_BLOCK_PR_DZO2   ),
    BLOCK_PR_DZO2_CMD_11 = ((    IDX_U32_RNG_BIG_BLOCK_PR_DZO2    == 11)<<   MSK_U32_RNG_BIG_BLOCK_PR_DZO2   ),
                        
                        
    OP_PR_DZO2_CMD_00 = ((    IDX_U32_RNG_BIG_OP_PR_DZO2   ==  0)<<   MSK_U32_RNG_BIG_OP_PR_DZO2  ),
    OP_PR_DZO2_CMD_01 = ((    IDX_U32_RNG_BIG_OP_PR_DZO2   ==  1)<<   MSK_U32_RNG_BIG_OP_PR_DZO2  ),
    OP_PR_DZO2_CMD_02 = ((    IDX_U32_RNG_BIG_OP_PR_DZO2   ==  2)<<   MSK_U32_RNG_BIG_OP_PR_DZO2  ),
    OP_PR_DZO2_CMD_03 = ((    IDX_U32_RNG_BIG_OP_PR_DZO2   ==  3)<<   MSK_U32_RNG_BIG_OP_PR_DZO2  ),
    OP_PR_DZO2_CMD_04 = ((    IDX_U32_RNG_BIG_OP_PR_DZO2   ==  4)<<   MSK_U32_RNG_BIG_OP_PR_DZO2  ),
    OP_PR_DZO2_CMD_05 = ((    IDX_U32_RNG_BIG_OP_PR_DZO2   ==  5)<<   MSK_U32_RNG_BIG_OP_PR_DZO2  ),
    OP_PR_DZO2_CMD_06 = ((    IDX_U32_RNG_BIG_OP_PR_DZO2   ==  6)<<   MSK_U32_RNG_BIG_OP_PR_DZO2  ),
    OP_PR_DZO2_CMD_07 = ((    IDX_U32_RNG_BIG_OP_PR_DZO2   ==  7)<<   MSK_U32_RNG_BIG_OP_PR_DZO2  ),
    OP_PR_DZO2_CMD_08 = ((    IDX_U32_RNG_BIG_OP_PR_DZO2   ==  8)<<   MSK_U32_RNG_BIG_OP_PR_DZO2  ),
    OP_PR_DZO2_CMD_09 = ((    IDX_U32_RNG_BIG_OP_PR_DZO2   ==  9)<<   MSK_U32_RNG_BIG_OP_PR_DZO2  ),
    OP_PR_DZO2_CMD_10 = ((    IDX_U32_RNG_BIG_OP_PR_DZO2   == 10)<<   MSK_U32_RNG_BIG_OP_PR_DZO2  ),
    OP_PR_DZO2_CMD_11 = ((    IDX_U32_RNG_BIG_OP_PR_DZO2   == 11)<<   MSK_U32_RNG_BIG_OP_PR_DZO2  ),

ZBR_BLOCK_DZO2_I_O_3G_CMD_00 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G     ==  0)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G   ),
    ZBR_BLOCK_DZO2_I_O_3G_CMD_01 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G     ==  1)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G   ),
    ZBR_BLOCK_DZO2_I_O_3G_CMD_02 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G     ==  2)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G   ),
    ZBR_BLOCK_DZO2_I_O_3G_CMD_03 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G     ==  3)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G   ),
    ZBR_BLOCK_DZO2_I_O_3G_CMD_04 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G     ==  4)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G   ),
    ZBR_BLOCK_DZO2_I_O_3G_CMD_05 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G     ==  5)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G   ),
    ZBR_BLOCK_DZO2_I_O_3G_CMD_06 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G     ==  6)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G   ),
    ZBR_BLOCK_DZO2_I_O_3G_CMD_07 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G     ==  7)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G   ),
    ZBR_BLOCK_DZO2_I_O_3G_CMD_08 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G     ==  8)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G   ),
    ZBR_BLOCK_DZO2_I_O_3G_CMD_09 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G     ==  9)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G   ),
    ZBR_BLOCK_DZO2_I_O_3G_CMD_10 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G     == 10)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G   ),
    ZBR_BLOCK_DZO2_I_O_3G_CMD_11 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G     == 11)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO2_I_O_3G   ),
                        
                        
    BLOCK_DZO2_CMD_00 = ((IDX_U32_RNG_BIG_BLOCK_DZO2   ==  0)<< MSK_U32_RNG_BIG_BLOCK_DZO2  ),
    BLOCK_DZO2_CMD_01 = ((IDX_U32_RNG_BIG_BLOCK_DZO2   ==  1)<< MSK_U32_RNG_BIG_BLOCK_DZO2  ),
    BLOCK_DZO2_CMD_02 = ((IDX_U32_RNG_BIG_BLOCK_DZO2   ==  2)<< MSK_U32_RNG_BIG_BLOCK_DZO2  ),
    BLOCK_DZO2_CMD_03 = ((IDX_U32_RNG_BIG_BLOCK_DZO2   ==  3)<< MSK_U32_RNG_BIG_BLOCK_DZO2  ),
    BLOCK_DZO2_CMD_04 = ((IDX_U32_RNG_BIG_BLOCK_DZO2   ==  4)<< MSK_U32_RNG_BIG_BLOCK_DZO2  ),
    BLOCK_DZO2_CMD_05 = ((IDX_U32_RNG_BIG_BLOCK_DZO2   ==  5)<< MSK_U32_RNG_BIG_BLOCK_DZO2  ),
    BLOCK_DZO2_CMD_06 = ((IDX_U32_RNG_BIG_BLOCK_DZO2   ==  6)<< MSK_U32_RNG_BIG_BLOCK_DZO2  ),
    BLOCK_DZO2_CMD_07 = ((IDX_U32_RNG_BIG_BLOCK_DZO2   ==  7)<< MSK_U32_RNG_BIG_BLOCK_DZO2  ),
    BLOCK_DZO2_CMD_08 = ((IDX_U32_RNG_BIG_BLOCK_DZO2   ==  8)<< MSK_U32_RNG_BIG_BLOCK_DZO2  ),
    BLOCK_DZO2_CMD_09 = ((IDX_U32_RNG_BIG_BLOCK_DZO2   ==  9)<< MSK_U32_RNG_BIG_BLOCK_DZO2  ),
    BLOCK_DZO2_CMD_10 = ((IDX_U32_RNG_BIG_BLOCK_DZO2   == 10)<< MSK_U32_RNG_BIG_BLOCK_DZO2  ),
    BLOCK_DZO2_CMD_11 = ((IDX_U32_RNG_BIG_BLOCK_DZO2   == 11)<< MSK_U32_RNG_BIG_BLOCK_DZO2  ),
                        
                        
    BLK_DZO2_I_OSN_3G_DIV_1G_CMD_00 = ((IDX_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G  ==  0)<< MSK_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G),
    BLK_DZO2_I_OSN_3G_DIV_1G_CMD_01 = ((IDX_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G  ==  1)<< MSK_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G),
    BLK_DZO2_I_OSN_3G_DIV_1G_CMD_02 = ((IDX_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G  ==  2)<< MSK_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G),
    BLK_DZO2_I_OSN_3G_DIV_1G_CMD_03 = ((IDX_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G  ==  3)<< MSK_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G),
    BLK_DZO2_I_OSN_3G_DIV_1G_CMD_04 = ((IDX_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G  ==  4)<< MSK_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G),
    BLK_DZO2_I_OSN_3G_DIV_1G_CMD_05 = ((IDX_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G  ==  5)<< MSK_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G),
    BLK_DZO2_I_OSN_3G_DIV_1G_CMD_06 = ((IDX_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G  ==  6)<< MSK_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G),
    BLK_DZO2_I_OSN_3G_DIV_1G_CMD_07 = ((IDX_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G  ==  7)<< MSK_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G),
    BLK_DZO2_I_OSN_3G_DIV_1G_CMD_08 = ((IDX_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G  ==  8)<< MSK_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G),
    BLK_DZO2_I_OSN_3G_DIV_1G_CMD_09 = ((IDX_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G  ==  9)<< MSK_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G),
    BLK_DZO2_I_OSN_3G_DIV_1G_CMD_10 = ((IDX_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G  == 10)<< MSK_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G),
    BLK_DZO2_I_OSN_3G_DIV_1G_CMD_11 = ((IDX_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G  == 11)<< MSK_U32_RNG_BIG_BLK_DZO2_I_OSN_3G_DIV_1G),
                        
                        
    BLK_DZO2_CMD_00 = ((IDX_U32_RNG_BIG_BLK_DZO2   ==  0)<< MSK_U32_RNG_BIG_BLK_DZO2 ),
    BLK_DZO2_CMD_01 = ((IDX_U32_RNG_BIG_BLK_DZO2   ==  1)<< MSK_U32_RNG_BIG_BLK_DZO2 ),
    BLK_DZO2_CMD_02 = ((IDX_U32_RNG_BIG_BLK_DZO2   ==  2)<< MSK_U32_RNG_BIG_BLK_DZO2 ),
    BLK_DZO2_CMD_03 = ((IDX_U32_RNG_BIG_BLK_DZO2   ==  3)<< MSK_U32_RNG_BIG_BLK_DZO2 ),
    BLK_DZO2_CMD_04 = ((IDX_U32_RNG_BIG_BLK_DZO2   ==  4)<< MSK_U32_RNG_BIG_BLK_DZO2 ),
    BLK_DZO2_CMD_05 = ((IDX_U32_RNG_BIG_BLK_DZO2   ==  5)<< MSK_U32_RNG_BIG_BLK_DZO2 ),
    BLK_DZO2_CMD_06 = ((IDX_U32_RNG_BIG_BLK_DZO2   ==  6)<< MSK_U32_RNG_BIG_BLK_DZO2 ),
    BLK_DZO2_CMD_07 = ((IDX_U32_RNG_BIG_BLK_DZO2   ==  7)<< MSK_U32_RNG_BIG_BLK_DZO2 ),
    BLK_DZO2_CMD_08 = ((IDX_U32_RNG_BIG_BLK_DZO2   ==  8)<< MSK_U32_RNG_BIG_BLK_DZO2 ),
    BLK_DZO2_CMD_09 = ((IDX_U32_RNG_BIG_BLK_DZO2   ==  9)<< MSK_U32_RNG_BIG_BLK_DZO2 ),
    BLK_DZO2_CMD_10 = ((IDX_U32_RNG_BIG_BLK_DZO2   == 10)<< MSK_U32_RNG_BIG_BLK_DZO2 ),
    BLK_DZO2_CMD_11 = ((IDX_U32_RNG_BIG_BLK_DZO2   == 11)<< MSK_U32_RNG_BIG_BLK_DZO2 ),

    SECTOR_DIR_DZO2_CMD_00 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO2 ==  0)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO2),
    SECTOR_DIR_DZO2_CMD_01 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO2 ==  1)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO2),
    SECTOR_DIR_DZO2_CMD_02 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO2 ==  2)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO2),
    SECTOR_DIR_DZO2_CMD_03 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO2 ==  3)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO2),
    SECTOR_DIR_DZO2_CMD_04 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO2 ==  4)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO2),
    SECTOR_DIR_DZO2_CMD_05 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO2 ==  5)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO2),
    SECTOR_DIR_DZO2_CMD_06 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO2 ==  6)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO2),
    SECTOR_DIR_DZO2_CMD_07 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO2 ==  7)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO2),
    SECTOR_DIR_DZO2_CMD_08 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO2 ==  8)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO2),
    SECTOR_DIR_DZO2_CMD_09 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO2 ==  9)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO2),
    SECTOR_DIR_DZO2_CMD_10 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO2 == 10)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO2),
    SECTOR_DIR_DZO2_CMD_11 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO2 == 11)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO2),
                        
                        
    SECTOR_INV_DZO2_CMD_00 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO2 ==  0)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO2),
    SECTOR_INV_DZO2_CMD_01 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO2 ==  1)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO2),
    SECTOR_INV_DZO2_CMD_02 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO2 ==  2)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO2),
    SECTOR_INV_DZO2_CMD_03 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO2 ==  3)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO2),
    SECTOR_INV_DZO2_CMD_04 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO2 ==  4)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO2),
    SECTOR_INV_DZO2_CMD_05 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO2 ==  5)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO2),
    SECTOR_INV_DZO2_CMD_06 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO2 ==  6)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO2),
    SECTOR_INV_DZO2_CMD_07 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO2 ==  7)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO2),
    SECTOR_INV_DZO2_CMD_08 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO2 ==  8)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO2),
    SECTOR_INV_DZO2_CMD_09 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO2 ==  9)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO2),
    SECTOR_INV_DZO2_CMD_10 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO2 == 10)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO2),
    SECTOR_INV_DZO2_CMD_11 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO2 == 11)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO2),
                        
                        
    PO_DIR_DZO2_CMD_00 = ((IDX_U32_RNG_BIG_PO_DIR_DZO2 ==  0)<< MSK_U32_RNG_BIG_PO_DIR_DZO2   ),
    PO_DIR_DZO2_CMD_01 = ((IDX_U32_RNG_BIG_PO_DIR_DZO2 ==  1)<< MSK_U32_RNG_BIG_PO_DIR_DZO2   ),
    PO_DIR_DZO2_CMD_02 = ((IDX_U32_RNG_BIG_PO_DIR_DZO2 ==  2)<< MSK_U32_RNG_BIG_PO_DIR_DZO2   ),
    PO_DIR_DZO2_CMD_03 = ((IDX_U32_RNG_BIG_PO_DIR_DZO2 ==  3)<< MSK_U32_RNG_BIG_PO_DIR_DZO2   ),
    PO_DIR_DZO2_CMD_04 = ((IDX_U32_RNG_BIG_PO_DIR_DZO2 ==  4)<< MSK_U32_RNG_BIG_PO_DIR_DZO2   ),
    PO_DIR_DZO2_CMD_05 = ((IDX_U32_RNG_BIG_PO_DIR_DZO2 ==  5)<< MSK_U32_RNG_BIG_PO_DIR_DZO2   ),
    PO_DIR_DZO2_CMD_06 = ((IDX_U32_RNG_BIG_PO_DIR_DZO2 ==  6)<< MSK_U32_RNG_BIG_PO_DIR_DZO2   ),
    PO_DIR_DZO2_CMD_07 = ((IDX_U32_RNG_BIG_PO_DIR_DZO2 ==  7)<< MSK_U32_RNG_BIG_PO_DIR_DZO2   ),
    PO_DIR_DZO2_CMD_08 = ((IDX_U32_RNG_BIG_PO_DIR_DZO2 ==  8)<< MSK_U32_RNG_BIG_PO_DIR_DZO2   ),
    PO_DIR_DZO2_CMD_09 = ((IDX_U32_RNG_BIG_PO_DIR_DZO2 ==  9)<< MSK_U32_RNG_BIG_PO_DIR_DZO2   ),
    PO_DIR_DZO2_CMD_10 = ((IDX_U32_RNG_BIG_PO_DIR_DZO2 == 10)<< MSK_U32_RNG_BIG_PO_DIR_DZO2   ),
    PO_DIR_DZO2_CMD_11 = ((IDX_U32_RNG_BIG_PO_DIR_DZO2 == 11)<< MSK_U32_RNG_BIG_PO_DIR_DZO2   ),
                        
                        
    PO_INV_DZO2_CMD_00 = ((IDX_U32_RNG_BIG_PO_INV_DZO2  ==  0)<< MSK_U32_RNG_BIG_PO_INV_DZO2  ),
    PO_INV_DZO2_CMD_01 = ((IDX_U32_RNG_BIG_PO_INV_DZO2  ==  1)<< MSK_U32_RNG_BIG_PO_INV_DZO2  ),
    PO_INV_DZO2_CMD_02 = ((IDX_U32_RNG_BIG_PO_INV_DZO2  ==  2)<< MSK_U32_RNG_BIG_PO_INV_DZO2  ),
    PO_INV_DZO2_CMD_03 = ((IDX_U32_RNG_BIG_PO_INV_DZO2  ==  3)<< MSK_U32_RNG_BIG_PO_INV_DZO2  ),
    PO_INV_DZO2_CMD_04 = ((IDX_U32_RNG_BIG_PO_INV_DZO2  ==  4)<< MSK_U32_RNG_BIG_PO_INV_DZO2  ),
    PO_INV_DZO2_CMD_05 = ((IDX_U32_RNG_BIG_PO_INV_DZO2  ==  5)<< MSK_U32_RNG_BIG_PO_INV_DZO2  ),
    PO_INV_DZO2_CMD_06 = ((IDX_U32_RNG_BIG_PO_INV_DZO2  ==  6)<< MSK_U32_RNG_BIG_PO_INV_DZO2  ),
    PO_INV_DZO2_CMD_07 = ((IDX_U32_RNG_BIG_PO_INV_DZO2  ==  7)<< MSK_U32_RNG_BIG_PO_INV_DZO2  ),
    PO_INV_DZO2_CMD_08 = ((IDX_U32_RNG_BIG_PO_INV_DZO2  ==  8)<< MSK_U32_RNG_BIG_PO_INV_DZO2  ),
    PO_INV_DZO2_CMD_09 = ((IDX_U32_RNG_BIG_PO_INV_DZO2  ==  9)<< MSK_U32_RNG_BIG_PO_INV_DZO2  ),
    PO_INV_DZO2_CMD_10 = ((IDX_U32_RNG_BIG_PO_INV_DZO2  == 10)<< MSK_U32_RNG_BIG_PO_INV_DZO2  ),
    PO_INV_DZO2_CMD_11 = ((IDX_U32_RNG_BIG_PO_INV_DZO2  == 11)<< MSK_U32_RNG_BIG_PO_INV_DZO2  ),

    DZO2_CMD_00 = ((IDX_U32_RNG_BIG_DZO2 ==  0)<< MSK_U32_RNG_BIG_DZO2),
    DZO2_CMD_01 = ((IDX_U32_RNG_BIG_DZO2 ==  1)<< MSK_U32_RNG_BIG_DZO2),
    DZO2_CMD_02 = ((IDX_U32_RNG_BIG_DZO2 ==  2)<< MSK_U32_RNG_BIG_DZO2),
    DZO2_CMD_03 = ((IDX_U32_RNG_BIG_DZO2 ==  3)<< MSK_U32_RNG_BIG_DZO2),
    DZO2_CMD_04 = ((IDX_U32_RNG_BIG_DZO2 ==  4)<< MSK_U32_RNG_BIG_DZO2),
    DZO2_CMD_05 = ((IDX_U32_RNG_BIG_DZO2 ==  5)<< MSK_U32_RNG_BIG_DZO2),
    DZO2_CMD_06 = ((IDX_U32_RNG_BIG_DZO2 ==  6)<< MSK_U32_RNG_BIG_DZO2),
    DZO2_CMD_07 = ((IDX_U32_RNG_BIG_DZO2 ==  7)<< MSK_U32_RNG_BIG_DZO2),
    DZO2_CMD_08 = ((IDX_U32_RNG_BIG_DZO2 ==  8)<< MSK_U32_RNG_BIG_DZO2),
    DZO2_CMD_09 = ((IDX_U32_RNG_BIG_DZO2 ==  9)<< MSK_U32_RNG_BIG_DZO2),
    DZO2_CMD_10 = ((IDX_U32_RNG_BIG_DZO2 == 10)<< MSK_U32_RNG_BIG_DZO2),
    DZO2_CMD_11 = ((IDX_U32_RNG_BIG_DZO2 == 11)<< MSK_U32_RNG_BIG_DZO2),
                        
                        
    AMCZ_DZO2_CMD_00 = ((IDX_U32_RNG_BIG_AMCZ_DZO2 ==  0)<< MSK_U32_RNG_BIG_AMCZ_DZO2),
    AMCZ_DZO2_CMD_01 = ((IDX_U32_RNG_BIG_AMCZ_DZO2 ==  1)<< MSK_U32_RNG_BIG_AMCZ_DZO2),
    AMCZ_DZO2_CMD_02 = ((IDX_U32_RNG_BIG_AMCZ_DZO2 ==  2)<< MSK_U32_RNG_BIG_AMCZ_DZO2),
    AMCZ_DZO2_CMD_03 = ((IDX_U32_RNG_BIG_AMCZ_DZO2 ==  3)<< MSK_U32_RNG_BIG_AMCZ_DZO2),
    AMCZ_DZO2_CMD_04 = ((IDX_U32_RNG_BIG_AMCZ_DZO2 ==  4)<< MSK_U32_RNG_BIG_AMCZ_DZO2),
    AMCZ_DZO2_CMD_05 = ((IDX_U32_RNG_BIG_AMCZ_DZO2 ==  5)<< MSK_U32_RNG_BIG_AMCZ_DZO2),
    AMCZ_DZO2_CMD_06 = ((IDX_U32_RNG_BIG_AMCZ_DZO2 ==  6)<< MSK_U32_RNG_BIG_AMCZ_DZO2),
    AMCZ_DZO2_CMD_07 = ((IDX_U32_RNG_BIG_AMCZ_DZO2 ==  7)<< MSK_U32_RNG_BIG_AMCZ_DZO2),
    AMCZ_DZO2_CMD_08 = ((IDX_U32_RNG_BIG_AMCZ_DZO2 ==  8)<< MSK_U32_RNG_BIG_AMCZ_DZO2),
    AMCZ_DZO2_CMD_09 = ((IDX_U32_RNG_BIG_AMCZ_DZO2 ==  9)<< MSK_U32_RNG_BIG_AMCZ_DZO2),
    AMCZ_DZO2_CMD_10 = ((IDX_U32_RNG_BIG_AMCZ_DZO2 == 10)<< MSK_U32_RNG_BIG_AMCZ_DZO2),
    AMCZ_DZO2_CMD_11 = ((IDX_U32_RNG_BIG_AMCZ_DZO2 == 11)<< MSK_U32_RNG_BIG_AMCZ_DZO2),
                        
                        
    PO_AMCZ_DZO2_CMD_00 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO2 ==  0)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO2 ),
    PO_AMCZ_DZO2_CMD_01 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO2 ==  1)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO2 ),
    PO_AMCZ_DZO2_CMD_02 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO2 ==  2)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO2 ),
    PO_AMCZ_DZO2_CMD_03 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO2 ==  3)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO2 ),
    PO_AMCZ_DZO2_CMD_04 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO2 ==  4)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO2 ),
    PO_AMCZ_DZO2_CMD_05 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO2 ==  5)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO2 ),
    PO_AMCZ_DZO2_CMD_06 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO2 ==  6)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO2 ),
    PO_AMCZ_DZO2_CMD_07 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO2 ==  7)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO2 ),
    PO_AMCZ_DZO2_CMD_08 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO2 ==  8)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO2 ),
    PO_AMCZ_DZO2_CMD_09 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO2 ==  9)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO2 ),
    PO_AMCZ_DZO2_CMD_10 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO2 == 10)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO2 ),
    PO_AMCZ_DZO2_CMD_11 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO2 == 11)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO2 ),
                        
                        
    BLOCK_PR_DZO3_CMD_00 = ((IDX_U32_RNG_BIG_BLOCK_PR_DZO3 ==  0)<< MSK_U32_RNG_BIG_BLOCK_PR_DZO3),
    BLOCK_PR_DZO3_CMD_01 = ((IDX_U32_RNG_BIG_BLOCK_PR_DZO3 ==  1)<< MSK_U32_RNG_BIG_BLOCK_PR_DZO3),
    BLOCK_PR_DZO3_CMD_02 = ((IDX_U32_RNG_BIG_BLOCK_PR_DZO3 ==  2)<< MSK_U32_RNG_BIG_BLOCK_PR_DZO3),
    BLOCK_PR_DZO3_CMD_03 = ((IDX_U32_RNG_BIG_BLOCK_PR_DZO3 ==  3)<< MSK_U32_RNG_BIG_BLOCK_PR_DZO3),
    BLOCK_PR_DZO3_CMD_04 = ((IDX_U32_RNG_BIG_BLOCK_PR_DZO3 ==  4)<< MSK_U32_RNG_BIG_BLOCK_PR_DZO3),
    BLOCK_PR_DZO3_CMD_05 = ((IDX_U32_RNG_BIG_BLOCK_PR_DZO3 ==  5)<< MSK_U32_RNG_BIG_BLOCK_PR_DZO3),
    BLOCK_PR_DZO3_CMD_06 = ((IDX_U32_RNG_BIG_BLOCK_PR_DZO3 ==  6)<< MSK_U32_RNG_BIG_BLOCK_PR_DZO3),
    BLOCK_PR_DZO3_CMD_07 = ((IDX_U32_RNG_BIG_BLOCK_PR_DZO3 ==  7)<< MSK_U32_RNG_BIG_BLOCK_PR_DZO3),
    BLOCK_PR_DZO3_CMD_08 = ((IDX_U32_RNG_BIG_BLOCK_PR_DZO3 ==  8)<< MSK_U32_RNG_BIG_BLOCK_PR_DZO3),
    BLOCK_PR_DZO3_CMD_09 = ((IDX_U32_RNG_BIG_BLOCK_PR_DZO3 ==  9)<< MSK_U32_RNG_BIG_BLOCK_PR_DZO3),
    BLOCK_PR_DZO3_CMD_10 = ((IDX_U32_RNG_BIG_BLOCK_PR_DZO3 == 10)<< MSK_U32_RNG_BIG_BLOCK_PR_DZO3),
    BLOCK_PR_DZO3_CMD_11 = ((IDX_U32_RNG_BIG_BLOCK_PR_DZO3 == 11)<< MSK_U32_RNG_BIG_BLOCK_PR_DZO3),

    OP_PR_DZO3_CMD_00 = ((IDX_U32_RNG_BIG_OP_PR_DZO3 ==  0)<< MSK_U32_RNG_BIG_OP_PR_DZO3),
    OP_PR_DZO3_CMD_01 = ((IDX_U32_RNG_BIG_OP_PR_DZO3 ==  1)<< MSK_U32_RNG_BIG_OP_PR_DZO3),
    OP_PR_DZO3_CMD_02 = ((IDX_U32_RNG_BIG_OP_PR_DZO3 ==  2)<< MSK_U32_RNG_BIG_OP_PR_DZO3),
    OP_PR_DZO3_CMD_03 = ((IDX_U32_RNG_BIG_OP_PR_DZO3 ==  3)<< MSK_U32_RNG_BIG_OP_PR_DZO3),
    OP_PR_DZO3_CMD_04 = ((IDX_U32_RNG_BIG_OP_PR_DZO3 ==  4)<< MSK_U32_RNG_BIG_OP_PR_DZO3),
    OP_PR_DZO3_CMD_05 = ((IDX_U32_RNG_BIG_OP_PR_DZO3 ==  5)<< MSK_U32_RNG_BIG_OP_PR_DZO3),
    OP_PR_DZO3_CMD_06 = ((IDX_U32_RNG_BIG_OP_PR_DZO3 ==  6)<< MSK_U32_RNG_BIG_OP_PR_DZO3),
    OP_PR_DZO3_CMD_07 = ((IDX_U32_RNG_BIG_OP_PR_DZO3 ==  7)<< MSK_U32_RNG_BIG_OP_PR_DZO3),
    OP_PR_DZO3_CMD_08 = ((IDX_U32_RNG_BIG_OP_PR_DZO3 ==  8)<< MSK_U32_RNG_BIG_OP_PR_DZO3),
    OP_PR_DZO3_CMD_09 = ((IDX_U32_RNG_BIG_OP_PR_DZO3 ==  9)<< MSK_U32_RNG_BIG_OP_PR_DZO3),
    OP_PR_DZO3_CMD_10 = ((IDX_U32_RNG_BIG_OP_PR_DZO3 == 10)<< MSK_U32_RNG_BIG_OP_PR_DZO3),
    OP_PR_DZO3_CMD_11 = ((IDX_U32_RNG_BIG_OP_PR_DZO3 == 11)<< MSK_U32_RNG_BIG_OP_PR_DZO3),
                        
                        
    ZBR_BLOCK_DZO3_I_O_3G_CMD_00 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G ==  0)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G),
    ZBR_BLOCK_DZO3_I_O_3G_CMD_01 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G ==  1)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G),
    ZBR_BLOCK_DZO3_I_O_3G_CMD_02 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G ==  2)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G),
    ZBR_BLOCK_DZO3_I_O_3G_CMD_03 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G ==  3)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G),
    ZBR_BLOCK_DZO3_I_O_3G_CMD_04 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G ==  4)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G),
    ZBR_BLOCK_DZO3_I_O_3G_CMD_05 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G ==  5)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G),
    ZBR_BLOCK_DZO3_I_O_3G_CMD_06 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G ==  6)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G),
    ZBR_BLOCK_DZO3_I_O_3G_CMD_07 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G ==  7)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G),
    ZBR_BLOCK_DZO3_I_O_3G_CMD_08 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G ==  8)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G),
    ZBR_BLOCK_DZO3_I_O_3G_CMD_09 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G ==  9)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G),
    ZBR_BLOCK_DZO3_I_O_3G_CMD_10 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G == 10)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G),
    ZBR_BLOCK_DZO3_I_O_3G_CMD_11 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G == 11)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO3_I_O_3G),
                        
                        
    BLOCK_DZO3_CMD_00 = ((IDX_U32_RNG_BIG_BLOCK_DZO3 ==  0)<< MSK_U32_RNG_BIG_BLOCK_DZO3),
    BLOCK_DZO3_CMD_01 = ((IDX_U32_RNG_BIG_BLOCK_DZO3 ==  1)<< MSK_U32_RNG_BIG_BLOCK_DZO3),
    BLOCK_DZO3_CMD_02 = ((IDX_U32_RNG_BIG_BLOCK_DZO3 ==  2)<< MSK_U32_RNG_BIG_BLOCK_DZO3),
    BLOCK_DZO3_CMD_03 = ((IDX_U32_RNG_BIG_BLOCK_DZO3 ==  3)<< MSK_U32_RNG_BIG_BLOCK_DZO3),
    BLOCK_DZO3_CMD_04 = ((IDX_U32_RNG_BIG_BLOCK_DZO3 ==  4)<< MSK_U32_RNG_BIG_BLOCK_DZO3),
    BLOCK_DZO3_CMD_05 = ((IDX_U32_RNG_BIG_BLOCK_DZO3 ==  5)<< MSK_U32_RNG_BIG_BLOCK_DZO3),
    BLOCK_DZO3_CMD_06 = ((IDX_U32_RNG_BIG_BLOCK_DZO3 ==  6)<< MSK_U32_RNG_BIG_BLOCK_DZO3),
    BLOCK_DZO3_CMD_07 = ((IDX_U32_RNG_BIG_BLOCK_DZO3 ==  7)<< MSK_U32_RNG_BIG_BLOCK_DZO3),
    BLOCK_DZO3_CMD_08 = ((IDX_U32_RNG_BIG_BLOCK_DZO3 ==  8)<< MSK_U32_RNG_BIG_BLOCK_DZO3),
    BLOCK_DZO3_CMD_09 = ((IDX_U32_RNG_BIG_BLOCK_DZO3 ==  9)<< MSK_U32_RNG_BIG_BLOCK_DZO3),
    BLOCK_DZO3_CMD_10 = ((IDX_U32_RNG_BIG_BLOCK_DZO3 == 10)<< MSK_U32_RNG_BIG_BLOCK_DZO3),
    BLOCK_DZO3_CMD_11 = ((IDX_U32_RNG_BIG_BLOCK_DZO3 == 11)<< MSK_U32_RNG_BIG_BLOCK_DZO3),
                        
                        
    BLK_DZO3_I_OSN_3G_DIV_1G_CMD_00 = ((IDX_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G ==  0)<< MSK_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G),
    BLK_DZO3_I_OSN_3G_DIV_1G_CMD_01 = ((IDX_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G ==  1)<< MSK_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G),
    BLK_DZO3_I_OSN_3G_DIV_1G_CMD_02 = ((IDX_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G ==  2)<< MSK_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G),
    BLK_DZO3_I_OSN_3G_DIV_1G_CMD_03 = ((IDX_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G ==  3)<< MSK_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G),
    BLK_DZO3_I_OSN_3G_DIV_1G_CMD_04 = ((IDX_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G ==  4)<< MSK_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G),
    BLK_DZO3_I_OSN_3G_DIV_1G_CMD_05 = ((IDX_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G ==  5)<< MSK_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G),
    BLK_DZO3_I_OSN_3G_DIV_1G_CMD_06 = ((IDX_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G ==  6)<< MSK_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G),
    BLK_DZO3_I_OSN_3G_DIV_1G_CMD_07 = ((IDX_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G ==  7)<< MSK_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G),
    BLK_DZO3_I_OSN_3G_DIV_1G_CMD_08 = ((IDX_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G ==  8)<< MSK_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G),
    BLK_DZO3_I_OSN_3G_DIV_1G_CMD_09 = ((IDX_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G ==  9)<< MSK_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G),
    BLK_DZO3_I_OSN_3G_DIV_1G_CMD_10 = ((IDX_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G == 10)<< MSK_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G),
    BLK_DZO3_I_OSN_3G_DIV_1G_CMD_11 = ((IDX_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G == 11)<< MSK_U32_RNG_BIG_BLK_DZO3_I_OSN_3G_DIV_1G),

    BLK_DZO3_CMD_00 = ((IDX_U32_RNG_BIG_BLK_DZO3 ==  0)<< MSK_U32_RNG_BIG_BLK_DZO3),
    BLK_DZO3_CMD_01 = ((IDX_U32_RNG_BIG_BLK_DZO3 ==  1)<< MSK_U32_RNG_BIG_BLK_DZO3),
    BLK_DZO3_CMD_02 = ((IDX_U32_RNG_BIG_BLK_DZO3 ==  2)<< MSK_U32_RNG_BIG_BLK_DZO3),
    BLK_DZO3_CMD_03 = ((IDX_U32_RNG_BIG_BLK_DZO3 ==  3)<< MSK_U32_RNG_BIG_BLK_DZO3),
    BLK_DZO3_CMD_04 = ((IDX_U32_RNG_BIG_BLK_DZO3 ==  4)<< MSK_U32_RNG_BIG_BLK_DZO3),
    BLK_DZO3_CMD_05 = ((IDX_U32_RNG_BIG_BLK_DZO3 ==  5)<< MSK_U32_RNG_BIG_BLK_DZO3),
    BLK_DZO3_CMD_06 = ((IDX_U32_RNG_BIG_BLK_DZO3 ==  6)<< MSK_U32_RNG_BIG_BLK_DZO3),
    BLK_DZO3_CMD_07 = ((IDX_U32_RNG_BIG_BLK_DZO3 ==  7)<< MSK_U32_RNG_BIG_BLK_DZO3),
    BLK_DZO3_CMD_08 = ((IDX_U32_RNG_BIG_BLK_DZO3 ==  8)<< MSK_U32_RNG_BIG_BLK_DZO3),
    BLK_DZO3_CMD_09 = ((IDX_U32_RNG_BIG_BLK_DZO3 ==  9)<< MSK_U32_RNG_BIG_BLK_DZO3),
    BLK_DZO3_CMD_10 = ((IDX_U32_RNG_BIG_BLK_DZO3 == 10)<< MSK_U32_RNG_BIG_BLK_DZO3),
    BLK_DZO3_CMD_11 = ((IDX_U32_RNG_BIG_BLK_DZO3 == 11)<< MSK_U32_RNG_BIG_BLK_DZO3),
                        
                        
    SECTOR_DIR_DZO3_CMD_00 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO3 ==  0)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO3),
    SECTOR_DIR_DZO3_CMD_01 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO3 ==  1)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO3),
    SECTOR_DIR_DZO3_CMD_02 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO3 ==  2)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO3),
    SECTOR_DIR_DZO3_CMD_03 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO3 ==  3)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO3),
    SECTOR_DIR_DZO3_CMD_04 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO3 ==  4)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO3),
    SECTOR_DIR_DZO3_CMD_05 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO3 ==  5)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO3),
    SECTOR_DIR_DZO3_CMD_06 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO3 ==  6)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO3),
    SECTOR_DIR_DZO3_CMD_07 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO3 ==  7)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO3),
    SECTOR_DIR_DZO3_CMD_08 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO3 ==  8)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO3),
    SECTOR_DIR_DZO3_CMD_09 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO3 ==  9)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO3),
    SECTOR_DIR_DZO3_CMD_10 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO3 == 10)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO3),
    SECTOR_DIR_DZO3_CMD_11 = ((IDX_U32_RNG_BIG_SECTOR_DIR_DZO3 == 11)<< MSK_U32_RNG_BIG_SECTOR_DIR_DZO3),
                        
                        
    SECTOR_INV_DZO3_CMD_00 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO3 ==  0)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO3),
    SECTOR_INV_DZO3_CMD_01 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO3 ==  1)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO3),
    SECTOR_INV_DZO3_CMD_02 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO3 ==  2)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO3),
    SECTOR_INV_DZO3_CMD_03 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO3 ==  3)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO3),
    SECTOR_INV_DZO3_CMD_04 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO3 ==  4)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO3),
    SECTOR_INV_DZO3_CMD_05 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO3 ==  5)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO3),
    SECTOR_INV_DZO3_CMD_06 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO3 ==  6)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO3),
    SECTOR_INV_DZO3_CMD_07 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO3 ==  7)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO3),
    SECTOR_INV_DZO3_CMD_08 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO3 ==  8)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO3),
    SECTOR_INV_DZO3_CMD_09 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO3 ==  9)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO3),
    SECTOR_INV_DZO3_CMD_10 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO3 == 10)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO3),
    SECTOR_INV_DZO3_CMD_11 = ((IDX_U32_RNG_BIG_SECTOR_INV_DZO3 == 11)<< MSK_U32_RNG_BIG_SECTOR_INV_DZO3),
                        
                        
    PO_DIR_DZO3_CMD_00 = ((IDX_U32_RNG_BIG_PO_DIR_DZO3  ==  0)<< MSK_U32_RNG_BIG_PO_DIR_DZO3),
    PO_DIR_DZO3_CMD_01 = ((IDX_U32_RNG_BIG_PO_DIR_DZO3  ==  1)<< MSK_U32_RNG_BIG_PO_DIR_DZO3),
    PO_DIR_DZO3_CMD_02 = ((IDX_U32_RNG_BIG_PO_DIR_DZO3  ==  2)<< MSK_U32_RNG_BIG_PO_DIR_DZO3),
    PO_DIR_DZO3_CMD_03 = ((IDX_U32_RNG_BIG_PO_DIR_DZO3  ==  3)<< MSK_U32_RNG_BIG_PO_DIR_DZO3),
    PO_DIR_DZO3_CMD_04 = ((IDX_U32_RNG_BIG_PO_DIR_DZO3  ==  4)<< MSK_U32_RNG_BIG_PO_DIR_DZO3),
    PO_DIR_DZO3_CMD_05 = ((IDX_U32_RNG_BIG_PO_DIR_DZO3  ==  5)<< MSK_U32_RNG_BIG_PO_DIR_DZO3),
    PO_DIR_DZO3_CMD_06 = ((IDX_U32_RNG_BIG_PO_DIR_DZO3  ==  6)<< MSK_U32_RNG_BIG_PO_DIR_DZO3),
    PO_DIR_DZO3_CMD_07 = ((IDX_U32_RNG_BIG_PO_DIR_DZO3  ==  7)<< MSK_U32_RNG_BIG_PO_DIR_DZO3),
    PO_DIR_DZO3_CMD_08 = ((IDX_U32_RNG_BIG_PO_DIR_DZO3  ==  8)<< MSK_U32_RNG_BIG_PO_DIR_DZO3),
    PO_DIR_DZO3_CMD_09 = ((IDX_U32_RNG_BIG_PO_DIR_DZO3  ==  9)<< MSK_U32_RNG_BIG_PO_DIR_DZO3),
    PO_DIR_DZO3_CMD_10 = ((IDX_U32_RNG_BIG_PO_DIR_DZO3  == 10)<< MSK_U32_RNG_BIG_PO_DIR_DZO3),
    PO_DIR_DZO3_CMD_11 = ((IDX_U32_RNG_BIG_PO_DIR_DZO3  == 11)<< MSK_U32_RNG_BIG_PO_DIR_DZO3),

    PO_INV_DZO3_CMD_00 = ((IDX_U32_RNG_BIG_PO_INV_DZO3  ==  0)<< MSK_U32_RNG_BIG_PO_INV_DZO3 ),
    PO_INV_DZO3_CMD_01 = ((IDX_U32_RNG_BIG_PO_INV_DZO3  ==  1)<< MSK_U32_RNG_BIG_PO_INV_DZO3 ),
    PO_INV_DZO3_CMD_02 = ((IDX_U32_RNG_BIG_PO_INV_DZO3  ==  2)<< MSK_U32_RNG_BIG_PO_INV_DZO3 ),
    PO_INV_DZO3_CMD_03 = ((IDX_U32_RNG_BIG_PO_INV_DZO3  ==  3)<< MSK_U32_RNG_BIG_PO_INV_DZO3 ),
    PO_INV_DZO3_CMD_04 = ((IDX_U32_RNG_BIG_PO_INV_DZO3  ==  4)<< MSK_U32_RNG_BIG_PO_INV_DZO3 ),
    PO_INV_DZO3_CMD_05 = ((IDX_U32_RNG_BIG_PO_INV_DZO3  ==  5)<< MSK_U32_RNG_BIG_PO_INV_DZO3 ),
    PO_INV_DZO3_CMD_06 = ((IDX_U32_RNG_BIG_PO_INV_DZO3  ==  6)<< MSK_U32_RNG_BIG_PO_INV_DZO3 ),
    PO_INV_DZO3_CMD_07 = ((IDX_U32_RNG_BIG_PO_INV_DZO3  ==  7)<< MSK_U32_RNG_BIG_PO_INV_DZO3 ),
    PO_INV_DZO3_CMD_08 = ((IDX_U32_RNG_BIG_PO_INV_DZO3  ==  8)<< MSK_U32_RNG_BIG_PO_INV_DZO3 ),
    PO_INV_DZO3_CMD_09 = ((IDX_U32_RNG_BIG_PO_INV_DZO3  ==  9)<< MSK_U32_RNG_BIG_PO_INV_DZO3 ),
    PO_INV_DZO3_CMD_10 = ((IDX_U32_RNG_BIG_PO_INV_DZO3  == 10)<< MSK_U32_RNG_BIG_PO_INV_DZO3 ),
    PO_INV_DZO3_CMD_11 = ((IDX_U32_RNG_BIG_PO_INV_DZO3  == 11)<< MSK_U32_RNG_BIG_PO_INV_DZO3 ),
                        
                        
    DZO3_CMD_00 = ((IDX_U32_RNG_BIG_DZO3 ==  0)<< MSK_U32_RNG_BIG_DZO3),
    DZO3_CMD_01 = ((IDX_U32_RNG_BIG_DZO3 ==  1)<< MSK_U32_RNG_BIG_DZO3),
    DZO3_CMD_02 = ((IDX_U32_RNG_BIG_DZO3 ==  2)<< MSK_U32_RNG_BIG_DZO3),
    DZO3_CMD_03 = ((IDX_U32_RNG_BIG_DZO3 ==  3)<< MSK_U32_RNG_BIG_DZO3),
    DZO3_CMD_04 = ((IDX_U32_RNG_BIG_DZO3 ==  4)<< MSK_U32_RNG_BIG_DZO3),
    DZO3_CMD_05 = ((IDX_U32_RNG_BIG_DZO3 ==  5)<< MSK_U32_RNG_BIG_DZO3),
    DZO3_CMD_06 = ((IDX_U32_RNG_BIG_DZO3 ==  6)<< MSK_U32_RNG_BIG_DZO3),
    DZO3_CMD_07 = ((IDX_U32_RNG_BIG_DZO3 ==  7)<< MSK_U32_RNG_BIG_DZO3),
    DZO3_CMD_08 = ((IDX_U32_RNG_BIG_DZO3 ==  8)<< MSK_U32_RNG_BIG_DZO3),
    DZO3_CMD_09 = ((IDX_U32_RNG_BIG_DZO3 ==  9)<< MSK_U32_RNG_BIG_DZO3),
    DZO3_CMD_10 = ((IDX_U32_RNG_BIG_DZO3 == 10)<< MSK_U32_RNG_BIG_DZO3),
    DZO3_CMD_11 = ((IDX_U32_RNG_BIG_DZO3 == 11)<< MSK_U32_RNG_BIG_DZO3),
                        
                        
    AMCZ_DZO3_CMD_00 = ((IDX_U32_RNG_BIG_AMCZ_DZO3 ==  0)<< MSK_U32_RNG_BIG_AMCZ_DZO3),
    AMCZ_DZO3_CMD_01 = ((IDX_U32_RNG_BIG_AMCZ_DZO3 ==  1)<< MSK_U32_RNG_BIG_AMCZ_DZO3),
    AMCZ_DZO3_CMD_02 = ((IDX_U32_RNG_BIG_AMCZ_DZO3 ==  2)<< MSK_U32_RNG_BIG_AMCZ_DZO3),
    AMCZ_DZO3_CMD_03 = ((IDX_U32_RNG_BIG_AMCZ_DZO3 ==  3)<< MSK_U32_RNG_BIG_AMCZ_DZO3),
    AMCZ_DZO3_CMD_04 = ((IDX_U32_RNG_BIG_AMCZ_DZO3 ==  4)<< MSK_U32_RNG_BIG_AMCZ_DZO3),
    AMCZ_DZO3_CMD_05 = ((IDX_U32_RNG_BIG_AMCZ_DZO3 ==  5)<< MSK_U32_RNG_BIG_AMCZ_DZO3),
    AMCZ_DZO3_CMD_06 = ((IDX_U32_RNG_BIG_AMCZ_DZO3 ==  6)<< MSK_U32_RNG_BIG_AMCZ_DZO3),
    AMCZ_DZO3_CMD_07 = ((IDX_U32_RNG_BIG_AMCZ_DZO3 ==  7)<< MSK_U32_RNG_BIG_AMCZ_DZO3),
    AMCZ_DZO3_CMD_08 = ((IDX_U32_RNG_BIG_AMCZ_DZO3 ==  8)<< MSK_U32_RNG_BIG_AMCZ_DZO3),
    AMCZ_DZO3_CMD_09 = ((IDX_U32_RNG_BIG_AMCZ_DZO3 ==  9)<< MSK_U32_RNG_BIG_AMCZ_DZO3),
    AMCZ_DZO3_CMD_10 = ((IDX_U32_RNG_BIG_AMCZ_DZO3 == 10)<< MSK_U32_RNG_BIG_AMCZ_DZO3),
    AMCZ_DZO3_CMD_11 = ((IDX_U32_RNG_BIG_AMCZ_DZO3 == 11)<< MSK_U32_RNG_BIG_AMCZ_DZO3),
                        
                        
    PO_AMCZ_DZO3_CMD_00 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO3 ==  0)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO3),
    PO_AMCZ_DZO3_CMD_01 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO3 ==  1)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO3),
    PO_AMCZ_DZO3_CMD_02 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO3 ==  2)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO3),
    PO_AMCZ_DZO3_CMD_03 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO3 ==  3)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO3),
    PO_AMCZ_DZO3_CMD_04 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO3 ==  4)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO3),
    PO_AMCZ_DZO3_CMD_05 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO3 ==  5)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO3),
    PO_AMCZ_DZO3_CMD_06 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO3 ==  6)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO3),
    PO_AMCZ_DZO3_CMD_07 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO3 ==  7)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO3),
    PO_AMCZ_DZO3_CMD_08 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO3 ==  8)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO3),
    PO_AMCZ_DZO3_CMD_09 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO3 ==  9)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO3),
    PO_AMCZ_DZO3_CMD_10 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO3 == 10)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO3),
    PO_AMCZ_DZO3_CMD_11 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO3 == 11)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO3),

    ZBR_BLOCK_DZO4_I_O_3G_CMD_00 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G ==  0)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G),
    ZBR_BLOCK_DZO4_I_O_3G_CMD_01 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G ==  1)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G),
    ZBR_BLOCK_DZO4_I_O_3G_CMD_02 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G ==  2)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G),
    ZBR_BLOCK_DZO4_I_O_3G_CMD_03 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G ==  3)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G),
    ZBR_BLOCK_DZO4_I_O_3G_CMD_04 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G ==  4)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G),
    ZBR_BLOCK_DZO4_I_O_3G_CMD_05 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G ==  5)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G),
    ZBR_BLOCK_DZO4_I_O_3G_CMD_06 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G ==  6)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G),
    ZBR_BLOCK_DZO4_I_O_3G_CMD_07 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G ==  7)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G),
    ZBR_BLOCK_DZO4_I_O_3G_CMD_08 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G ==  8)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G),
    ZBR_BLOCK_DZO4_I_O_3G_CMD_09 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G ==  9)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G),
    ZBR_BLOCK_DZO4_I_O_3G_CMD_10 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G == 10)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G),
    ZBR_BLOCK_DZO4_I_O_3G_CMD_11 = ((IDX_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G == 11)<< MSK_U32_RNG_BIG_ZBR_BLOCK_DZO4_I_O_3G),
                        
                        
    BLOCK_DZO4_CMD_00 = ((IDX_U32_RNG_BIG_BLOCK_DZO4 ==  0)<< MSK_U32_RNG_BIG_BLOCK_DZO4),
    BLOCK_DZO4_CMD_01 = ((IDX_U32_RNG_BIG_BLOCK_DZO4 ==  1)<< MSK_U32_RNG_BIG_BLOCK_DZO4),
    BLOCK_DZO4_CMD_02 = ((IDX_U32_RNG_BIG_BLOCK_DZO4 ==  2)<< MSK_U32_RNG_BIG_BLOCK_DZO4),
    BLOCK_DZO4_CMD_03 = ((IDX_U32_RNG_BIG_BLOCK_DZO4 ==  3)<< MSK_U32_RNG_BIG_BLOCK_DZO4),
    BLOCK_DZO4_CMD_04 = ((IDX_U32_RNG_BIG_BLOCK_DZO4 ==  4)<< MSK_U32_RNG_BIG_BLOCK_DZO4),
    BLOCK_DZO4_CMD_05 = ((IDX_U32_RNG_BIG_BLOCK_DZO4 ==  5)<< MSK_U32_RNG_BIG_BLOCK_DZO4),
    BLOCK_DZO4_CMD_06 = ((IDX_U32_RNG_BIG_BLOCK_DZO4 ==  6)<< MSK_U32_RNG_BIG_BLOCK_DZO4),
    BLOCK_DZO4_CMD_07 = ((IDX_U32_RNG_BIG_BLOCK_DZO4 ==  7)<< MSK_U32_RNG_BIG_BLOCK_DZO4),
    BLOCK_DZO4_CMD_08 = ((IDX_U32_RNG_BIG_BLOCK_DZO4 ==  8)<< MSK_U32_RNG_BIG_BLOCK_DZO4),
    BLOCK_DZO4_CMD_09 = ((IDX_U32_RNG_BIG_BLOCK_DZO4 ==  9)<< MSK_U32_RNG_BIG_BLOCK_DZO4),
    BLOCK_DZO4_CMD_10 = ((IDX_U32_RNG_BIG_BLOCK_DZO4 == 10)<< MSK_U32_RNG_BIG_BLOCK_DZO4),
    BLOCK_DZO4_CMD_11 = ((IDX_U32_RNG_BIG_BLOCK_DZO4 == 11)<< MSK_U32_RNG_BIG_BLOCK_DZO4),
                        
                        
    BLK_DZO4_I_OSN_3G_DIV_1G_CMD_00 = ((IDX_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G ==  0)<< MSK_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G),
    BLK_DZO4_I_OSN_3G_DIV_1G_CMD_01 = ((IDX_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G ==  1)<< MSK_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G),
    BLK_DZO4_I_OSN_3G_DIV_1G_CMD_02 = ((IDX_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G ==  2)<< MSK_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G),
    BLK_DZO4_I_OSN_3G_DIV_1G_CMD_03 = ((IDX_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G ==  3)<< MSK_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G),
    BLK_DZO4_I_OSN_3G_DIV_1G_CMD_04 = ((IDX_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G ==  4)<< MSK_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G),
    BLK_DZO4_I_OSN_3G_DIV_1G_CMD_05 = ((IDX_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G ==  5)<< MSK_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G),
    BLK_DZO4_I_OSN_3G_DIV_1G_CMD_06 = ((IDX_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G ==  6)<< MSK_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G),
    BLK_DZO4_I_OSN_3G_DIV_1G_CMD_07 = ((IDX_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G ==  7)<< MSK_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G),
    BLK_DZO4_I_OSN_3G_DIV_1G_CMD_08 = ((IDX_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G ==  8)<< MSK_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G),
    BLK_DZO4_I_OSN_3G_DIV_1G_CMD_09 = ((IDX_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G ==  9)<< MSK_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G),
    BLK_DZO4_I_OSN_3G_DIV_1G_CMD_10 = ((IDX_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G == 10)<< MSK_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G),
    BLK_DZO4_I_OSN_3G_DIV_1G_CMD_11 = ((IDX_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G == 11)<< MSK_U32_RNG_BIG_BLK_DZO4_I_OSN_3G_DIV_1G),
                        
                        
    BLK_DZO4_CMD_00 = ((IDX_U32_RNG_BIG_BLK_DZO4 ==  0)<< MSK_U32_RNG_BIG_BLK_DZO4),
    BLK_DZO4_CMD_01 = ((IDX_U32_RNG_BIG_BLK_DZO4 ==  1)<< MSK_U32_RNG_BIG_BLK_DZO4),
    BLK_DZO4_CMD_02 = ((IDX_U32_RNG_BIG_BLK_DZO4 ==  2)<< MSK_U32_RNG_BIG_BLK_DZO4),
    BLK_DZO4_CMD_03 = ((IDX_U32_RNG_BIG_BLK_DZO4 ==  3)<< MSK_U32_RNG_BIG_BLK_DZO4),
    BLK_DZO4_CMD_04 = ((IDX_U32_RNG_BIG_BLK_DZO4 ==  4)<< MSK_U32_RNG_BIG_BLK_DZO4),
    BLK_DZO4_CMD_05 = ((IDX_U32_RNG_BIG_BLK_DZO4 ==  5)<< MSK_U32_RNG_BIG_BLK_DZO4),
    BLK_DZO4_CMD_06 = ((IDX_U32_RNG_BIG_BLK_DZO4 ==  6)<< MSK_U32_RNG_BIG_BLK_DZO4),
    BLK_DZO4_CMD_07 = ((IDX_U32_RNG_BIG_BLK_DZO4 ==  7)<< MSK_U32_RNG_BIG_BLK_DZO4),
    BLK_DZO4_CMD_08 = ((IDX_U32_RNG_BIG_BLK_DZO4 ==  8)<< MSK_U32_RNG_BIG_BLK_DZO4),
    BLK_DZO4_CMD_09 = ((IDX_U32_RNG_BIG_BLK_DZO4 ==  9)<< MSK_U32_RNG_BIG_BLK_DZO4),
    BLK_DZO4_CMD_10 = ((IDX_U32_RNG_BIG_BLK_DZO4 == 10)<< MSK_U32_RNG_BIG_BLK_DZO4),
    BLK_DZO4_CMD_11 = ((IDX_U32_RNG_BIG_BLK_DZO4 == 11)<< MSK_U32_RNG_BIG_BLK_DZO4),

    NAPRYM_DIR_DZO4_CMD_00 = ((IDX_U32_RNG_BIG_NAPRYM_DIR_DZO4 ==  0)<< MSK_U32_RNG_BIG_NAPRYM_DIR_DZO4),
    NAPRYM_DIR_DZO4_CMD_01 = ((IDX_U32_RNG_BIG_NAPRYM_DIR_DZO4 ==  1)<< MSK_U32_RNG_BIG_NAPRYM_DIR_DZO4),
    NAPRYM_DIR_DZO4_CMD_02 = ((IDX_U32_RNG_BIG_NAPRYM_DIR_DZO4 ==  2)<< MSK_U32_RNG_BIG_NAPRYM_DIR_DZO4),
    NAPRYM_DIR_DZO4_CMD_03 = ((IDX_U32_RNG_BIG_NAPRYM_DIR_DZO4 ==  3)<< MSK_U32_RNG_BIG_NAPRYM_DIR_DZO4),
    NAPRYM_DIR_DZO4_CMD_04 = ((IDX_U32_RNG_BIG_NAPRYM_DIR_DZO4 ==  4)<< MSK_U32_RNG_BIG_NAPRYM_DIR_DZO4),
    NAPRYM_DIR_DZO4_CMD_05 = ((IDX_U32_RNG_BIG_NAPRYM_DIR_DZO4 ==  5)<< MSK_U32_RNG_BIG_NAPRYM_DIR_DZO4),
    NAPRYM_DIR_DZO4_CMD_06 = ((IDX_U32_RNG_BIG_NAPRYM_DIR_DZO4 ==  6)<< MSK_U32_RNG_BIG_NAPRYM_DIR_DZO4),
    NAPRYM_DIR_DZO4_CMD_07 = ((IDX_U32_RNG_BIG_NAPRYM_DIR_DZO4 ==  7)<< MSK_U32_RNG_BIG_NAPRYM_DIR_DZO4),
    NAPRYM_DIR_DZO4_CMD_08 = ((IDX_U32_RNG_BIG_NAPRYM_DIR_DZO4 ==  8)<< MSK_U32_RNG_BIG_NAPRYM_DIR_DZO4),
    NAPRYM_DIR_DZO4_CMD_09 = ((IDX_U32_RNG_BIG_NAPRYM_DIR_DZO4 ==  9)<< MSK_U32_RNG_BIG_NAPRYM_DIR_DZO4),
    NAPRYM_DIR_DZO4_CMD_10 = ((IDX_U32_RNG_BIG_NAPRYM_DIR_DZO4 == 10)<< MSK_U32_RNG_BIG_NAPRYM_DIR_DZO4),
    NAPRYM_DIR_DZO4_CMD_11 = ((IDX_U32_RNG_BIG_NAPRYM_DIR_DZO4 == 11)<< MSK_U32_RNG_BIG_NAPRYM_DIR_DZO4),
                        
                        
    NAPRYM_INV_DZO4_CMD_00 = ((IDX_U32_RNG_BIG_NAPRYM_INV_DZO4 ==  0)<< MSK_U32_RNG_BIG_NAPRYM_INV_DZO4),
    NAPRYM_INV_DZO4_CMD_01 = ((IDX_U32_RNG_BIG_NAPRYM_INV_DZO4 ==  1)<< MSK_U32_RNG_BIG_NAPRYM_INV_DZO4),
    NAPRYM_INV_DZO4_CMD_02 = ((IDX_U32_RNG_BIG_NAPRYM_INV_DZO4 ==  2)<< MSK_U32_RNG_BIG_NAPRYM_INV_DZO4),
    NAPRYM_INV_DZO4_CMD_03 = ((IDX_U32_RNG_BIG_NAPRYM_INV_DZO4 ==  3)<< MSK_U32_RNG_BIG_NAPRYM_INV_DZO4),
    NAPRYM_INV_DZO4_CMD_04 = ((IDX_U32_RNG_BIG_NAPRYM_INV_DZO4 ==  4)<< MSK_U32_RNG_BIG_NAPRYM_INV_DZO4),
    NAPRYM_INV_DZO4_CMD_05 = ((IDX_U32_RNG_BIG_NAPRYM_INV_DZO4 ==  5)<< MSK_U32_RNG_BIG_NAPRYM_INV_DZO4),
    NAPRYM_INV_DZO4_CMD_06 = ((IDX_U32_RNG_BIG_NAPRYM_INV_DZO4 ==  6)<< MSK_U32_RNG_BIG_NAPRYM_INV_DZO4),
    NAPRYM_INV_DZO4_CMD_07 = ((IDX_U32_RNG_BIG_NAPRYM_INV_DZO4 ==  7)<< MSK_U32_RNG_BIG_NAPRYM_INV_DZO4),
    NAPRYM_INV_DZO4_CMD_08 = ((IDX_U32_RNG_BIG_NAPRYM_INV_DZO4 ==  8)<< MSK_U32_RNG_BIG_NAPRYM_INV_DZO4),
    NAPRYM_INV_DZO4_CMD_09 = ((IDX_U32_RNG_BIG_NAPRYM_INV_DZO4 ==  9)<< MSK_U32_RNG_BIG_NAPRYM_INV_DZO4),
    NAPRYM_INV_DZO4_CMD_10 = ((IDX_U32_RNG_BIG_NAPRYM_INV_DZO4 == 10)<< MSK_U32_RNG_BIG_NAPRYM_INV_DZO4),
    NAPRYM_INV_DZO4_CMD_11 = ((IDX_U32_RNG_BIG_NAPRYM_INV_DZO4 == 11)<< MSK_U32_RNG_BIG_NAPRYM_INV_DZO4),
                        
                        
    PO_DIR_DZO4_CMD_00 = ((IDX_U32_RNG_BIG_PO_DIR_DZO4 ==  0)<< MSK_U32_RNG_BIG_PO_DIR_DZO4),
    PO_DIR_DZO4_CMD_01 = ((IDX_U32_RNG_BIG_PO_DIR_DZO4 ==  1)<< MSK_U32_RNG_BIG_PO_DIR_DZO4),
    PO_DIR_DZO4_CMD_02 = ((IDX_U32_RNG_BIG_PO_DIR_DZO4 ==  2)<< MSK_U32_RNG_BIG_PO_DIR_DZO4),
    PO_DIR_DZO4_CMD_03 = ((IDX_U32_RNG_BIG_PO_DIR_DZO4 ==  3)<< MSK_U32_RNG_BIG_PO_DIR_DZO4),
    PO_DIR_DZO4_CMD_04 = ((IDX_U32_RNG_BIG_PO_DIR_DZO4 ==  4)<< MSK_U32_RNG_BIG_PO_DIR_DZO4),
    PO_DIR_DZO4_CMD_05 = ((IDX_U32_RNG_BIG_PO_DIR_DZO4 ==  5)<< MSK_U32_RNG_BIG_PO_DIR_DZO4),
    PO_DIR_DZO4_CMD_06 = ((IDX_U32_RNG_BIG_PO_DIR_DZO4 ==  6)<< MSK_U32_RNG_BIG_PO_DIR_DZO4),
    PO_DIR_DZO4_CMD_07 = ((IDX_U32_RNG_BIG_PO_DIR_DZO4 ==  7)<< MSK_U32_RNG_BIG_PO_DIR_DZO4),
    PO_DIR_DZO4_CMD_08 = ((IDX_U32_RNG_BIG_PO_DIR_DZO4 ==  8)<< MSK_U32_RNG_BIG_PO_DIR_DZO4),
    PO_DIR_DZO4_CMD_09 = ((IDX_U32_RNG_BIG_PO_DIR_DZO4 ==  9)<< MSK_U32_RNG_BIG_PO_DIR_DZO4),
    PO_DIR_DZO4_CMD_10 = ((IDX_U32_RNG_BIG_PO_DIR_DZO4 == 10)<< MSK_U32_RNG_BIG_PO_DIR_DZO4),
    PO_DIR_DZO4_CMD_11 = ((IDX_U32_RNG_BIG_PO_DIR_DZO4 == 11)<< MSK_U32_RNG_BIG_PO_DIR_DZO4),
                        
                        
    PO_INV_DZO4_CMD_00 = ((IDX_U32_RNG_BIG_PO_INV_DZO4       ==  0)<< MSK_U32_RNG_BIG_PO_INV_DZO4),
    PO_INV_DZO4_CMD_01 = ((IDX_U32_RNG_BIG_PO_INV_DZO4       ==  1)<< MSK_U32_RNG_BIG_PO_INV_DZO4),
    PO_INV_DZO4_CMD_02 = ((IDX_U32_RNG_BIG_PO_INV_DZO4       ==  2)<< MSK_U32_RNG_BIG_PO_INV_DZO4),
    PO_INV_DZO4_CMD_03 = ((IDX_U32_RNG_BIG_PO_INV_DZO4       ==  3)<< MSK_U32_RNG_BIG_PO_INV_DZO4),
    PO_INV_DZO4_CMD_04 = ((IDX_U32_RNG_BIG_PO_INV_DZO4       ==  4)<< MSK_U32_RNG_BIG_PO_INV_DZO4),
    PO_INV_DZO4_CMD_05 = ((IDX_U32_RNG_BIG_PO_INV_DZO4       ==  5)<< MSK_U32_RNG_BIG_PO_INV_DZO4),
    PO_INV_DZO4_CMD_06 = ((IDX_U32_RNG_BIG_PO_INV_DZO4       ==  6)<< MSK_U32_RNG_BIG_PO_INV_DZO4),
    PO_INV_DZO4_CMD_07 = ((IDX_U32_RNG_BIG_PO_INV_DZO4       ==  7)<< MSK_U32_RNG_BIG_PO_INV_DZO4),
    PO_INV_DZO4_CMD_08 = ((IDX_U32_RNG_BIG_PO_INV_DZO4       ==  8)<< MSK_U32_RNG_BIG_PO_INV_DZO4),
    PO_INV_DZO4_CMD_09 = ((IDX_U32_RNG_BIG_PO_INV_DZO4       ==  9)<< MSK_U32_RNG_BIG_PO_INV_DZO4),
    PO_INV_DZO4_CMD_10 = ((IDX_U32_RNG_BIG_PO_INV_DZO4       == 10)<< MSK_U32_RNG_BIG_PO_INV_DZO4),
    PO_INV_DZO4_CMD_11 = ((IDX_U32_RNG_BIG_PO_INV_DZO4       == 11)<< MSK_U32_RNG_BIG_PO_INV_DZO4),

    DZO4_CMD_00 = ((IDX_U32_RNG_BIG_DZO4 ==  0)<< MSK_U32_RNG_BIG_DZO4),
    DZO4_CMD_01 = ((IDX_U32_RNG_BIG_DZO4 ==  1)<< MSK_U32_RNG_BIG_DZO4),
    DZO4_CMD_02 = ((IDX_U32_RNG_BIG_DZO4 ==  2)<< MSK_U32_RNG_BIG_DZO4),
    DZO4_CMD_03 = ((IDX_U32_RNG_BIG_DZO4 ==  3)<< MSK_U32_RNG_BIG_DZO4),
    DZO4_CMD_04 = ((IDX_U32_RNG_BIG_DZO4 ==  4)<< MSK_U32_RNG_BIG_DZO4),
    DZO4_CMD_05 = ((IDX_U32_RNG_BIG_DZO4 ==  5)<< MSK_U32_RNG_BIG_DZO4),
    DZO4_CMD_06 = ((IDX_U32_RNG_BIG_DZO4 ==  6)<< MSK_U32_RNG_BIG_DZO4),
    DZO4_CMD_07 = ((IDX_U32_RNG_BIG_DZO4 ==  7)<< MSK_U32_RNG_BIG_DZO4),
    DZO4_CMD_08 = ((IDX_U32_RNG_BIG_DZO4 ==  8)<< MSK_U32_RNG_BIG_DZO4),
    DZO4_CMD_09 = ((IDX_U32_RNG_BIG_DZO4 ==  9)<< MSK_U32_RNG_BIG_DZO4),
    DZO4_CMD_10 = ((IDX_U32_RNG_BIG_DZO4 == 10)<< MSK_U32_RNG_BIG_DZO4),
    DZO4_CMD_11 = ((IDX_U32_RNG_BIG_DZO4 == 11)<< MSK_U32_RNG_BIG_DZO4),
                    
                    
    AMCZ_DZO4_CMD_00 = ((IDX_U32_RNG_BIG_AMCZ_DZO4 ==  0)<< MSK_U32_RNG_BIG_AMCZ_DZO4),
    AMCZ_DZO4_CMD_01 = ((IDX_U32_RNG_BIG_AMCZ_DZO4 ==  1)<< MSK_U32_RNG_BIG_AMCZ_DZO4),
    AMCZ_DZO4_CMD_02 = ((IDX_U32_RNG_BIG_AMCZ_DZO4 ==  2)<< MSK_U32_RNG_BIG_AMCZ_DZO4),
    AMCZ_DZO4_CMD_03 = ((IDX_U32_RNG_BIG_AMCZ_DZO4 ==  3)<< MSK_U32_RNG_BIG_AMCZ_DZO4),
    AMCZ_DZO4_CMD_04 = ((IDX_U32_RNG_BIG_AMCZ_DZO4 ==  4)<< MSK_U32_RNG_BIG_AMCZ_DZO4),
    AMCZ_DZO4_CMD_05 = ((IDX_U32_RNG_BIG_AMCZ_DZO4 ==  5)<< MSK_U32_RNG_BIG_AMCZ_DZO4),
    AMCZ_DZO4_CMD_06 = ((IDX_U32_RNG_BIG_AMCZ_DZO4 ==  6)<< MSK_U32_RNG_BIG_AMCZ_DZO4),
    AMCZ_DZO4_CMD_07 = ((IDX_U32_RNG_BIG_AMCZ_DZO4 ==  7)<< MSK_U32_RNG_BIG_AMCZ_DZO4),
    AMCZ_DZO4_CMD_08 = ((IDX_U32_RNG_BIG_AMCZ_DZO4 ==  8)<< MSK_U32_RNG_BIG_AMCZ_DZO4),
    AMCZ_DZO4_CMD_09 = ((IDX_U32_RNG_BIG_AMCZ_DZO4 ==  9)<< MSK_U32_RNG_BIG_AMCZ_DZO4),
    AMCZ_DZO4_CMD_10 = ((IDX_U32_RNG_BIG_AMCZ_DZO4 == 10)<< MSK_U32_RNG_BIG_AMCZ_DZO4),
    AMCZ_DZO4_CMD_11 = ((IDX_U32_RNG_BIG_AMCZ_DZO4 == 11)<< MSK_U32_RNG_BIG_AMCZ_DZO4),
                    
                    
    PO_AMCZ_DZO4_CMD_00 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO4     ==  0)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO4),
    PO_AMCZ_DZO4_CMD_01 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO4     ==  1)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO4),
    PO_AMCZ_DZO4_CMD_02 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO4     ==  2)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO4),
    PO_AMCZ_DZO4_CMD_03 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO4     ==  3)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO4),
    PO_AMCZ_DZO4_CMD_04 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO4     ==  4)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO4),
    PO_AMCZ_DZO4_CMD_05 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO4     ==  5)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO4),
    PO_AMCZ_DZO4_CMD_06 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO4     ==  6)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO4),
    PO_AMCZ_DZO4_CMD_07 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO4     ==  7)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO4),
    PO_AMCZ_DZO4_CMD_08 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO4     ==  8)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO4),
    PO_AMCZ_DZO4_CMD_09 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO4     ==  9)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO4),
    PO_AMCZ_DZO4_CMD_10 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO4     == 10)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO4),
    PO_AMCZ_DZO4_CMD_11 = ((IDX_U32_RNG_BIG_PO_AMCZ_DZO4     == 11)<< MSK_U32_RNG_BIG_PO_AMCZ_DZO4),

DZO_CMD_00 =  
(ZVN_NESPR_DZO_CMD_00
| ZBR_BLOCK_DZO1_I_O_3G_CMD_00 
| ZBR_BLOCK_DZO1_I_O_CMD_00
| BLOCK_DZO1_CMD_00
| I_BLK_DZO_I_LESS_IP_0_P_5_CMD_00
| I_O3G_DIV_I_O1G_DZO_CMD_00
| BLK_DZO1_I_O3G_DIV_I_O1G_CMD_00
| BLK_DZO1_I_OSN_CMD_00
| NKN_DZO_CMD_00
| CNKN_DZO_CMD_00
| U_DZO_U_O_LESS_UP_0_25P_UN_CMD_00
| PO2_I_BLK_DZO_CMD_00
| BLK_DZO1_CMD_00
| PO_DZO1_CMD_00
| DZO1_CMD_00
| PO_AMCZ_DZO1_CMD_00
| AMCZ_DZO1_CMD_00
| BLOCK_PR_DZO2_CMD_00
| OP_PR_DZO2_CMD_00
| ZBR_BLOCK_DZO2_I_O_3G_CMD_00
| BLOCK_DZO2_CMD_00
| BLK_DZO2_I_OSN_3G_DIV_1G_CMD_00
| BLK_DZO2_CMD_00
| SECTOR_DIR_DZO2_CMD_00
| SECTOR_INV_DZO2_CMD_00
| PO_DIR_DZO2_CMD_00
| PO_INV_DZO2_CMD_00
| DZO2_CMD_00
| AMCZ_DZO2_CMD_00
| PO_AMCZ_DZO2_CMD_00
| BLOCK_PR_DZO3_CMD_00
| OP_PR_DZO3_CMD_00
| ZBR_BLOCK_DZO3_I_O_3G_CMD_00
| BLOCK_DZO3_CMD_00
| BLK_DZO3_I_OSN_3G_DIV_1G_CMD_00
| BLK_DZO3_CMD_00
| SECTOR_DIR_DZO3_CMD_00
| SECTOR_INV_DZO3_CMD_00
| PO_DIR_DZO3_CMD_00
| PO_INV_DZO3_CMD_00
| DZO3_CMD_00
| AMCZ_DZO3_CMD_00
| PO_AMCZ_DZO3_CMD_00
| ZBR_BLOCK_DZO4_I_O_3G_CMD_00
| BLOCK_DZO4_CMD_00
| BLK_DZO4_I_OSN_3G_DIV_1G_CMD_00
| BLK_DZO4_CMD_00
| NAPRYM_DIR_DZO4_CMD_00
| NAPRYM_INV_DZO4_CMD_00
| PO_DIR_DZO4_CMD_00
| PO_INV_DZO4_CMD_00
| DZO4_CMD_00
| AMCZ_DZO4_CMD_00
|PO_AMCZ_DZO4_CMD_00),

DZO_CMD_01 = (
ZVN_NESPR_DZO_CMD_01
|(ZBR_BLOCK_DZO1_I_O_3G_CMD_01       ) 
|(ZBR_BLOCK_DZO1_I_O_CMD_01          )
|(BLOCK_DZO1_CMD_01                  )
|(I_BLK_DZO_I_LESS_IP_0_P_5_CMD_01   )
|(I_O3G_DIV_I_O1G_DZO_CMD_01         )
|(BLK_DZO1_I_O3G_DIV_I_O1G_CMD_01    )
|(BLK_DZO1_I_OSN_CMD_01              )
|(NKN_DZO_CMD_01                     )
|(CNKN_DZO_CMD_01                    )
|(U_DZO_U_O_LESS_UP_0_25P_UN_CMD_01  )
|(PO2_I_BLK_DZO_CMD_01               )
|(BLK_DZO1_CMD_01                    )
|(PO_DZO1_CMD_01                     )
|(DZO1_CMD_01                        )
|(PO_AMCZ_DZO1_CMD_01                )
|(AMCZ_DZO1_CMD_01                   )
|(BLOCK_PR_DZO2_CMD_01               )
|(OP_PR_DZO2_CMD_01                  )
|(ZBR_BLOCK_DZO2_I_O_3G_CMD_01       )
|(BLOCK_DZO2_CMD_01                  )
|(BLK_DZO2_I_OSN_3G_DIV_1G_CMD_01    )
|(BLK_DZO2_CMD_01                    )
|(SECTOR_DIR_DZO2_CMD_01             )
|(SECTOR_INV_DZO2_CMD_01             )
|(PO_DIR_DZO2_CMD_01                 )
|(PO_INV_DZO2_CMD_01                 )
|(DZO2_CMD_01                        )
|(AMCZ_DZO2_CMD_01                   )
|(PO_AMCZ_DZO2_CMD_01                )
|(BLOCK_PR_DZO3_CMD_01               )
|(OP_PR_DZO3_CMD_01                  )
|(ZBR_BLOCK_DZO3_I_O_3G_CMD_01       )
|(BLOCK_DZO3_CMD_01                  )
|(BLK_DZO3_I_OSN_3G_DIV_1G_CMD_01    )
|(BLK_DZO3_CMD_01                    )
|(SECTOR_DIR_DZO3_CMD_01             )
|(SECTOR_INV_DZO3_CMD_01             )
|(PO_DIR_DZO3_CMD_01                 )
|(PO_INV_DZO3_CMD_01                 )
|(DZO3_CMD_01                        )
|(AMCZ_DZO3_CMD_01                   )
|(PO_AMCZ_DZO3_CMD_01                )
|(ZBR_BLOCK_DZO4_I_O_3G_CMD_01       )
|(BLOCK_DZO4_CMD_01                  )
|(BLK_DZO4_I_OSN_3G_DIV_1G_CMD_01    )
|(BLK_DZO4_CMD_01                    )
|(NAPRYM_DIR_DZO4_CMD_01             )
|(NAPRYM_INV_DZO4_CMD_01             )
|(PO_DIR_DZO4_CMD_01                 )
|(PO_INV_DZO4_CMD_01                 )
|(DZO4_CMD_01                        )
|(AMCZ_DZO4_CMD_01                   )
|(PO_AMCZ_DZO4_CMD_01                ) ),

 
DZO_CMD_02 = (
ZVN_NESPR_DZO_CMD_02
|ZBR_BLOCK_DZO1_I_O_3G_CMD_02
|ZBR_BLOCK_DZO1_I_O_CMD_02
|BLOCK_DZO1_CMD_02
|I_BLK_DZO_I_LESS_IP_0_P_5_CMD_02
|I_O3G_DIV_I_O1G_DZO_CMD_02
|BLK_DZO1_I_O3G_DIV_I_O1G_CMD_02
|BLK_DZO1_I_OSN_CMD_02
|NKN_DZO_CMD_02
|CNKN_DZO_CMD_02
|U_DZO_U_O_LESS_UP_0_25P_UN_CMD_02
|PO2_I_BLK_DZO_CMD_02
|BLK_DZO1_CMD_02
|PO_DZO1_CMD_02
|DZO1_CMD_02
|PO_AMCZ_DZO1_CMD_02
|AMCZ_DZO1_CMD_02
|BLOCK_PR_DZO2_CMD_02
|OP_PR_DZO2_CMD_02
|ZBR_BLOCK_DZO2_I_O_3G_CMD_02
|BLOCK_DZO2_CMD_02
|BLK_DZO2_I_OSN_3G_DIV_1G_CMD_02
|BLK_DZO2_CMD_02
|SECTOR_DIR_DZO2_CMD_02
|SECTOR_INV_DZO2_CMD_02
|PO_DIR_DZO2_CMD_02
|PO_INV_DZO2_CMD_02
|DZO2_CMD_02
|AMCZ_DZO2_CMD_02
|PO_AMCZ_DZO2_CMD_02
|BLOCK_PR_DZO3_CMD_02
|OP_PR_DZO3_CMD_02
|ZBR_BLOCK_DZO3_I_O_3G_CMD_02
|BLOCK_DZO3_CMD_02
|BLK_DZO3_I_OSN_3G_DIV_1G_CMD_02
|BLK_DZO3_CMD_02
|SECTOR_DIR_DZO3_CMD_02
|SECTOR_INV_DZO3_CMD_02
|PO_DIR_DZO3_CMD_02
|PO_INV_DZO3_CMD_02
|DZO3_CMD_02
|AMCZ_DZO3_CMD_02
|PO_AMCZ_DZO3_CMD_02
|ZBR_BLOCK_DZO4_I_O_3G_CMD_02
|BLOCK_DZO4_CMD_02
|BLK_DZO4_I_OSN_3G_DIV_1G_CMD_02
|BLK_DZO4_CMD_02
|NAPRYM_DIR_DZO4_CMD_02
|NAPRYM_INV_DZO4_CMD_02
|PO_DIR_DZO4_CMD_02
|PO_INV_DZO4_CMD_02
|DZO4_CMD_02
|AMCZ_DZO4_CMD_02
|PO_AMCZ_DZO4_CMD_02),

DZO_CMD_03 =  (ZVN_NESPR_DZO_CMD_03
|ZBR_BLOCK_DZO1_I_O_3G_CMD_03
|ZBR_BLOCK_DZO1_I_O_CMD_03
|BLOCK_DZO1_CMD_03
|I_BLK_DZO_I_LESS_IP_0_P_5_CMD_03
|I_O3G_DIV_I_O1G_DZO_CMD_03
|BLK_DZO1_I_O3G_DIV_I_O1G_CMD_03
|BLK_DZO1_I_OSN_CMD_03
|NKN_DZO_CMD_03
|CNKN_DZO_CMD_03
|U_DZO_U_O_LESS_UP_0_25P_UN_CMD_03
|PO2_I_BLK_DZO_CMD_03
|BLK_DZO1_CMD_03
|PO_DZO1_CMD_03
|DZO1_CMD_03
|PO_AMCZ_DZO1_CMD_03
|AMCZ_DZO1_CMD_03
|BLOCK_PR_DZO2_CMD_03
|OP_PR_DZO2_CMD_03
|ZBR_BLOCK_DZO2_I_O_3G_CMD_03
|BLOCK_DZO2_CMD_03
|BLK_DZO2_I_OSN_3G_DIV_1G_CMD_03
|BLK_DZO2_CMD_03
|SECTOR_DIR_DZO2_CMD_03
|SECTOR_INV_DZO2_CMD_03
|PO_DIR_DZO2_CMD_03
|PO_INV_DZO2_CMD_03
|DZO2_CMD_03
|AMCZ_DZO2_CMD_03
|PO_AMCZ_DZO2_CMD_03
|BLOCK_PR_DZO3_CMD_03
|OP_PR_DZO3_CMD_03
|ZBR_BLOCK_DZO3_I_O_3G_CMD_03
|BLOCK_DZO3_CMD_03
|BLK_DZO3_I_OSN_3G_DIV_1G_CMD_03
|BLK_DZO3_CMD_03
|SECTOR_DIR_DZO3_CMD_03
|SECTOR_INV_DZO3_CMD_03
|PO_DIR_DZO3_CMD_03
|PO_INV_DZO3_CMD_03
|DZO3_CMD_03
|AMCZ_DZO3_CMD_03
|PO_AMCZ_DZO3_CMD_03
|ZBR_BLOCK_DZO4_I_O_3G_CMD_03
|BLOCK_DZO4_CMD_03
|BLK_DZO4_I_OSN_3G_DIV_1G_CMD_03
|BLK_DZO4_CMD_03
|NAPRYM_DIR_DZO4_CMD_03
|NAPRYM_INV_DZO4_CMD_03
|PO_DIR_DZO4_CMD_03
|PO_INV_DZO4_CMD_03
|DZO4_CMD_03
|AMCZ_DZO4_CMD_03
|PO_AMCZ_DZO4_CMD_03),


DZO_CMD_04 =  (ZVN_NESPR_DZO_CMD_04
|ZBR_BLOCK_DZO1_I_O_3G_CMD_04
|ZBR_BLOCK_DZO1_I_O_CMD_04
|BLOCK_DZO1_CMD_04
|I_BLK_DZO_I_LESS_IP_0_P_5_CMD_04
|I_O3G_DIV_I_O1G_DZO_CMD_04
|BLK_DZO1_I_O3G_DIV_I_O1G_CMD_04
|BLK_DZO1_I_OSN_CMD_04
|NKN_DZO_CMD_04
|CNKN_DZO_CMD_04
|U_DZO_U_O_LESS_UP_0_25P_UN_CMD_04
|PO2_I_BLK_DZO_CMD_04
|BLK_DZO1_CMD_04
|PO_DZO1_CMD_04
|DZO1_CMD_04
|PO_AMCZ_DZO1_CMD_04
|AMCZ_DZO1_CMD_04
|BLOCK_PR_DZO2_CMD_04
|OP_PR_DZO2_CMD_04
|ZBR_BLOCK_DZO2_I_O_3G_CMD_04
|BLOCK_DZO2_CMD_04
|BLK_DZO2_I_OSN_3G_DIV_1G_CMD_04
|BLK_DZO2_CMD_04
|SECTOR_DIR_DZO2_CMD_04
|SECTOR_INV_DZO2_CMD_04
|PO_DIR_DZO2_CMD_04
|PO_INV_DZO2_CMD_04
|DZO2_CMD_04
|AMCZ_DZO2_CMD_04
|PO_AMCZ_DZO2_CMD_04
|BLOCK_PR_DZO3_CMD_04
|OP_PR_DZO3_CMD_04
|ZBR_BLOCK_DZO3_I_O_3G_CMD_04
|BLOCK_DZO3_CMD_04
|BLK_DZO3_I_OSN_3G_DIV_1G_CMD_04
|BLK_DZO3_CMD_04
|SECTOR_DIR_DZO3_CMD_04
|SECTOR_INV_DZO3_CMD_04
|PO_DIR_DZO3_CMD_04
|PO_INV_DZO3_CMD_04
|DZO3_CMD_04
|AMCZ_DZO3_CMD_04
|PO_AMCZ_DZO3_CMD_04
|ZBR_BLOCK_DZO4_I_O_3G_CMD_04
|BLOCK_DZO4_CMD_04
|BLK_DZO4_I_OSN_3G_DIV_1G_CMD_04
|BLK_DZO4_CMD_04
|NAPRYM_DIR_DZO4_CMD_04
|NAPRYM_INV_DZO4_CMD_04
|PO_DIR_DZO4_CMD_04
|PO_INV_DZO4_CMD_04
|DZO4_CMD_04
|AMCZ_DZO4_CMD_04
|PO_AMCZ_DZO4_CMD_04),


DZO_CMD_05 = (ZVN_NESPR_DZO_CMD_05
|ZBR_BLOCK_DZO1_I_O_3G_CMD_05
|ZBR_BLOCK_DZO1_I_O_CMD_05
|BLOCK_DZO1_CMD_05
|I_BLK_DZO_I_LESS_IP_0_P_5_CMD_05
|I_O3G_DIV_I_O1G_DZO_CMD_05
|BLK_DZO1_I_O3G_DIV_I_O1G_CMD_05
|BLK_DZO1_I_OSN_CMD_05
|NKN_DZO_CMD_05
|CNKN_DZO_CMD_05
|U_DZO_U_O_LESS_UP_0_25P_UN_CMD_05
|PO2_I_BLK_DZO_CMD_05
|BLK_DZO1_CMD_05
|PO_DZO1_CMD_05
|DZO1_CMD_05
|PO_AMCZ_DZO1_CMD_05
|AMCZ_DZO1_CMD_05
|BLOCK_PR_DZO2_CMD_05
|OP_PR_DZO2_CMD_05
|ZBR_BLOCK_DZO2_I_O_3G_CMD_05
|BLOCK_DZO2_CMD_05
|BLK_DZO2_I_OSN_3G_DIV_1G_CMD_05
|BLK_DZO2_CMD_05
|SECTOR_DIR_DZO2_CMD_05
|SECTOR_INV_DZO2_CMD_05
|PO_DIR_DZO2_CMD_05
|PO_INV_DZO2_CMD_05
|DZO2_CMD_05
|AMCZ_DZO2_CMD_05
|PO_AMCZ_DZO2_CMD_05
|BLOCK_PR_DZO3_CMD_05
|OP_PR_DZO3_CMD_05
|ZBR_BLOCK_DZO3_I_O_3G_CMD_05
|BLOCK_DZO3_CMD_05
|BLK_DZO3_I_OSN_3G_DIV_1G_CMD_05
|BLK_DZO3_CMD_05
|SECTOR_DIR_DZO3_CMD_05
|SECTOR_INV_DZO3_CMD_05
|PO_DIR_DZO3_CMD_05
|PO_INV_DZO3_CMD_05
|DZO3_CMD_05
|AMCZ_DZO3_CMD_05
|PO_AMCZ_DZO3_CMD_05
|ZBR_BLOCK_DZO4_I_O_3G_CMD_05
|BLOCK_DZO4_CMD_05
|BLK_DZO4_I_OSN_3G_DIV_1G_CMD_05
|BLK_DZO4_CMD_05
|NAPRYM_DIR_DZO4_CMD_05
|NAPRYM_INV_DZO4_CMD_05
|PO_DIR_DZO4_CMD_05
|PO_INV_DZO4_CMD_05
|DZO4_CMD_05
|AMCZ_DZO4_CMD_05
|PO_AMCZ_DZO4_CMD_05),

 
DZO_CMD_06 = (ZVN_NESPR_DZO_CMD_06
|ZBR_BLOCK_DZO1_I_O_3G_CMD_06
|ZBR_BLOCK_DZO1_I_O_CMD_06
|BLOCK_DZO1_CMD_06
|I_BLK_DZO_I_LESS_IP_0_P_5_CMD_06
|I_O3G_DIV_I_O1G_DZO_CMD_06
|BLK_DZO1_I_O3G_DIV_I_O1G_CMD_06
|BLK_DZO1_I_OSN_CMD_06
|NKN_DZO_CMD_06
|CNKN_DZO_CMD_06
|U_DZO_U_O_LESS_UP_0_25P_UN_CMD_06
|PO2_I_BLK_DZO_CMD_06
|BLK_DZO1_CMD_06
|PO_DZO1_CMD_06
|DZO1_CMD_06
|PO_AMCZ_DZO1_CMD_06
|AMCZ_DZO1_CMD_06
|BLOCK_PR_DZO2_CMD_06
|OP_PR_DZO2_CMD_06
|ZBR_BLOCK_DZO2_I_O_3G_CMD_06
|BLOCK_DZO2_CMD_06
|BLK_DZO2_I_OSN_3G_DIV_1G_CMD_06
|BLK_DZO2_CMD_06
|SECTOR_DIR_DZO2_CMD_06
|SECTOR_INV_DZO2_CMD_06
|PO_DIR_DZO2_CMD_06
|PO_INV_DZO2_CMD_06
|DZO2_CMD_06
|AMCZ_DZO2_CMD_06
|PO_AMCZ_DZO2_CMD_06
|BLOCK_PR_DZO3_CMD_06
|OP_PR_DZO3_CMD_06
|ZBR_BLOCK_DZO3_I_O_3G_CMD_06
|BLOCK_DZO3_CMD_06
|BLK_DZO3_I_OSN_3G_DIV_1G_CMD_06
|BLK_DZO3_CMD_06
|SECTOR_DIR_DZO3_CMD_06
|SECTOR_INV_DZO3_CMD_06
|PO_DIR_DZO3_CMD_06
|PO_INV_DZO3_CMD_06
|DZO3_CMD_06
|AMCZ_DZO3_CMD_06
|PO_AMCZ_DZO3_CMD_06
|ZBR_BLOCK_DZO4_I_O_3G_CMD_06
|BLOCK_DZO4_CMD_06
|BLK_DZO4_I_OSN_3G_DIV_1G_CMD_06
|BLK_DZO4_CMD_06
|NAPRYM_DIR_DZO4_CMD_06
|NAPRYM_INV_DZO4_CMD_06
|PO_DIR_DZO4_CMD_06
|PO_INV_DZO4_CMD_06
|DZO4_CMD_06
|AMCZ_DZO4_CMD_06
|PO_AMCZ_DZO4_CMD_06),

 
DZO_CMD_07 = (ZVN_NESPR_DZO_CMD_07
|ZBR_BLOCK_DZO1_I_O_3G_CMD_07
|ZBR_BLOCK_DZO1_I_O_CMD_07
|BLOCK_DZO1_CMD_07
|I_BLK_DZO_I_LESS_IP_0_P_5_CMD_07
|I_O3G_DIV_I_O1G_DZO_CMD_07
|BLK_DZO1_I_O3G_DIV_I_O1G_CMD_07
|BLK_DZO1_I_OSN_CMD_07
|NKN_DZO_CMD_07
|CNKN_DZO_CMD_07
|U_DZO_U_O_LESS_UP_0_25P_UN_CMD_07
|PO2_I_BLK_DZO_CMD_07
|BLK_DZO1_CMD_07
|PO_DZO1_CMD_07
|DZO1_CMD_07
|PO_AMCZ_DZO1_CMD_07
|AMCZ_DZO1_CMD_07
|BLOCK_PR_DZO2_CMD_07
|OP_PR_DZO2_CMD_07
|ZBR_BLOCK_DZO2_I_O_3G_CMD_07
|BLOCK_DZO2_CMD_07
|BLK_DZO2_I_OSN_3G_DIV_1G_CMD_07
|BLK_DZO2_CMD_07
|SECTOR_DIR_DZO2_CMD_07
|SECTOR_INV_DZO2_CMD_07
|PO_DIR_DZO2_CMD_07
|PO_INV_DZO2_CMD_07
|DZO2_CMD_07
|AMCZ_DZO2_CMD_07
|PO_AMCZ_DZO2_CMD_07
|BLOCK_PR_DZO3_CMD_07
|OP_PR_DZO3_CMD_07
|ZBR_BLOCK_DZO3_I_O_3G_CMD_07
|BLOCK_DZO3_CMD_07
|BLK_DZO3_I_OSN_3G_DIV_1G_CMD_07
|BLK_DZO3_CMD_07
|SECTOR_DIR_DZO3_CMD_07
|SECTOR_INV_DZO3_CMD_07
|PO_DIR_DZO3_CMD_07
|PO_INV_DZO3_CMD_07
|DZO3_CMD_07
|AMCZ_DZO3_CMD_07
|PO_AMCZ_DZO3_CMD_07
|ZBR_BLOCK_DZO4_I_O_3G_CMD_07
|BLOCK_DZO4_CMD_07
|BLK_DZO4_I_OSN_3G_DIV_1G_CMD_07
|BLK_DZO4_CMD_07
|NAPRYM_DIR_DZO4_CMD_07
|NAPRYM_INV_DZO4_CMD_07
|PO_DIR_DZO4_CMD_07
|PO_INV_DZO4_CMD_07
|DZO4_CMD_07
|AMCZ_DZO4_CMD_07
|PO_AMCZ_DZO4_CMD_07),

DZO_CMD_08 =  (ZVN_NESPR_DZO_CMD_08
|ZBR_BLOCK_DZO1_I_O_3G_CMD_08
|ZBR_BLOCK_DZO1_I_O_CMD_08
|BLOCK_DZO1_CMD_08
|I_BLK_DZO_I_LESS_IP_0_P_5_CMD_08
|I_O3G_DIV_I_O1G_DZO_CMD_08
|BLK_DZO1_I_O3G_DIV_I_O1G_CMD_08
|BLK_DZO1_I_OSN_CMD_08
|NKN_DZO_CMD_08
|CNKN_DZO_CMD_08
|U_DZO_U_O_LESS_UP_0_25P_UN_CMD_08
|PO2_I_BLK_DZO_CMD_08
|BLK_DZO1_CMD_08
|PO_DZO1_CMD_08
|DZO1_CMD_08
|PO_AMCZ_DZO1_CMD_08
|AMCZ_DZO1_CMD_08
|BLOCK_PR_DZO2_CMD_08
|OP_PR_DZO2_CMD_08
|ZBR_BLOCK_DZO2_I_O_3G_CMD_08
|BLOCK_DZO2_CMD_08
|BLK_DZO2_I_OSN_3G_DIV_1G_CMD_08
|BLK_DZO2_CMD_08
|SECTOR_DIR_DZO2_CMD_08
|SECTOR_INV_DZO2_CMD_08
|PO_DIR_DZO2_CMD_08
|PO_INV_DZO2_CMD_08
|DZO2_CMD_08
|AMCZ_DZO2_CMD_08
|PO_AMCZ_DZO2_CMD_08
|BLOCK_PR_DZO3_CMD_08
|OP_PR_DZO3_CMD_08
|ZBR_BLOCK_DZO3_I_O_3G_CMD_08
|BLOCK_DZO3_CMD_08
|BLK_DZO3_I_OSN_3G_DIV_1G_CMD_08
|BLK_DZO3_CMD_08
|SECTOR_DIR_DZO3_CMD_08
|SECTOR_INV_DZO3_CMD_08
|PO_DIR_DZO3_CMD_08
|PO_INV_DZO3_CMD_08
|DZO3_CMD_08
|AMCZ_DZO3_CMD_08
|PO_AMCZ_DZO3_CMD_08
|ZBR_BLOCK_DZO4_I_O_3G_CMD_08
|BLOCK_DZO4_CMD_08
|BLK_DZO4_I_OSN_3G_DIV_1G_CMD_08
|BLK_DZO4_CMD_08
|NAPRYM_DIR_DZO4_CMD_08
|NAPRYM_INV_DZO4_CMD_08
|PO_DIR_DZO4_CMD_08
|PO_INV_DZO4_CMD_08
|DZO4_CMD_08
|AMCZ_DZO4_CMD_08
|PO_AMCZ_DZO4_CMD_08),


DZO_CMD_09 = (ZVN_NESPR_DZO_CMD_09
|ZBR_BLOCK_DZO1_I_O_3G_CMD_09
|ZBR_BLOCK_DZO1_I_O_CMD_09
|BLOCK_DZO1_CMD_09
|I_BLK_DZO_I_LESS_IP_0_P_5_CMD_09
|I_O3G_DIV_I_O1G_DZO_CMD_09
|BLK_DZO1_I_O3G_DIV_I_O1G_CMD_09
|BLK_DZO1_I_OSN_CMD_09
|NKN_DZO_CMD_09
|CNKN_DZO_CMD_09
|U_DZO_U_O_LESS_UP_0_25P_UN_CMD_09
|PO2_I_BLK_DZO_CMD_09
|BLK_DZO1_CMD_09
|PO_DZO1_CMD_09
|DZO1_CMD_09
|PO_AMCZ_DZO1_CMD_09
|AMCZ_DZO1_CMD_09
|BLOCK_PR_DZO2_CMD_09
|OP_PR_DZO2_CMD_09
|ZBR_BLOCK_DZO2_I_O_3G_CMD_09
|BLOCK_DZO2_CMD_09
|BLK_DZO2_I_OSN_3G_DIV_1G_CMD_09
|BLK_DZO2_CMD_09
|SECTOR_DIR_DZO2_CMD_09
|SECTOR_INV_DZO2_CMD_09
|PO_DIR_DZO2_CMD_09
|PO_INV_DZO2_CMD_09
|DZO2_CMD_09
|AMCZ_DZO2_CMD_09
|PO_AMCZ_DZO2_CMD_09
|BLOCK_PR_DZO3_CMD_09
|OP_PR_DZO3_CMD_09
|ZBR_BLOCK_DZO3_I_O_3G_CMD_09
|BLOCK_DZO3_CMD_09
|BLK_DZO3_I_OSN_3G_DIV_1G_CMD_09
|BLK_DZO3_CMD_09
|SECTOR_DIR_DZO3_CMD_09
|SECTOR_INV_DZO3_CMD_09
|PO_DIR_DZO3_CMD_09
|PO_INV_DZO3_CMD_09
|DZO3_CMD_09
|AMCZ_DZO3_CMD_09
|PO_AMCZ_DZO3_CMD_09
|ZBR_BLOCK_DZO4_I_O_3G_CMD_09
|BLOCK_DZO4_CMD_09
|BLK_DZO4_I_OSN_3G_DIV_1G_CMD_09
|BLK_DZO4_CMD_09
|NAPRYM_DIR_DZO4_CMD_09
|NAPRYM_INV_DZO4_CMD_09
|PO_DIR_DZO4_CMD_09
|PO_INV_DZO4_CMD_09
|DZO4_CMD_09
|AMCZ_DZO4_CMD_09
|PO_AMCZ_DZO4_CMD_09),

 
DZO_CMD_10 = (ZVN_NESPR_DZO_CMD_10
|ZBR_BLOCK_DZO1_I_O_3G_CMD_10
|ZBR_BLOCK_DZO1_I_O_CMD_10
|BLOCK_DZO1_CMD_10
|I_BLK_DZO_I_LESS_IP_0_P_5_CMD_10
|I_O3G_DIV_I_O1G_DZO_CMD_10
|BLK_DZO1_I_O3G_DIV_I_O1G_CMD_10
|BLK_DZO1_I_OSN_CMD_10
|NKN_DZO_CMD_10
|CNKN_DZO_CMD_10
|U_DZO_U_O_LESS_UP_0_25P_UN_CMD_10
|PO2_I_BLK_DZO_CMD_10
|BLK_DZO1_CMD_10
|PO_DZO1_CMD_10
|DZO1_CMD_10
|PO_AMCZ_DZO1_CMD_10
|AMCZ_DZO1_CMD_10
|BLOCK_PR_DZO2_CMD_10
|OP_PR_DZO2_CMD_10
|ZBR_BLOCK_DZO2_I_O_3G_CMD_10
|BLOCK_DZO2_CMD_10
|BLK_DZO2_I_OSN_3G_DIV_1G_CMD_10
|BLK_DZO2_CMD_10
|SECTOR_DIR_DZO2_CMD_10
|SECTOR_INV_DZO2_CMD_10
|PO_DIR_DZO2_CMD_10
|PO_INV_DZO2_CMD_10
|DZO2_CMD_10
|AMCZ_DZO2_CMD_10
|PO_AMCZ_DZO2_CMD_10
|BLOCK_PR_DZO3_CMD_10
|OP_PR_DZO3_CMD_10
|ZBR_BLOCK_DZO3_I_O_3G_CMD_10
|BLOCK_DZO3_CMD_10
|BLK_DZO3_I_OSN_3G_DIV_1G_CMD_10
|BLK_DZO3_CMD_10
|SECTOR_DIR_DZO3_CMD_10
|SECTOR_INV_DZO3_CMD_10
|PO_DIR_DZO3_CMD_10
|PO_INV_DZO3_CMD_10
|DZO3_CMD_10
|AMCZ_DZO3_CMD_10
|PO_AMCZ_DZO3_CMD_10
|ZBR_BLOCK_DZO4_I_O_3G_CMD_10
|BLOCK_DZO4_CMD_10
|BLK_DZO4_I_OSN_3G_DIV_1G_CMD_10
|BLK_DZO4_CMD_10
|NAPRYM_DIR_DZO4_CMD_10
|NAPRYM_INV_DZO4_CMD_10
|PO_DIR_DZO4_CMD_10
|PO_INV_DZO4_CMD_10
|DZO4_CMD_10
|AMCZ_DZO4_CMD_10
|PO_AMCZ_DZO4_CMD_10),

 
DZO_CMD_11 = (ZVN_NESPR_DZO_CMD_11
|ZBR_BLOCK_DZO1_I_O_3G_CMD_11
|ZBR_BLOCK_DZO1_I_O_CMD_11
|BLOCK_DZO1_CMD_11
|I_BLK_DZO_I_LESS_IP_0_P_5_CMD_11
|I_O3G_DIV_I_O1G_DZO_CMD_11
|BLK_DZO1_I_O3G_DIV_I_O1G_CMD_11
|BLK_DZO1_I_OSN_CMD_11
|NKN_DZO_CMD_11
|CNKN_DZO_CMD_11
|U_DZO_U_O_LESS_UP_0_25P_UN_CMD_11
|PO2_I_BLK_DZO_CMD_11
|BLK_DZO1_CMD_11
|PO_DZO1_CMD_11
|DZO1_CMD_11
|PO_AMCZ_DZO1_CMD_11
|AMCZ_DZO1_CMD_11
|BLOCK_PR_DZO2_CMD_11
|OP_PR_DZO2_CMD_11
|ZBR_BLOCK_DZO2_I_O_3G_CMD_11
|BLOCK_DZO2_CMD_11
|BLK_DZO2_I_OSN_3G_DIV_1G_CMD_11
|BLK_DZO2_CMD_11
|SECTOR_DIR_DZO2_CMD_11
|SECTOR_INV_DZO2_CMD_11
|PO_DIR_DZO2_CMD_11
|PO_INV_DZO2_CMD_11
|DZO2_CMD_11
|AMCZ_DZO2_CMD_11
|PO_AMCZ_DZO2_CMD_11
|BLOCK_PR_DZO3_CMD_11
|OP_PR_DZO3_CMD_11
|ZBR_BLOCK_DZO3_I_O_3G_CMD_11
|BLOCK_DZO3_CMD_11
|BLK_DZO3_I_OSN_3G_DIV_1G_CMD_11
|BLK_DZO3_CMD_11
|SECTOR_DIR_DZO3_CMD_11
|SECTOR_INV_DZO3_CMD_11
|PO_DIR_DZO3_CMD_11
|PO_INV_DZO3_CMD_11
|DZO3_CMD_11
|AMCZ_DZO3_CMD_11
|PO_AMCZ_DZO3_CMD_11
|ZBR_BLOCK_DZO4_I_O_3G_CMD_11
|BLOCK_DZO4_CMD_11
|BLK_DZO4_I_OSN_3G_DIV_1G_CMD_11
|BLK_DZO4_CMD_11
|NAPRYM_DIR_DZO4_CMD_11
|NAPRYM_INV_DZO4_CMD_11
|PO_DIR_DZO4_CMD_11
|PO_INV_DZO4_CMD_11
|DZO4_CMD_11
|AMCZ_DZO4_CMD_11
|PO_AMCZ_DZO4_CMD_11),

 
DZO_CMD_12 = 0,
};

//enum MCZO_SIG1_MASK{







//};

#endif
