<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_dpll_mgr.h source code [linux-5.3.1/drivers/gpu/drm/i915/display/intel_dpll_mgr.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="dpll_info,intel_dpll_hw_state,intel_dpll_id,intel_shared_dpll,intel_shared_dpll_funcs,intel_shared_dpll_state "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/drivers/gpu/drm/i915/display/intel_dpll_mgr.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-5.3.1</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>gpu</a>/<a href='../..'>drm</a>/<a href='..'>i915</a>/<a href='./'>display</a>/<a href='intel_dpll_mgr.h.html'>intel_dpll_mgr.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright Â© 2012-2016 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="5">5</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="6">6</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="7">7</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="8">8</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="9">9</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * The above copyright notice and this permission notice (including the next</i></td></tr>
<tr><th id="12">12</th><td><i> * paragraph) shall be included in all copies or substantial portions of the</i></td></tr>
<tr><th id="13">13</th><td><i> * Software.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="17">17</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="18">18</th><td><i> * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</i></td></tr>
<tr><th id="19">19</th><td><i> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</i></td></tr>
<tr><th id="20">20</th><td><i> * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS</i></td></tr>
<tr><th id="21">21</th><td><i> * IN THE SOFTWARE.</i></td></tr>
<tr><th id="22">22</th><td><i> *</i></td></tr>
<tr><th id="23">23</th><td><i> */</i></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#<span data-ppcond="25">ifndef</span> <span class="macro" data-ref="_M/_INTEL_DPLL_MGR_H_">_INTEL_DPLL_MGR_H_</span></u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/_INTEL_DPLL_MGR_H_" data-ref="_M/_INTEL_DPLL_MGR_H_">_INTEL_DPLL_MGR_H_</dfn></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../../include/linux/types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="intel_display.h.html">"intel_display.h"</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*FIXME: Move this to a more appropriate place. */</i></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/abs_diff" data-ref="_M/abs_diff">abs_diff</dfn>(a, b) ({			\</u></td></tr>
<tr><th id="34">34</th><td><u>	typeof(a) __a = (a);			\</u></td></tr>
<tr><th id="35">35</th><td><u>	typeof(b) __b = (b);			\</u></td></tr>
<tr><th id="36">36</th><td><u>	(void) (&amp;__a == &amp;__b);			\</u></td></tr>
<tr><th id="37">37</th><td><u>	__a &gt; __b ? (__a - __b) : (__b - __a); })</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>struct</b> <a class="type" href="../../../../../include/drm/drm_atomic.h.html#drm_atomic_state" title='drm_atomic_state' data-ref="drm_atomic_state" data-ref-filename="drm_atomic_state" id="drm_atomic_state">drm_atomic_state</a>;</td></tr>
<tr><th id="40">40</th><td><b>struct</b> <a class="type" href="../../../../../include/drm/drm_device.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device" id="drm_device">drm_device</a>;</td></tr>
<tr><th id="41">41</th><td><b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private" id="drm_i915_private">drm_i915_private</a>;</td></tr>
<tr><th id="42">42</th><td><b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc" id="intel_crtc">intel_crtc</a>;</td></tr>
<tr><th id="43">43</th><td><b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state" id="intel_crtc_state">intel_crtc_state</a>;</td></tr>
<tr><th id="44">44</th><td><b>struct</b> <a class="type" href="../intel_drv.h.html#intel_encoder" title='intel_encoder' data-ref="intel_encoder" data-ref-filename="intel_encoder" id="intel_encoder">intel_encoder</a>;</td></tr>
<tr><th id="45">45</th><td><b>struct</b> <a class="type" href="#intel_shared_dpll" title='intel_shared_dpll' data-ref="intel_shared_dpll" data-ref-filename="intel_shared_dpll">intel_shared_dpll</a>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i class="doc">/**</i></td></tr>
<tr><th id="48">48</th><td><i class="doc"> * enum intel_dpll_id - possible DPLL ids</i></td></tr>
<tr><th id="49">49</th><td><i class="doc"> *</i></td></tr>
<tr><th id="50">50</th><td><i class="doc"> * Enumeration of possible IDs for a DPLL. Real shared dpll ids must be &gt;= 0.</i></td></tr>
<tr><th id="51">51</th><td><i class="doc"> */</i></td></tr>
<tr><th id="52">52</th><td><b>enum</b> <dfn class="type def" id="intel_dpll_id" title='intel_dpll_id' data-ref="intel_dpll_id" data-ref-filename="intel_dpll_id">intel_dpll_id</dfn> {</td></tr>
<tr><th id="53">53</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_PRIVATE: non-shared dpll in use</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="56">56</th><td>	<dfn class="enum" id="DPLL_ID_PRIVATE" title='DPLL_ID_PRIVATE' data-ref="DPLL_ID_PRIVATE" data-ref-filename="DPLL_ID_PRIVATE">DPLL_ID_PRIVATE</dfn> = -<var>1</var>,</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="59">59</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_PCH_PLL_A: DPLL A in ILK, SNB and IVB</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="61">61</th><td>	<dfn class="enum" id="DPLL_ID_PCH_PLL_A" title='DPLL_ID_PCH_PLL_A' data-ref="DPLL_ID_PCH_PLL_A" data-ref-filename="DPLL_ID_PCH_PLL_A">DPLL_ID_PCH_PLL_A</dfn> = <var>0</var>,</td></tr>
<tr><th id="62">62</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_PCH_PLL_B: DPLL B in ILK, SNB and IVB</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="65">65</th><td>	<dfn class="enum" id="DPLL_ID_PCH_PLL_B" title='DPLL_ID_PCH_PLL_B' data-ref="DPLL_ID_PCH_PLL_B" data-ref-filename="DPLL_ID_PCH_PLL_B">DPLL_ID_PCH_PLL_B</dfn> = <var>1</var>,</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_WRPLL1: HSW and BDW WRPLL1</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="71">71</th><td>	<dfn class="enum" id="DPLL_ID_WRPLL1" title='DPLL_ID_WRPLL1' data-ref="DPLL_ID_WRPLL1" data-ref-filename="DPLL_ID_WRPLL1">DPLL_ID_WRPLL1</dfn> = <var>0</var>,</td></tr>
<tr><th id="72">72</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_WRPLL2: HSW and BDW WRPLL2</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="75">75</th><td>	<dfn class="enum" id="DPLL_ID_WRPLL2" title='DPLL_ID_WRPLL2' data-ref="DPLL_ID_WRPLL2" data-ref-filename="DPLL_ID_WRPLL2">DPLL_ID_WRPLL2</dfn> = <var>1</var>,</td></tr>
<tr><th id="76">76</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="77">77</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_SPLL: HSW and BDW SPLL</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="79">79</th><td>	<dfn class="enum" id="DPLL_ID_SPLL" title='DPLL_ID_SPLL' data-ref="DPLL_ID_SPLL" data-ref-filename="DPLL_ID_SPLL">DPLL_ID_SPLL</dfn> = <var>2</var>,</td></tr>
<tr><th id="80">80</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_LCPLL_810: HSW and BDW 0.81 GHz LCPLL</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="83">83</th><td>	<dfn class="enum" id="DPLL_ID_LCPLL_810" title='DPLL_ID_LCPLL_810' data-ref="DPLL_ID_LCPLL_810" data-ref-filename="DPLL_ID_LCPLL_810">DPLL_ID_LCPLL_810</dfn> = <var>3</var>,</td></tr>
<tr><th id="84">84</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_LCPLL_1350: HSW and BDW 1.35 GHz LCPLL</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="87">87</th><td>	<dfn class="enum" id="DPLL_ID_LCPLL_1350" title='DPLL_ID_LCPLL_1350' data-ref="DPLL_ID_LCPLL_1350" data-ref-filename="DPLL_ID_LCPLL_1350">DPLL_ID_LCPLL_1350</dfn> = <var>4</var>,</td></tr>
<tr><th id="88">88</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_LCPLL_2700: HSW and BDW 2.7 GHz LCPLL</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="91">91</th><td>	<dfn class="enum" id="DPLL_ID_LCPLL_2700" title='DPLL_ID_LCPLL_2700' data-ref="DPLL_ID_LCPLL_2700" data-ref-filename="DPLL_ID_LCPLL_2700">DPLL_ID_LCPLL_2700</dfn> = <var>5</var>,</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_SKL_DPLL0: SKL and later DPLL0</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="97">97</th><td>	<dfn class="enum" id="DPLL_ID_SKL_DPLL0" title='DPLL_ID_SKL_DPLL0' data-ref="DPLL_ID_SKL_DPLL0" data-ref-filename="DPLL_ID_SKL_DPLL0">DPLL_ID_SKL_DPLL0</dfn> = <var>0</var>,</td></tr>
<tr><th id="98">98</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_SKL_DPLL1: SKL and later DPLL1</i></td></tr>
<tr><th id="100">100</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="101">101</th><td>	<dfn class="enum" id="DPLL_ID_SKL_DPLL1" title='DPLL_ID_SKL_DPLL1' data-ref="DPLL_ID_SKL_DPLL1" data-ref-filename="DPLL_ID_SKL_DPLL1">DPLL_ID_SKL_DPLL1</dfn> = <var>1</var>,</td></tr>
<tr><th id="102">102</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_SKL_DPLL2: SKL and later DPLL2</i></td></tr>
<tr><th id="104">104</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="105">105</th><td>	<dfn class="enum" id="DPLL_ID_SKL_DPLL2" title='DPLL_ID_SKL_DPLL2' data-ref="DPLL_ID_SKL_DPLL2" data-ref-filename="DPLL_ID_SKL_DPLL2">DPLL_ID_SKL_DPLL2</dfn> = <var>2</var>,</td></tr>
<tr><th id="106">106</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_SKL_DPLL3: SKL and later DPLL3</i></td></tr>
<tr><th id="108">108</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="109">109</th><td>	<dfn class="enum" id="DPLL_ID_SKL_DPLL3" title='DPLL_ID_SKL_DPLL3' data-ref="DPLL_ID_SKL_DPLL3" data-ref-filename="DPLL_ID_SKL_DPLL3">DPLL_ID_SKL_DPLL3</dfn> = <var>3</var>,</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="113">113</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_ICL_DPLL0: ICL combo PHY DPLL0</i></td></tr>
<tr><th id="114">114</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="115">115</th><td>	<dfn class="enum" id="DPLL_ID_ICL_DPLL0" title='DPLL_ID_ICL_DPLL0' data-ref="DPLL_ID_ICL_DPLL0" data-ref-filename="DPLL_ID_ICL_DPLL0">DPLL_ID_ICL_DPLL0</dfn> = <var>0</var>,</td></tr>
<tr><th id="116">116</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="117">117</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_ICL_DPLL1: ICL combo PHY DPLL1</i></td></tr>
<tr><th id="118">118</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="119">119</th><td>	<dfn class="enum" id="DPLL_ID_ICL_DPLL1" title='DPLL_ID_ICL_DPLL1' data-ref="DPLL_ID_ICL_DPLL1" data-ref-filename="DPLL_ID_ICL_DPLL1">DPLL_ID_ICL_DPLL1</dfn> = <var>1</var>,</td></tr>
<tr><th id="120">120</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_ICL_TBTPLL: ICL TBT PLL</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="123">123</th><td>	<dfn class="enum" id="DPLL_ID_ICL_TBTPLL" title='DPLL_ID_ICL_TBTPLL' data-ref="DPLL_ID_ICL_TBTPLL" data-ref-filename="DPLL_ID_ICL_TBTPLL">DPLL_ID_ICL_TBTPLL</dfn> = <var>2</var>,</td></tr>
<tr><th id="124">124</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_ICL_MGPLL1: ICL MG PLL 1 port 1 (C)</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="127">127</th><td>	<dfn class="enum" id="DPLL_ID_ICL_MGPLL1" title='DPLL_ID_ICL_MGPLL1' data-ref="DPLL_ID_ICL_MGPLL1" data-ref-filename="DPLL_ID_ICL_MGPLL1">DPLL_ID_ICL_MGPLL1</dfn> = <var>3</var>,</td></tr>
<tr><th id="128">128</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="129">129</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_ICL_MGPLL2: ICL MG PLL 1 port 2 (D)</i></td></tr>
<tr><th id="130">130</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="131">131</th><td>	<dfn class="enum" id="DPLL_ID_ICL_MGPLL2" title='DPLL_ID_ICL_MGPLL2' data-ref="DPLL_ID_ICL_MGPLL2" data-ref-filename="DPLL_ID_ICL_MGPLL2">DPLL_ID_ICL_MGPLL2</dfn> = <var>4</var>,</td></tr>
<tr><th id="132">132</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="133">133</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_ICL_MGPLL3: ICL MG PLL 1 port 3 (E)</i></td></tr>
<tr><th id="134">134</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="135">135</th><td>	<dfn class="enum" id="DPLL_ID_ICL_MGPLL3" title='DPLL_ID_ICL_MGPLL3' data-ref="DPLL_ID_ICL_MGPLL3" data-ref-filename="DPLL_ID_ICL_MGPLL3">DPLL_ID_ICL_MGPLL3</dfn> = <var>5</var>,</td></tr>
<tr><th id="136">136</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">	 *<span class="command"> @DPLL</span>_ID_ICL_MGPLL4: ICL MG PLL 1 port 4 (F)</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="139">139</th><td>	<dfn class="enum" id="DPLL_ID_ICL_MGPLL4" title='DPLL_ID_ICL_MGPLL4' data-ref="DPLL_ID_ICL_MGPLL4" data-ref-filename="DPLL_ID_ICL_MGPLL4">DPLL_ID_ICL_MGPLL4</dfn> = <var>6</var>,</td></tr>
<tr><th id="140">140</th><td>};</td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/I915_NUM_PLLS" data-ref="_M/I915_NUM_PLLS">I915_NUM_PLLS</dfn> 7</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><b>struct</b> <dfn class="type def" id="intel_dpll_hw_state" title='intel_dpll_hw_state' data-ref="intel_dpll_hw_state" data-ref-filename="intel_dpll_hw_state">intel_dpll_hw_state</dfn> {</td></tr>
<tr><th id="144">144</th><td>	<i>/* i9xx, pch plls */</i></td></tr>
<tr><th id="145">145</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::dpll" title='intel_dpll_hw_state::dpll' data-ref="intel_dpll_hw_state::dpll" data-ref-filename="intel_dpll_hw_state..dpll">dpll</dfn>;</td></tr>
<tr><th id="146">146</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::dpll_md" title='intel_dpll_hw_state::dpll_md' data-ref="intel_dpll_hw_state::dpll_md" data-ref-filename="intel_dpll_hw_state..dpll_md">dpll_md</dfn>;</td></tr>
<tr><th id="147">147</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::fp0" title='intel_dpll_hw_state::fp0' data-ref="intel_dpll_hw_state::fp0" data-ref-filename="intel_dpll_hw_state..fp0">fp0</dfn>;</td></tr>
<tr><th id="148">148</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::fp1" title='intel_dpll_hw_state::fp1' data-ref="intel_dpll_hw_state::fp1" data-ref-filename="intel_dpll_hw_state..fp1">fp1</dfn>;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>	<i>/* hsw, bdw */</i></td></tr>
<tr><th id="151">151</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::wrpll" title='intel_dpll_hw_state::wrpll' data-ref="intel_dpll_hw_state::wrpll" data-ref-filename="intel_dpll_hw_state..wrpll">wrpll</dfn>;</td></tr>
<tr><th id="152">152</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::spll" title='intel_dpll_hw_state::spll' data-ref="intel_dpll_hw_state::spll" data-ref-filename="intel_dpll_hw_state..spll">spll</dfn>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>	<i>/* skl */</i></td></tr>
<tr><th id="155">155</th><td>	<i>/*</i></td></tr>
<tr><th id="156">156</th><td><i>	 * DPLL_CTRL1 has 6 bits for each each this DPLL. We store those in</i></td></tr>
<tr><th id="157">157</th><td><i>	 * lower part of ctrl1 and they get shifted into position when writing</i></td></tr>
<tr><th id="158">158</th><td><i>	 * the register.  This allows us to easily compare the state to share</i></td></tr>
<tr><th id="159">159</th><td><i>	 * the DPLL.</i></td></tr>
<tr><th id="160">160</th><td><i>	 */</i></td></tr>
<tr><th id="161">161</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::ctrl1" title='intel_dpll_hw_state::ctrl1' data-ref="intel_dpll_hw_state::ctrl1" data-ref-filename="intel_dpll_hw_state..ctrl1">ctrl1</dfn>;</td></tr>
<tr><th id="162">162</th><td>	<i>/* HDMI only, 0 when used for DP */</i></td></tr>
<tr><th id="163">163</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::cfgcr1" title='intel_dpll_hw_state::cfgcr1' data-ref="intel_dpll_hw_state::cfgcr1" data-ref-filename="intel_dpll_hw_state..cfgcr1">cfgcr1</dfn>, <dfn class="decl field" id="intel_dpll_hw_state::cfgcr2" title='intel_dpll_hw_state::cfgcr2' data-ref="intel_dpll_hw_state::cfgcr2" data-ref-filename="intel_dpll_hw_state..cfgcr2">cfgcr2</dfn>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>	<i>/* cnl */</i></td></tr>
<tr><th id="166">166</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::cfgcr0" title='intel_dpll_hw_state::cfgcr0' data-ref="intel_dpll_hw_state::cfgcr0" data-ref-filename="intel_dpll_hw_state..cfgcr0">cfgcr0</dfn>;</td></tr>
<tr><th id="167">167</th><td>	<i>/* CNL also uses cfgcr1 */</i></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>	<i>/* bxt */</i></td></tr>
<tr><th id="170">170</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::ebb0" title='intel_dpll_hw_state::ebb0' data-ref="intel_dpll_hw_state::ebb0" data-ref-filename="intel_dpll_hw_state..ebb0">ebb0</dfn>, <dfn class="decl field" id="intel_dpll_hw_state::ebb4" title='intel_dpll_hw_state::ebb4' data-ref="intel_dpll_hw_state::ebb4" data-ref-filename="intel_dpll_hw_state..ebb4">ebb4</dfn>, <dfn class="decl field" id="intel_dpll_hw_state::pll0" title='intel_dpll_hw_state::pll0' data-ref="intel_dpll_hw_state::pll0" data-ref-filename="intel_dpll_hw_state..pll0">pll0</dfn>, <dfn class="decl field" id="intel_dpll_hw_state::pll1" title='intel_dpll_hw_state::pll1' data-ref="intel_dpll_hw_state::pll1" data-ref-filename="intel_dpll_hw_state..pll1">pll1</dfn>, <dfn class="decl field" id="intel_dpll_hw_state::pll2" title='intel_dpll_hw_state::pll2' data-ref="intel_dpll_hw_state::pll2" data-ref-filename="intel_dpll_hw_state..pll2">pll2</dfn>, <dfn class="decl field" id="intel_dpll_hw_state::pll3" title='intel_dpll_hw_state::pll3' data-ref="intel_dpll_hw_state::pll3" data-ref-filename="intel_dpll_hw_state..pll3">pll3</dfn>, <dfn class="decl field" id="intel_dpll_hw_state::pll6" title='intel_dpll_hw_state::pll6' data-ref="intel_dpll_hw_state::pll6" data-ref-filename="intel_dpll_hw_state..pll6">pll6</dfn>, <dfn class="decl field" id="intel_dpll_hw_state::pll8" title='intel_dpll_hw_state::pll8' data-ref="intel_dpll_hw_state::pll8" data-ref-filename="intel_dpll_hw_state..pll8">pll8</dfn>, <dfn class="decl field" id="intel_dpll_hw_state::pll9" title='intel_dpll_hw_state::pll9' data-ref="intel_dpll_hw_state::pll9" data-ref-filename="intel_dpll_hw_state..pll9">pll9</dfn>, <dfn class="decl field" id="intel_dpll_hw_state::pll10" title='intel_dpll_hw_state::pll10' data-ref="intel_dpll_hw_state::pll10" data-ref-filename="intel_dpll_hw_state..pll10">pll10</dfn>, <dfn class="decl field" id="intel_dpll_hw_state::pcsdw12" title='intel_dpll_hw_state::pcsdw12' data-ref="intel_dpll_hw_state::pcsdw12" data-ref-filename="intel_dpll_hw_state..pcsdw12">pcsdw12</dfn>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>	<i>/*</i></td></tr>
<tr><th id="173">173</th><td><i>	 * ICL uses the following, already defined:</i></td></tr>
<tr><th id="174">174</th><td><i>	 * u32 cfgcr0, cfgcr1;</i></td></tr>
<tr><th id="175">175</th><td><i>	 */</i></td></tr>
<tr><th id="176">176</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::mg_refclkin_ctl" title='intel_dpll_hw_state::mg_refclkin_ctl' data-ref="intel_dpll_hw_state::mg_refclkin_ctl" data-ref-filename="intel_dpll_hw_state..mg_refclkin_ctl">mg_refclkin_ctl</dfn>;</td></tr>
<tr><th id="177">177</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::mg_clktop2_coreclkctl1" title='intel_dpll_hw_state::mg_clktop2_coreclkctl1' data-ref="intel_dpll_hw_state::mg_clktop2_coreclkctl1" data-ref-filename="intel_dpll_hw_state..mg_clktop2_coreclkctl1">mg_clktop2_coreclkctl1</dfn>;</td></tr>
<tr><th id="178">178</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::mg_clktop2_hsclkctl" title='intel_dpll_hw_state::mg_clktop2_hsclkctl' data-ref="intel_dpll_hw_state::mg_clktop2_hsclkctl" data-ref-filename="intel_dpll_hw_state..mg_clktop2_hsclkctl">mg_clktop2_hsclkctl</dfn>;</td></tr>
<tr><th id="179">179</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::mg_pll_div0" title='intel_dpll_hw_state::mg_pll_div0' data-ref="intel_dpll_hw_state::mg_pll_div0" data-ref-filename="intel_dpll_hw_state..mg_pll_div0">mg_pll_div0</dfn>;</td></tr>
<tr><th id="180">180</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::mg_pll_div1" title='intel_dpll_hw_state::mg_pll_div1' data-ref="intel_dpll_hw_state::mg_pll_div1" data-ref-filename="intel_dpll_hw_state..mg_pll_div1">mg_pll_div1</dfn>;</td></tr>
<tr><th id="181">181</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::mg_pll_lf" title='intel_dpll_hw_state::mg_pll_lf' data-ref="intel_dpll_hw_state::mg_pll_lf" data-ref-filename="intel_dpll_hw_state..mg_pll_lf">mg_pll_lf</dfn>;</td></tr>
<tr><th id="182">182</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::mg_pll_frac_lock" title='intel_dpll_hw_state::mg_pll_frac_lock' data-ref="intel_dpll_hw_state::mg_pll_frac_lock" data-ref-filename="intel_dpll_hw_state..mg_pll_frac_lock">mg_pll_frac_lock</dfn>;</td></tr>
<tr><th id="183">183</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::mg_pll_ssc" title='intel_dpll_hw_state::mg_pll_ssc' data-ref="intel_dpll_hw_state::mg_pll_ssc" data-ref-filename="intel_dpll_hw_state..mg_pll_ssc">mg_pll_ssc</dfn>;</td></tr>
<tr><th id="184">184</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::mg_pll_bias" title='intel_dpll_hw_state::mg_pll_bias' data-ref="intel_dpll_hw_state::mg_pll_bias" data-ref-filename="intel_dpll_hw_state..mg_pll_bias">mg_pll_bias</dfn>;</td></tr>
<tr><th id="185">185</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::mg_pll_tdc_coldst_bias" title='intel_dpll_hw_state::mg_pll_tdc_coldst_bias' data-ref="intel_dpll_hw_state::mg_pll_tdc_coldst_bias" data-ref-filename="intel_dpll_hw_state..mg_pll_tdc_coldst_bias">mg_pll_tdc_coldst_bias</dfn>;</td></tr>
<tr><th id="186">186</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::mg_pll_bias_mask" title='intel_dpll_hw_state::mg_pll_bias_mask' data-ref="intel_dpll_hw_state::mg_pll_bias_mask" data-ref-filename="intel_dpll_hw_state..mg_pll_bias_mask">mg_pll_bias_mask</dfn>;</td></tr>
<tr><th id="187">187</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_dpll_hw_state::mg_pll_tdc_coldst_bias_mask" title='intel_dpll_hw_state::mg_pll_tdc_coldst_bias_mask' data-ref="intel_dpll_hw_state::mg_pll_tdc_coldst_bias_mask" data-ref-filename="intel_dpll_hw_state..mg_pll_tdc_coldst_bias_mask">mg_pll_tdc_coldst_bias_mask</dfn>;</td></tr>
<tr><th id="188">188</th><td>};</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><i class="doc">/**</i></td></tr>
<tr><th id="191">191</th><td><i class="doc"> * struct intel_shared_dpll_state - hold the DPLL atomic state</i></td></tr>
<tr><th id="192">192</th><td><i class="doc"> *</i></td></tr>
<tr><th id="193">193</th><td><i class="doc"> * This structure holds an atomic state for the DPLL, that can represent</i></td></tr>
<tr><th id="194">194</th><td><i class="doc"> * either its current state (in struct &amp;intel_shared_dpll) or a desired</i></td></tr>
<tr><th id="195">195</th><td><i class="doc"> * future state which would be applied by an atomic mode set (stored in</i></td></tr>
<tr><th id="196">196</th><td><i class="doc"> * a struct &amp;intel_atomic_state).</i></td></tr>
<tr><th id="197">197</th><td><i class="doc"> *</i></td></tr>
<tr><th id="198">198</th><td><i class="doc"> * See also intel_get_shared_dpll() and intel_release_shared_dpll().</i></td></tr>
<tr><th id="199">199</th><td><i class="doc"> */</i></td></tr>
<tr><th id="200">200</th><td><b>struct</b> <dfn class="type def" id="intel_shared_dpll_state" title='intel_shared_dpll_state' data-ref="intel_shared_dpll_state" data-ref-filename="intel_shared_dpll_state">intel_shared_dpll_state</dfn> {</td></tr>
<tr><th id="201">201</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="202">202</th><td><i class="doc">	 *<span class="command"> @crtc</span>_mask: mask of CRTC using this DPLL, active or not</i></td></tr>
<tr><th id="203">203</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="204">204</th><td>	<em>unsigned</em> <dfn class="decl field" id="intel_shared_dpll_state::crtc_mask" title='intel_shared_dpll_state::crtc_mask' data-ref="intel_shared_dpll_state::crtc_mask" data-ref-filename="intel_shared_dpll_state..crtc_mask">crtc_mask</dfn>;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="207">207</th><td><i class="doc">	 *<span class="command"> @hw</span>_state: hardware configuration for the DPLL stored in</i></td></tr>
<tr><th id="208">208</th><td><i class="doc">	 * struct &amp;intel_dpll_hw_state.</i></td></tr>
<tr><th id="209">209</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="210">210</th><td>	<b>struct</b> <a class="type" href="#intel_dpll_hw_state" title='intel_dpll_hw_state' data-ref="intel_dpll_hw_state" data-ref-filename="intel_dpll_hw_state">intel_dpll_hw_state</a> <dfn class="decl field" id="intel_shared_dpll_state::hw_state" title='intel_shared_dpll_state::hw_state' data-ref="intel_shared_dpll_state::hw_state" data-ref-filename="intel_shared_dpll_state..hw_state">hw_state</dfn>;</td></tr>
<tr><th id="211">211</th><td>};</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><i class="doc">/**</i></td></tr>
<tr><th id="214">214</th><td><i class="doc"> * struct intel_shared_dpll_funcs - platform specific hooks for managing DPLLs</i></td></tr>
<tr><th id="215">215</th><td><i class="doc"> */</i></td></tr>
<tr><th id="216">216</th><td><b>struct</b> <dfn class="type def" id="intel_shared_dpll_funcs" title='intel_shared_dpll_funcs' data-ref="intel_shared_dpll_funcs" data-ref-filename="intel_shared_dpll_funcs">intel_shared_dpll_funcs</dfn> {</td></tr>
<tr><th id="217">217</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">	 *<span class="command"> @prepare</span>:</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="220">220</th><td><i class="doc">	 * Optional hook to perform operations prior to enabling the PLL.</i></td></tr>
<tr><th id="221">221</th><td><i class="doc">	 * Called from intel_prepare_shared_dpll() function unless the PLL</i></td></tr>
<tr><th id="222">222</th><td><i class="doc">	 * is already enabled.</i></td></tr>
<tr><th id="223">223</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="224">224</th><td>	<em>void</em> (*<dfn class="decl field" id="intel_shared_dpll_funcs::prepare" title='intel_shared_dpll_funcs::prepare' data-ref="intel_shared_dpll_funcs::prepare" data-ref-filename="intel_shared_dpll_funcs..prepare">prepare</dfn>)(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1402dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1402dev_priv" data-ref-filename="1402dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="225">225</th><td>			<b>struct</b> <a class="type" href="#intel_shared_dpll" title='intel_shared_dpll' data-ref="intel_shared_dpll" data-ref-filename="intel_shared_dpll">intel_shared_dpll</a> *<dfn class="local col3 decl" id="1403pll" title='pll' data-type='struct intel_shared_dpll *' data-ref="1403pll" data-ref-filename="1403pll">pll</dfn>);</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="228">228</th><td><i class="doc">	 *<span class="command"> @enable</span>:</i></td></tr>
<tr><th id="229">229</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="230">230</th><td><i class="doc">	 * Hook for enabling the pll, called from intel_enable_shared_dpll()</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">	 * if the pll is not already enabled.</i></td></tr>
<tr><th id="232">232</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="233">233</th><td>	<em>void</em> (*<dfn class="decl field" id="intel_shared_dpll_funcs::enable" title='intel_shared_dpll_funcs::enable' data-ref="intel_shared_dpll_funcs::enable" data-ref-filename="intel_shared_dpll_funcs..enable">enable</dfn>)(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1404dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1404dev_priv" data-ref-filename="1404dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="234">234</th><td>		       <b>struct</b> <a class="type" href="#intel_shared_dpll" title='intel_shared_dpll' data-ref="intel_shared_dpll" data-ref-filename="intel_shared_dpll">intel_shared_dpll</a> *<dfn class="local col5 decl" id="1405pll" title='pll' data-type='struct intel_shared_dpll *' data-ref="1405pll" data-ref-filename="1405pll">pll</dfn>);</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">	 *<span class="command"> @disable</span>:</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="239">239</th><td><i class="doc">	 * Hook for disabling the pll, called from intel_disable_shared_dpll()</i></td></tr>
<tr><th id="240">240</th><td><i class="doc">	 * only when it is safe to disable the pll, i.e., there are no more</i></td></tr>
<tr><th id="241">241</th><td><i class="doc">	 * tracked users for it.</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="243">243</th><td>	<em>void</em> (*<dfn class="decl field" id="intel_shared_dpll_funcs::disable" title='intel_shared_dpll_funcs::disable' data-ref="intel_shared_dpll_funcs::disable" data-ref-filename="intel_shared_dpll_funcs..disable">disable</dfn>)(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1406dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1406dev_priv" data-ref-filename="1406dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="244">244</th><td>			<b>struct</b> <a class="type" href="#intel_shared_dpll" title='intel_shared_dpll' data-ref="intel_shared_dpll" data-ref-filename="intel_shared_dpll">intel_shared_dpll</a> *<dfn class="local col7 decl" id="1407pll" title='pll' data-type='struct intel_shared_dpll *' data-ref="1407pll" data-ref-filename="1407pll">pll</dfn>);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">	 *<span class="command"> @get</span>_hw_state:</i></td></tr>
<tr><th id="248">248</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="249">249</th><td><i class="doc">	 * Hook for reading the values currently programmed to the DPLL</i></td></tr>
<tr><th id="250">250</th><td><i class="doc">	 * registers. This is used for initial hw state readout and state</i></td></tr>
<tr><th id="251">251</th><td><i class="doc">	 * verification after a mode set.</i></td></tr>
<tr><th id="252">252</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="253">253</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> (*<dfn class="decl field" id="intel_shared_dpll_funcs::get_hw_state" title='intel_shared_dpll_funcs::get_hw_state' data-ref="intel_shared_dpll_funcs::get_hw_state" data-ref-filename="intel_shared_dpll_funcs..get_hw_state">get_hw_state</dfn>)(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="1408dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1408dev_priv" data-ref-filename="1408dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="254">254</th><td>			     <b>struct</b> <a class="type" href="#intel_shared_dpll" title='intel_shared_dpll' data-ref="intel_shared_dpll" data-ref-filename="intel_shared_dpll">intel_shared_dpll</a> *<dfn class="local col9 decl" id="1409pll" title='pll' data-type='struct intel_shared_dpll *' data-ref="1409pll" data-ref-filename="1409pll">pll</dfn>,</td></tr>
<tr><th id="255">255</th><td>			     <b>struct</b> <a class="type" href="#intel_dpll_hw_state" title='intel_dpll_hw_state' data-ref="intel_dpll_hw_state" data-ref-filename="intel_dpll_hw_state">intel_dpll_hw_state</a> *<dfn class="local col0 decl" id="1410hw_state" title='hw_state' data-type='struct intel_dpll_hw_state *' data-ref="1410hw_state" data-ref-filename="1410hw_state">hw_state</dfn>);</td></tr>
<tr><th id="256">256</th><td>};</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><i class="doc">/**</i></td></tr>
<tr><th id="259">259</th><td><i class="doc"> * struct dpll_info - display PLL platform specific info</i></td></tr>
<tr><th id="260">260</th><td><i class="doc"> */</i></td></tr>
<tr><th id="261">261</th><td><b>struct</b> <dfn class="type def" id="dpll_info" title='dpll_info' data-ref="dpll_info" data-ref-filename="dpll_info">dpll_info</dfn> {</td></tr>
<tr><th id="262">262</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="263">263</th><td><i class="doc">	 * <span class="command">@name</span>:<span class="verb"> DPLL name; used for logging</span></i></td></tr>
<tr><th id="264">264</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="265">265</th><td>	<em>const</em> <em>char</em> *<dfn class="decl field" id="dpll_info::name" title='dpll_info::name' data-ref="dpll_info::name" data-ref-filename="dpll_info..name">name</dfn>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="268">268</th><td><i class="doc">	 *<span class="command"> @funcs</span>: platform specific hooks</i></td></tr>
<tr><th id="269">269</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="270">270</th><td>	<em>const</em> <b>struct</b> <a class="type" href="#intel_shared_dpll_funcs" title='intel_shared_dpll_funcs' data-ref="intel_shared_dpll_funcs" data-ref-filename="intel_shared_dpll_funcs">intel_shared_dpll_funcs</a> *<dfn class="decl field" id="dpll_info::funcs" title='dpll_info::funcs' data-ref="dpll_info::funcs" data-ref-filename="dpll_info..funcs">funcs</dfn>;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="273">273</th><td><i class="doc">	 *<span class="command"> @id</span>: unique indentifier for this DPLL; should match the index in the</i></td></tr>
<tr><th id="274">274</th><td><i class="doc">	 * dev_priv-&gt;shared_dplls array</i></td></tr>
<tr><th id="275">275</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="276">276</th><td>	<b>enum</b> <a class="type" href="#intel_dpll_id" title='intel_dpll_id' data-ref="intel_dpll_id" data-ref-filename="intel_dpll_id">intel_dpll_id</a> <dfn class="decl field" id="dpll_info::id" title='dpll_info::id' data-ref="dpll_info::id" data-ref-filename="dpll_info..id">id</dfn>;</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/INTEL_DPLL_ALWAYS_ON" data-ref="_M/INTEL_DPLL_ALWAYS_ON">INTEL_DPLL_ALWAYS_ON</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="279">279</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="280">280</th><td><i class="doc">	 *<span class="command"> @flags</span>:</i></td></tr>
<tr><th id="281">281</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="282">282</th><td><i class="doc">	 * INTEL_DPLL_ALWAYS_ON</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">	 *     Inform the state checker that the DPLL is kept enabled even if</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">	 *     not in use by any CRTC.</i></td></tr>
<tr><th id="285">285</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="286">286</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="dpll_info::flags" title='dpll_info::flags' data-ref="dpll_info::flags" data-ref-filename="dpll_info..flags">flags</dfn>;</td></tr>
<tr><th id="287">287</th><td>};</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><i class="doc">/**</i></td></tr>
<tr><th id="290">290</th><td><i class="doc"> * struct intel_shared_dpll - display PLL with tracked state and users</i></td></tr>
<tr><th id="291">291</th><td><i class="doc"> */</i></td></tr>
<tr><th id="292">292</th><td><b>struct</b> <dfn class="type def" id="intel_shared_dpll" title='intel_shared_dpll' data-ref="intel_shared_dpll" data-ref-filename="intel_shared_dpll">intel_shared_dpll</dfn> {</td></tr>
<tr><th id="293">293</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="294">294</th><td><i class="doc">	 *<span class="command"> @state</span>:</i></td></tr>
<tr><th id="295">295</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="296">296</th><td><i class="doc">	 * Store the state for the pll, including its hw state</i></td></tr>
<tr><th id="297">297</th><td><i class="doc">	 * and CRTCs using it.</i></td></tr>
<tr><th id="298">298</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="299">299</th><td>	<b>struct</b> <a class="type" href="#intel_shared_dpll_state" title='intel_shared_dpll_state' data-ref="intel_shared_dpll_state" data-ref-filename="intel_shared_dpll_state">intel_shared_dpll_state</a> <dfn class="decl field" id="intel_shared_dpll::state" title='intel_shared_dpll::state' data-ref="intel_shared_dpll::state" data-ref-filename="intel_shared_dpll..state">state</dfn>;</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="302">302</th><td><i class="doc">	 *<span class="command"> @active</span>_mask: mask of active CRTCs (i.e. DPMS on) using this DPLL</i></td></tr>
<tr><th id="303">303</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="304">304</th><td>	<em>unsigned</em> <dfn class="decl field" id="intel_shared_dpll::active_mask" title='intel_shared_dpll::active_mask' data-ref="intel_shared_dpll::active_mask" data-ref-filename="intel_shared_dpll..active_mask">active_mask</dfn>;</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">	 * <span class="command">@on</span>:<span class="verb"> is the PLL actually active? Disabled during modeset</span></i></td></tr>
<tr><th id="308">308</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="309">309</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl field" id="intel_shared_dpll::on" title='intel_shared_dpll::on' data-ref="intel_shared_dpll::on" data-ref-filename="intel_shared_dpll..on">on</dfn>;</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="312">312</th><td><i class="doc">	 *<span class="command"> @info</span>: platform specific info</i></td></tr>
<tr><th id="313">313</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="314">314</th><td>	<em>const</em> <b>struct</b> <a class="type" href="#dpll_info" title='dpll_info' data-ref="dpll_info" data-ref-filename="dpll_info">dpll_info</a> *<dfn class="decl field" id="intel_shared_dpll::info" title='intel_shared_dpll::info' data-ref="intel_shared_dpll::info" data-ref-filename="intel_shared_dpll..info">info</dfn>;</td></tr>
<tr><th id="315">315</th><td>};</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/SKL_DPLL0" data-ref="_M/SKL_DPLL0">SKL_DPLL0</dfn> 0</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/SKL_DPLL1" data-ref="_M/SKL_DPLL1">SKL_DPLL1</dfn> 1</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/SKL_DPLL2" data-ref="_M/SKL_DPLL2">SKL_DPLL2</dfn> 2</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/SKL_DPLL3" data-ref="_M/SKL_DPLL3">SKL_DPLL3</dfn> 3</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i>/* shared dpll functions */</i></td></tr>
<tr><th id="323">323</th><td><b>struct</b> <a class="type" href="#intel_shared_dpll" title='intel_shared_dpll' data-ref="intel_shared_dpll" data-ref-filename="intel_shared_dpll">intel_shared_dpll</a> *</td></tr>
<tr><th id="324">324</th><td><dfn class="decl fn" id="intel_get_shared_dpll_by_id" title='intel_get_shared_dpll_by_id' data-ref="intel_get_shared_dpll_by_id" data-ref-filename="intel_get_shared_dpll_by_id">intel_get_shared_dpll_by_id</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1411dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="325">325</th><td>			    <b>enum</b> <a class="type" href="#intel_dpll_id" title='intel_dpll_id' data-ref="intel_dpll_id" data-ref-filename="intel_dpll_id">intel_dpll_id</a> <dfn class="local col2 decl" id="1412id" title='id' data-type='enum intel_dpll_id' data-ref="1412id" data-ref-filename="1412id">id</dfn>);</td></tr>
<tr><th id="326">326</th><td><b>enum</b> <a class="type" href="#intel_dpll_id" title='intel_dpll_id' data-ref="intel_dpll_id" data-ref-filename="intel_dpll_id">intel_dpll_id</a></td></tr>
<tr><th id="327">327</th><td><dfn class="decl fn" id="intel_get_shared_dpll_id" title='intel_get_shared_dpll_id' data-ref="intel_get_shared_dpll_id" data-ref-filename="intel_get_shared_dpll_id">intel_get_shared_dpll_id</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1413dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1413dev_priv" data-ref-filename="1413dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="328">328</th><td>			 <b>struct</b> <a class="type" href="#intel_shared_dpll" title='intel_shared_dpll' data-ref="intel_shared_dpll" data-ref-filename="intel_shared_dpll">intel_shared_dpll</a> *<dfn class="local col4 decl" id="1414pll" title='pll' data-type='struct intel_shared_dpll *' data-ref="1414pll" data-ref-filename="1414pll">pll</dfn>);</td></tr>
<tr><th id="329">329</th><td><em>void</em> <dfn class="decl fn" id="assert_shared_dpll" title='assert_shared_dpll' data-ref="assert_shared_dpll" data-ref-filename="assert_shared_dpll">assert_shared_dpll</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="1415dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1415dev_priv" data-ref-filename="1415dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="330">330</th><td>			<b>struct</b> <a class="type" href="#intel_shared_dpll" title='intel_shared_dpll' data-ref="intel_shared_dpll" data-ref-filename="intel_shared_dpll">intel_shared_dpll</a> *<dfn class="local col6 decl" id="1416pll" title='pll' data-type='struct intel_shared_dpll *' data-ref="1416pll" data-ref-filename="1416pll">pll</dfn>,</td></tr>
<tr><th id="331">331</th><td>			<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col7 decl" id="1417state" title='state' data-type='bool' data-ref="1417state" data-ref-filename="1417state">state</dfn>);</td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/assert_shared_dpll_enabled" data-ref="_M/assert_shared_dpll_enabled">assert_shared_dpll_enabled</dfn>(d, p) assert_shared_dpll(d, p, true)</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/assert_shared_dpll_disabled" data-ref="_M/assert_shared_dpll_disabled">assert_shared_dpll_disabled</dfn>(d, p) assert_shared_dpll(d, p, false)</u></td></tr>
<tr><th id="334">334</th><td><b>struct</b> <a class="type" href="#intel_shared_dpll" title='intel_shared_dpll' data-ref="intel_shared_dpll" data-ref-filename="intel_shared_dpll">intel_shared_dpll</a> *<dfn class="decl fn" id="intel_get_shared_dpll" title='intel_get_shared_dpll' data-ref="intel_get_shared_dpll" data-ref-filename="intel_get_shared_dpll">intel_get_shared_dpll</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col8 decl" id="1418state" title='state' data-type='struct intel_crtc_state *' data-ref="1418state" data-ref-filename="1418state">state</dfn>,</td></tr>
<tr><th id="335">335</th><td>						<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_encoder" title='intel_encoder' data-ref="intel_encoder" data-ref-filename="intel_encoder">intel_encoder</a> *<dfn class="local col9 decl" id="1419encoder" title='encoder' data-type='struct intel_encoder *' data-ref="1419encoder" data-ref-filename="1419encoder">encoder</dfn>);</td></tr>
<tr><th id="336">336</th><td><em>void</em> <dfn class="decl fn" id="intel_release_shared_dpll" title='intel_release_shared_dpll' data-ref="intel_release_shared_dpll" data-ref-filename="intel_release_shared_dpll">intel_release_shared_dpll</dfn>(<b>struct</b> <a class="type" href="#intel_shared_dpll" title='intel_shared_dpll' data-ref="intel_shared_dpll" data-ref-filename="intel_shared_dpll">intel_shared_dpll</a> *<dfn class="local col0 decl" id="1420dpll" title='dpll' data-type='struct intel_shared_dpll *' data-ref="1420dpll" data-ref-filename="1420dpll">dpll</dfn>,</td></tr>
<tr><th id="337">337</th><td>			       <b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col1 decl" id="1421crtc" title='crtc' data-type='struct intel_crtc *' data-ref="1421crtc" data-ref-filename="1421crtc">crtc</dfn>,</td></tr>
<tr><th id="338">338</th><td>			       <b>struct</b> <a class="type" href="../../../../../include/drm/drm_atomic.h.html#drm_atomic_state" title='drm_atomic_state' data-ref="drm_atomic_state" data-ref-filename="drm_atomic_state">drm_atomic_state</a> *<dfn class="local col2 decl" id="1422state" title='state' data-type='struct drm_atomic_state *' data-ref="1422state" data-ref-filename="1422state">state</dfn>);</td></tr>
<tr><th id="339">339</th><td><em>void</em> <dfn class="decl fn" id="intel_prepare_shared_dpll" title='intel_prepare_shared_dpll' data-ref="intel_prepare_shared_dpll" data-ref-filename="intel_prepare_shared_dpll">intel_prepare_shared_dpll</dfn>(<em>const</em> <b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col3 decl" id="1423crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="1423crtc_state" data-ref-filename="1423crtc_state">crtc_state</dfn>);</td></tr>
<tr><th id="340">340</th><td><em>void</em> <dfn class="decl fn" id="intel_enable_shared_dpll" title='intel_enable_shared_dpll' data-ref="intel_enable_shared_dpll" data-ref-filename="intel_enable_shared_dpll">intel_enable_shared_dpll</dfn>(<em>const</em> <b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col4 decl" id="1424crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="1424crtc_state" data-ref-filename="1424crtc_state">crtc_state</dfn>);</td></tr>
<tr><th id="341">341</th><td><em>void</em> <dfn class="decl fn" id="intel_disable_shared_dpll" title='intel_disable_shared_dpll' data-ref="intel_disable_shared_dpll" data-ref-filename="intel_disable_shared_dpll">intel_disable_shared_dpll</dfn>(<em>const</em> <b>struct</b> <a class="type" href="../intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="1425crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="1425crtc_state" data-ref-filename="1425crtc_state">crtc_state</dfn>);</td></tr>
<tr><th id="342">342</th><td><em>void</em> <dfn class="decl fn" id="intel_shared_dpll_swap_state" title='intel_shared_dpll_swap_state' data-ref="intel_shared_dpll_swap_state" data-ref-filename="intel_shared_dpll_swap_state">intel_shared_dpll_swap_state</dfn>(<b>struct</b> <a class="type" href="../../../../../include/drm/drm_atomic.h.html#drm_atomic_state" title='drm_atomic_state' data-ref="drm_atomic_state" data-ref-filename="drm_atomic_state">drm_atomic_state</a> *<dfn class="local col6 decl" id="1426state" title='state' data-type='struct drm_atomic_state *' data-ref="1426state" data-ref-filename="1426state">state</dfn>);</td></tr>
<tr><th id="343">343</th><td><em>void</em> <dfn class="decl fn" id="intel_shared_dpll_init" title='intel_shared_dpll_init' data-ref="intel_shared_dpll_init" data-ref-filename="intel_shared_dpll_init">intel_shared_dpll_init</dfn>(<b>struct</b> <a class="type" href="../../../../../include/drm/drm_device.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device">drm_device</a> *<dfn class="local col7 decl" id="1427dev" title='dev' data-type='struct drm_device *' data-ref="1427dev" data-ref-filename="1427dev">dev</dfn>);</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><em>void</em> <dfn class="decl fn" id="intel_dpll_dump_hw_state" title='intel_dpll_dump_hw_state' data-ref="intel_dpll_dump_hw_state" data-ref-filename="intel_dpll_dump_hw_state">intel_dpll_dump_hw_state</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="1428dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1428dev_priv" data-ref-filename="1428dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="346">346</th><td>			      <em>const</em> <b>struct</b> <a class="type" href="#intel_dpll_hw_state" title='intel_dpll_hw_state' data-ref="intel_dpll_hw_state" data-ref-filename="intel_dpll_hw_state">intel_dpll_hw_state</a> *<dfn class="local col9 decl" id="1429hw_state" title='hw_state' data-type='const struct intel_dpll_hw_state *' data-ref="1429hw_state" data-ref-filename="1429hw_state">hw_state</dfn>);</td></tr>
<tr><th id="347">347</th><td><em>int</em> <dfn class="decl fn" id="cnl_hdmi_pll_ref_clock" title='cnl_hdmi_pll_ref_clock' data-ref="cnl_hdmi_pll_ref_clock" data-ref-filename="cnl_hdmi_pll_ref_clock">cnl_hdmi_pll_ref_clock</dfn>(<b>struct</b> <a class="type" href="../i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1430dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1430dev_priv" data-ref-filename="1430dev_priv">dev_priv</dfn>);</td></tr>
<tr><th id="348">348</th><td><b>enum</b> <a class="type" href="#intel_dpll_id" title='intel_dpll_id' data-ref="intel_dpll_id" data-ref-filename="intel_dpll_id">intel_dpll_id</a> <dfn class="decl fn" id="icl_tc_port_to_pll_id" title='icl_tc_port_to_pll_id' data-ref="icl_tc_port_to_pll_id" data-ref-filename="icl_tc_port_to_pll_id">icl_tc_port_to_pll_id</dfn>(<b>enum</b> <a class="type" href="intel_display.h.html#tc_port" title='tc_port' data-ref="tc_port" data-ref-filename="tc_port">tc_port</a> <dfn class="local col1 decl" id="1431tc_port" title='tc_port' data-type='enum tc_port' data-ref="1431tc_port" data-ref-filename="1431tc_port">tc_port</dfn>);</td></tr>
<tr><th id="349">349</th><td><a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl fn" id="intel_dpll_is_combophy" title='intel_dpll_is_combophy' data-ref="intel_dpll_is_combophy" data-ref-filename="intel_dpll_is_combophy">intel_dpll_is_combophy</dfn>(<b>enum</b> <a class="type" href="#intel_dpll_id" title='intel_dpll_id' data-ref="intel_dpll_id" data-ref-filename="intel_dpll_id">intel_dpll_id</a> <dfn class="local col2 decl" id="1432id" title='id' data-type='enum intel_dpll_id' data-ref="1432id" data-ref-filename="1432id">id</dfn>);</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><u>#<span data-ppcond="25">endif</span> /* _INTEL_DPLL_MGR_H_ */</u></td></tr>
<tr><th id="352">352</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='dvo_ch7017.c.html'>linux-5.3.1/drivers/gpu/drm/i915/display/dvo_ch7017.c</a><br/>Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
