// Seed: 2083843359
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output logic [7:0] id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6[-1'b0] = id_9;
  timeprecision 1ps;
endmodule
module module_1 #(
    parameter id_3 = 32'd47
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_6,
      id_5,
      id_2,
      id_1,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6
  );
  input wire id_5;
  output wire id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_2[id_3] = id_2;
  buf primCall (id_6, id_2);
endmodule
