\hypertarget{struct_f_s_m_c___bank2___type_def}{\section{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def Struct Reference}
\label{struct_f_s_m_c___bank2___type_def}\index{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}}
}


Flexible Static Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank2___type_def_ad1eabc89a4eadb5cc6a42c1e39a39ff8}{P\-C\-R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank2___type_def_a38ad7403e05c899dc266cf47f932cc8f}{S\-R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank2___type_def_a29b2b75e74520e304e31c18cf9e4a7f8}{P\-M\-E\-M2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank2___type_def_a9b2c273e4b84f24efbd731bd4ba76a84}{P\-A\-T\-T2}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank2___type_def_ac0433330a92f2bd04812384f63bb4a52}{R\-E\-S\-E\-R\-V\-E\-D0}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank2___type_def_afebea17b3ac79d86ad59ce299ab5dd83}{E\-C\-C\-R2}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank2. 

\subsection{Member Data Documentation}
\hypertarget{struct_f_s_m_c___bank2___type_def_afebea17b3ac79d86ad59ce299ab5dd83}{\index{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}!E\-C\-C\-R2@{E\-C\-C\-R2}}
\index{E\-C\-C\-R2@{E\-C\-C\-R2}!FSMC_Bank2_TypeDef@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}}
\subsubsection[{E\-C\-C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def\-::\-E\-C\-C\-R2}}\label{struct_f_s_m_c___bank2___type_def_afebea17b3ac79d86ad59ce299ab5dd83}
N\-A\-N\-D Flash E\-C\-C result registers 2, Address offset\-: 0x74 \hypertarget{struct_f_s_m_c___bank2___type_def_a9b2c273e4b84f24efbd731bd4ba76a84}{\index{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}!P\-A\-T\-T2@{P\-A\-T\-T2}}
\index{P\-A\-T\-T2@{P\-A\-T\-T2}!FSMC_Bank2_TypeDef@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}}
\subsubsection[{P\-A\-T\-T2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def\-::\-P\-A\-T\-T2}}\label{struct_f_s_m_c___bank2___type_def_a9b2c273e4b84f24efbd731bd4ba76a84}
N\-A\-N\-D Flash Attribute memory space timing register 2, Address offset\-: 0x6\-C \hypertarget{struct_f_s_m_c___bank2___type_def_ad1eabc89a4eadb5cc6a42c1e39a39ff8}{\index{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}!P\-C\-R2@{P\-C\-R2}}
\index{P\-C\-R2@{P\-C\-R2}!FSMC_Bank2_TypeDef@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}}
\subsubsection[{P\-C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def\-::\-P\-C\-R2}}\label{struct_f_s_m_c___bank2___type_def_ad1eabc89a4eadb5cc6a42c1e39a39ff8}
N\-A\-N\-D Flash control register 2, Address offset\-: 0x60 \hypertarget{struct_f_s_m_c___bank2___type_def_a29b2b75e74520e304e31c18cf9e4a7f8}{\index{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}!P\-M\-E\-M2@{P\-M\-E\-M2}}
\index{P\-M\-E\-M2@{P\-M\-E\-M2}!FSMC_Bank2_TypeDef@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}}
\subsubsection[{P\-M\-E\-M2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def\-::\-P\-M\-E\-M2}}\label{struct_f_s_m_c___bank2___type_def_a29b2b75e74520e304e31c18cf9e4a7f8}
N\-A\-N\-D Flash Common memory space timing register 2, Address offset\-: 0x68 \hypertarget{struct_f_s_m_c___bank2___type_def_ac0433330a92f2bd04812384f63bb4a52}{\index{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!FSMC_Bank2_TypeDef@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_f_s_m_c___bank2___type_def_ac0433330a92f2bd04812384f63bb4a52}
Reserved, 0x70 \hypertarget{struct_f_s_m_c___bank2___type_def_a38ad7403e05c899dc266cf47f932cc8f}{\index{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}!S\-R2@{S\-R2}}
\index{S\-R2@{S\-R2}!FSMC_Bank2_TypeDef@{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def}}
\subsubsection[{S\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def\-::\-S\-R2}}\label{struct_f_s_m_c___bank2___type_def_a38ad7403e05c899dc266cf47f932cc8f}
N\-A\-N\-D Flash F\-I\-F\-O status and interrupt register 2, Address offset\-: 0x64 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
