 
****************************************
Report : area
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Thu Dec  1 15:11:41 2022
****************************************

Library(s) Used:

    scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (File: /usr/syn_lib/samsung/CB_121st_tt/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db)

Number of ports:                         5532
Number of nets:                         20801
Number of cells:                        15504
Number of combinational cells:          12161
Number of sequential cells:              3310
Number of macros/black boxes:               0
Number of buf/inv:                       2952
Number of references:                       3

Combinational area:              25604.159951
Buf/Inv area:                     3087.039931
Noncombinational area:           27859.201057
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 53463.361009
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------
PIM_ALU_SYN_top                   53463.3610    100.0      0.0000  13435.2005  0.0000  PIM_ALU_SYN_top
U0_BANK_TOP                       40028.1605     74.9  11926.0800  12381.1205  0.0000  bank_top
U0_BANK_TOP/ACC_GEN_0__NORM_LOGIC   256.3200      0.5    256.3200      0.0000  0.0000  NORM_stage_DEBUG_7
U0_BANK_TOP/ACC_GEN_1__NORM_LOGIC   256.3200      0.5    256.3200      0.0000  0.0000  NORM_stage_DEBUG_6
U0_BANK_TOP/ACC_GEN_2__NORM_LOGIC   256.3200      0.5    256.3200      0.0000  0.0000  NORM_stage_DEBUG_5
U0_BANK_TOP/ACC_GEN_3__NORM_LOGIC   256.3200      0.5    256.3200      0.0000  0.0000  NORM_stage_DEBUG_4
U0_BANK_TOP/ACC_GEN_4__NORM_LOGIC   256.3200      0.5    256.3200      0.0000  0.0000  NORM_stage_DEBUG_3
U0_BANK_TOP/ACC_GEN_5__NORM_LOGIC   256.3200      0.5    256.3200      0.0000  0.0000  NORM_stage_DEBUG_2
U0_BANK_TOP/ACC_GEN_6__NORM_LOGIC   256.3200      0.5    256.3200      0.0000  0.0000  NORM_stage_DEBUG_1
U0_BANK_TOP/ACC_GEN_7__NORM_LOGIC   256.3200      0.5    256.3200      0.0000  0.0000  NORM_stage_DEBUG_0
U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU
                                   1705.6000      3.2     12.8000    255.3600  0.0000  bfloat_MAC_pipe_OPT_7
U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE
                                    772.8000      1.4    772.8000      0.0000  0.0000  ADD_module_OPT_7
U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U_MUL0
                                    664.6400      1.2    664.6400      0.0000  0.0000  MUL_OPT_7
U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU
                                   1707.2000      3.2     12.8000    255.3600  0.0000  bfloat_MAC_pipe_OPT_6
U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/U0_ADD_STAGE
                                    774.4000      1.4    774.4000      0.0000  0.0000  ADD_module_OPT_6
U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/U_MUL0
                                    664.6400      1.2    664.6400      0.0000  0.0000  MUL_OPT_6
U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU
                                   1707.2000      3.2     12.8000    255.3600  0.0000  bfloat_MAC_pipe_OPT_5
U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/U0_ADD_STAGE
                                    774.4000      1.4    774.4000      0.0000  0.0000  ADD_module_OPT_5
U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/U_MUL0
                                    664.6400      1.2    664.6400      0.0000  0.0000  MUL_OPT_5
U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU
                                   1705.6000      3.2     12.8000    255.3600  0.0000  bfloat_MAC_pipe_OPT_4
U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/U0_ADD_STAGE
                                    772.8000      1.4    772.8000      0.0000  0.0000  ADD_module_OPT_4
U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/U_MUL0
                                    664.6400      1.2    664.6400      0.0000  0.0000  MUL_OPT_4
U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU
                                   1705.6000      3.2     12.8000    255.3600  0.0000  bfloat_MAC_pipe_OPT_3
U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/U0_ADD_STAGE
                                    772.8000      1.4    772.8000      0.0000  0.0000  ADD_module_OPT_3
U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/U_MUL0
                                    664.6400      1.2    664.6400      0.0000  0.0000  MUL_OPT_3
U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU
                                   1724.8000      3.2     12.8000    255.3600  0.0000  bfloat_MAC_pipe_OPT_2
U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/U0_ADD_STAGE
                                    774.4000      1.4    774.4000      0.0000  0.0000  ADD_module_OPT_2
U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/U_MUL0
                                    682.2400      1.3    682.2400      0.0000  0.0000  MUL_OPT_2
U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU
                                   1707.2000      3.2     12.8000    255.3600  0.0000  bfloat_MAC_pipe_OPT_1
U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/U0_ADD_STAGE
                                    774.4000      1.4    774.4000      0.0000  0.0000  ADD_module_OPT_1
U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/U_MUL0
                                    664.6400      1.2    664.6400      0.0000  0.0000  MUL_OPT_1
U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU
                                   1707.2000      3.2     12.8000    255.3600  0.0000  bfloat_MAC_pipe_OPT_0
U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/U0_ADD_STAGE
                                    774.4000      1.4    774.4000      0.0000  0.0000  ADD_module_OPT_0
U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/U_MUL0
                                    664.6400      1.2    664.6400      0.0000  0.0000  MUL_OPT_0
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------
Total                                                  25604.1600  27859.2011  0.0000

1
