python2 ./pr_flow.py rendering  



===========================================================================
prflow: version.2019.7 from IC group@Upenn
The scripts for benchmark  rendering will be generated.
We will reuse the previous overlay!
Subfunction implementation information:
Place and Route mode: noquick
	data_redir_m         -> page_X2Y3
	rasterization2_m     -> page_X3Y3
	zculling_top         -> page_X2Y4
	zculling_bot         -> page_X3Y4
	coloringFB_top_m     -> page_X2Y5
	coloringFB_bot_m     -> page_X3Y5
===========================================================================



maximum used wires for all the pages
X0Y0 [0, 0, 0, 0]
X0Y1 [0, 0, 0, 0]
X0Y2 [0, 0, 0, 0]
X0Y3 [0, 0, 0, 0]
X0Y4 [0, 0, 0, 0]
X0Y5 [0, 0, 0, 0]
X0Y6 [0, 0, 0, 0]
X1Y0 [0, 0, 0, 0]
X1Y1 [0, 0, 0, 0]
X1Y2 [0, 130, 0, 0]
X1Y3 [0, 0, 130, 130]
X1Y4 [0, 0, 0, 0]
X1Y5 [0, 0, 0, 0]
X1Y6 [0, 0, 0, 0]
X2Y0 [0, 0, 0, 0]
X2Y1 [0, 0, 0, 0]
X2Y2 [0, 0, 0, 0]
X2Y3 [130, 0, 0, 131]
X2Y4 [0, 33, 0, 66]
X2Y5 [0, 0, 33, 130]
X2Y6 [0, 0, 0, 0]
X3Y0 [0, 0, 0, 0]
X3Y1 [0, 0, 0, 0]
X3Y2 [0, 0, 0, 0]
X3Y3 [131, 133, 0, 0]
X3Y4 [66, 130, 133, 0]
X3Y5 [130, 0, 130, 0]
X3Y6 [0, 0, 0, 0]
cd workspace/F002_hls_rendering && ./main.sh

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:28:36 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:28:36 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:28:36 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:28:36 EDT 2021
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_rendering'
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:28:36 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:28:36 EDT 2021
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_top_m_prj'.
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_rendering'
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_top_m_prj/coloringFB_top_m/coloringFB_top_m.aps file found.
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_rendering'
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_rendering'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/utils.cpp' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/input_data.h' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/rasterization2_m.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/zculling_top.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/data_redir_m.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/utils.h' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/rendering/host/3d_rendering_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/sdsoc/rendering.h' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_rendering'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/typedefs.h' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_rendering'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/sdsoc/rendering.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/rendering/host/3d_rendering_host.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/rendering/host/3d_rendering_host.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/rendering/host/3d_rendering_host.cpp' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_top_m_prj/coloringFB_top_m'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/sdsoc/rendering.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/sdsoc/rendering.h' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m/coloringFB_bot_m.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/sdsoc/rendering.h' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/zculling_bot.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/sdsoc/rendering.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/sdsoc/rendering.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/sdsoc/rendering.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/utils.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/input_data.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/check_result.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/utils.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/check_result.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/rendering/host/3d_rendering_host.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/rendering/host/3d_rendering_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/sdsoc/rendering.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/sdsoc/rendering.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/sdsoc/rendering.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/rendering/sdsoc/rendering.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot'.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/sdsoc/rendering.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/sdsoc/rendering.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/sdsoc/rendering.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/sdsoc/rendering.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/sdsoc/rendering.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/sdsoc/rendering.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:141:12
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1731:29
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:2052:5
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:141:12
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1731:29
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:2052:5
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:141:12
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1731:29
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:2052:5
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:141:12
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1731:29
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:2052:5
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:141:12
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1731:29
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:2052:5
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:141:12
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1731:29
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:2052:5
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/host/check_result.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/host/utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/rendering/host/utils.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106152 ; free virtual = 143163
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106152 ; free virtual = 143163
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106059 ; free virtual = 143073
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106059 ; free virtual = 143072
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106015 ; free virtual = 143031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106014 ; free virtual = 143030
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106064 ; free virtual = 143081
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106063 ; free virtual = 143080
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106077 ; free virtual = 143098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106110 ; free virtual = 143130
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106116 ; free virtual = 143137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106116 ; free virtual = 143137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 477.676 ; gain = 128.992 ; free physical = 106058 ; free virtual = 143084
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 477.676 ; gain = 128.992 ; free physical = 106030 ; free virtual = 143056
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ZCULLING_INIT_ROW' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1302) in function 'zculling_top' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'ZCULLING_INIT_COL' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1305) in function 'zculling_top' completely.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 477.637 ; gain = 128.953 ; free physical = 105994 ; free virtual = 143023
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:807: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 477.637 ; gain = 128.953 ; free physical = 105976 ; free virtual = 143008
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 477.633 ; gain = 128.949 ; free physical = 105991 ; free virtual = 143026
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 477.672 ; gain = 128.988 ; free physical = 105984 ; free virtual = 143019
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLORING_FB_INIT_ROW' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:764) in function 'coloringFB_top_m' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'SEND' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:804) in function 'coloringFB_top_m' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'COLORING_FB_INIT_COL' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:767) in function 'coloringFB_top_m' completely.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:872: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 477.633 ; gain = 128.949 ; free physical = 105965 ; free virtual = 143003
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 477.672 ; gain = 128.988 ; free physical = 105946 ; free virtual = 142985
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 477.656 ; gain = 128.973 ; free physical = 105936 ; free virtual = 142976
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLORING_FB_INIT_ROW' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:845) in function 'coloringFB_bot_m' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:869) in function 'coloringFB_bot_m' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'COLORING_FB_INIT_COL' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:848) in function 'coloringFB_bot_m' completely.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 477.672 ; gain = 128.984 ; free physical = 105910 ; free virtual = 142951
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'pixel_in_triangle' into 'rasterization2_odd' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:547) automatically.
INFO: [XFORM 203-602] Inlining function 'pixel_in_triangle' into 'rasterization2_even' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:659) automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ZCULLING_INIT_ROW' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1407) in function 'zculling_bot' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'ZCULLING_INIT_COL' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1410) in function 'zculling_bot' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 477.676 ; gain = 128.992 ; free physical = 105901 ; free virtual = 142943
INFO: [XFORM 203-602] Inlining function 'check_clockwise' into 'rasterization1_odd_m' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:291) automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.2.1' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:806) in function 'coloringFB_top_m' completely.
INFO: [XFORM 203-602] Inlining function 'clockwise_vertices' into 'rasterization1_odd_m' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:322) automatically.
INFO: [XFORM 203-602] Inlining function 'check_clockwise' into 'rasterization1_even_m' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:395) automatically.
INFO: [XFORM 203-602] Inlining function 'clockwise_vertices' into 'rasterization1_even_m' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:426) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 477.656 ; gain = 128.973 ; free physical = 105895 ; free virtual = 142937
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:871) in function 'coloringFB_bot_m' completely.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 477.672 ; gain = 128.984 ; free physical = 105880 ; free virtual = 142924
INFO: [XFORM 203-602] Inlining function 'pixel_in_triangle' into 'rasterization2_odd' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:547) automatically.
INFO: [XFORM 203-602] Inlining function 'pixel_in_triangle' into 'rasterization2_even' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:659) automatically.
INFO: [XFORM 203-102] Partitioning array 'max_min.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'max_min.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'max_index.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'max_index.V' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 477.637 ; gain = 128.953 ; free physical = 105821 ; free virtual = 142867
INFO: [XFORM 203-602] Inlining function 'check_clockwise' into 'rasterization1_odd_m' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:291) automatically.
INFO: [XFORM 203-602] Inlining function 'clockwise_vertices' into 'rasterization1_odd_m' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:322) automatically.
INFO: [XFORM 203-602] Inlining function 'find_min' into 'rasterization1_odd_m' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:337) automatically.
INFO: [XFORM 203-602] Inlining function 'find_max' into 'rasterization1_odd_m' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'check_clockwise' into 'rasterization1_even_m' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:395) automatically.
INFO: [XFORM 203-602] Inlining function 'clockwise_vertices' into 'rasterization1_even_m' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:426) automatically.
INFO: [XFORM 203-602] Inlining function 'find_min' into 'rasterization1_even_m' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:441) automatically.
INFO: [XFORM 203-602] Inlining function 'find_max' into 'rasterization1_even_m' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:442) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 477.633 ; gain = 128.949 ; free physical = 105793 ; free virtual = 142840
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:321:8) to (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:372:3) in function 'rasterization1_odd_m'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:425:8) to (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:475:3) in function 'rasterization1_even_m'... converting 13 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 477.656 ; gain = 128.973 ; free physical = 105768 ; free virtual = 142816
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 477.672 ; gain = 128.984 ; free physical = 105766 ; free virtual = 142815
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:793:9) in function 'coloringFB_top_m' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'rasterization1_even_m' to 'rasterization1_even_' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:46:1)
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:868:9) in function 'coloringFB_bot_m'.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:400:3) in function 'rasterization1_even_' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:406:3) in function 'rasterization1_even_' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:296:2) in function 'rasterization1_odd_m' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8' (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:302:2) in function 'rasterization1_odd_m' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 105743 ; free virtual = 142792
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rasterization2_m' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rasterization2_odd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 105706 ; free virtual = 142755
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_redir_m' ...
WARNING: [SYN 201-103] Legalizing function name 'rasterization1_even_' to 'rasterization1_even_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'projection_odd_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 76.91 seconds; current allocated memory: 148.139 MB.
INFO: [SCHED 204-61] Pipelining loop 'RAST2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 148.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-42] -- Implementing module 'rasterization1_odd_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111]  Elapsed time: 76.97 seconds; current allocated memory: 129.924 MB.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 148.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 148.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'projection_even_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 149.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 149.242 MB.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 130.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rasterization1_even_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 477.637 ; gain = 128.953 ; free physical = 105692 ; free virtual = 142743
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coloringFB_top_m' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coloringFB_top_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 149.517 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 477.633 ; gain = 128.949 ; free physical = 105680 ; free virtual = 142732
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coloringFB_bot_m' ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coloringFB_bot_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 149.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rasterization2_even' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_redir_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-61] Pipelining loop 'RAST2'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 150.038 MB.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 131.210 MB.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 477.672 ; gain = 128.988 ; free physical = 105655 ; free virtual = 142709
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 150.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining loop 'COLORING_FB_INIT_ROW'.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 131.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:767) of constant 0 on array 'frame_buffer_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'frame_buffer_V'.
INFO: [HLS 200-10] -- Generating RTL for module 'projection_odd_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'projection_odd_m'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 150.792 MB.
INFO: [SCHED 204-61] Pipelining loop 'COLORING_FB_INIT_ROW'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:848) of constant 0 on array 'frame_buffer_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'frame_buffer_V'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rasterization1_odd_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'max_min_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_min_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_min_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_index_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_min_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_min_V_1_4' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'data_redir_m_am_submul_8ns_8ns_9s_18_1_1' to 'data_redir_m_am_sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_redir_m_am_submul_8ns_8ns_9s_16_1_1' to 'data_redir_m_am_scud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'data_redir_m_am_sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_redir_m_am_scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rasterization1_odd_m'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 152.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rasterization2_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 131.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 132.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'projection_even_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'projection_even_m'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 153.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rasterization2_odd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rasterization2_odd_fragment_x_V_1' to 'rasterization2_odbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rasterization2_odd_fragment_y_V' to 'rasterization2_odcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rasterization2_odd_fragment_z_V' to 'rasterization2_oddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rasterization2_odd_fragment_color_V' to 'rasterization2_odeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rasterization2_m_urem_16ns_8ns_8_20_1' to 'rasterization2_m_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rasterization2_m_udiv_16ns_8ns_8_20_1' to 'rasterization2_m_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rasterization2_m_am_submul_8ns_8ns_9s_18_1_1' to 'rasterization2_m_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rasterization2_m_ama_submul_sub_8ns_8ns_9s_18s_18_1_1' to 'rasterization2_m_ibs' due to the length limit 20
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rasterization1_even_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'max_min_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_min_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_min_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_index_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_min_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_min_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'rasterization2_m_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rasterization2_m_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rasterization2_m_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rasterization2_m_ibs': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rasterization2_odd'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 133.294 MB.
INFO: [RTGEN 206-100] Generating core module 'data_redir_m_am_sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_redir_m_am_scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rasterization1_even_s'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 155.019 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 105627 ; free virtual = 142684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'zculling_top' ...
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 64.
INFO: [SCHED 204-61] Pipelining loop 'COLORING_FB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'RECV'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'SEND'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('frame_buffer_V_load_2', ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:807) on array 'frame_buffer_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'frame_buffer_V'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zculling_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 64.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'COLORING_FB'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('frame_buffer_V_load_2', ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:872) on array 'frame_buffer_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'frame_buffer_V'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_redir_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_redir_m/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_redir_m/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_redir_m/Output_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_redir_m' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_redir_m'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 157.148 MB.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 78.28 seconds; current allocated memory: 125.368 MB.
WARNING: [HLS 200-433] Loop - COLORING_FB_INIT_ROW has an initiation interval that is equal to the pipeline depth (64) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - COLORING_FB has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rasterization2_even' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rasterization2_even_fragment_x_V' to 'rasterization2_evjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rasterization2_even_fragment_y_V_1' to 'rasterization2_evkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rasterization2_even_fragment_z_V_1' to 'rasterization2_evlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rasterization2_even_fragment_color_V_1' to 'rasterization2_evmb6' due to the length limit 20
INFO: [HLS 200-111]  Elapsed time: 78.33 seconds; current allocated memory: 124.735 MB.
WARNING: [HLS 200-433] Loop - COLORING_FB_INIT_ROW has an initiation interval that is equal to the pipeline depth (64) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - COLORING_FB has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [RTGEN 206-100] Generating core module 'rasterization2_m_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rasterization2_m_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rasterization2_m_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rasterization2_m_ibs': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rasterization2_even'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 136.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rasterization2_m' 
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rasterization2_m/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rasterization2_m/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rasterization2_m/Output_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rasterization2_m/Input_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rasterization2_m/Output_3_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rasterization2_m/Output_4_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rasterization2_m' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rasterization2_m'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 139.344 MB.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining loop 'ZCULLING_INIT_ROW'.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 127.728 MB.
WARNING: [HLS 200-433] Loop - COLORING_FB_INIT_ROW has an initiation interval that is equal to the pipeline depth (64) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - COLORING_FB has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 105589 ; free virtual = 142654
INFO: [SYSC 207-301] Generating SystemC RTL for data_redir_m.
INFO: [VHDL 208-304] Generating VHDL RTL for data_redir_m.
INFO: [VLOG 209-307] Generating Verilog RTL for data_redir_m.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1306) of constant 255 on array 'z_buffer_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'z_buffer_V'.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 127.032 MB.
WARNING: [HLS 200-433] Loop - COLORING_FB_INIT_ROW has an initiation interval that is equal to the pipeline depth (64) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - COLORING_FB has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [RTMG 210-282] Generating pipelined core: 'rasterization2_m_fYi_div'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coloringFB_top_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTMG 210-282] Generating pipelined core: 'rasterization2_m_g8j_div'
INFO: [RTGEN 206-500] Setting interface mode on port 'coloringFB_top_m/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coloringFB_top_m/Input_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coloringFB_top_m/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coloringFB_top_m' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'counter_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'coloringFB_top_m_frame_buffer_V' to 'coloringFB_top_m_bkb' due to the length limit 20
INFO: [RTMG 210-278] Implementing memory 'rasterization2_odbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coloringFB_bot_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'coloringFB_bot_m/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coloringFB_bot_m/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coloringFB_bot_m' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'counter_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'coloringFB_bot_m_frame_buffer_V' to 'coloringFB_bot_m_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'coloringFB_top_m'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 131.887 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 105550 ; free virtual = 142622
INFO: [SYSC 207-301] Generating SystemC RTL for rasterization2_m.
INFO: [VHDL 208-304] Generating VHDL RTL for rasterization2_m.
INFO: [VLOG 209-307] Generating Verilog RTL for rasterization2_m.
INFO: [RTGEN 206-100] Finished creating RTL model for 'coloringFB_bot_m'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 131.030 MB.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 105528 ; free virtual = 142601
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'zculling_bot' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zculling_bot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-433] Loop - COLORING_FB_INIT_ROW has an initiation interval that is equal to the pipeline depth (64) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - COLORING_FB has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - COLORING_FB_INIT_ROW has an initiation interval that is equal to the pipeline depth (64) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - COLORING_FB has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - COLORING_FB_INIT_ROW has an initiation interval that is equal to the pipeline depth (64) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - COLORING_FB has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - COLORING_FB_INIT_ROW has an initiation interval that is equal to the pipeline depth (64) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - COLORING_FB has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - COLORING_FB_INIT_ROW has an initiation interval that is equal to the pipeline depth (64) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - COLORING_FB has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - COLORING_FB_INIT_ROW has an initiation interval that is equal to the pipeline depth (64) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - COLORING_FB has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [SCHED 204-61] Pipelining loop 'ZCULLING_INIT_ROW'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1411) of constant 255 on array 'z_buffer_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'z_buffer_V'.
INFO: [RTMG 210-278] Implementing memory 'coloringFB_top_m_bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'coloringFB_bot_m_bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 105445 ; free virtual = 142527
INFO: [SYSC 207-301] Generating SystemC RTL for coloringFB_top_m.
INFO: [VHDL 208-304] Generating VHDL RTL for coloringFB_top_m.
INFO: [VLOG 209-307] Generating Verilog RTL for coloringFB_top_m.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 105441 ; free virtual = 142523
INFO: [SYSC 207-301] Generating SystemC RTL for coloringFB_bot_m.
INFO: [VHDL 208-304] Generating VHDL RTL for coloringFB_bot_m.
INFO: [VLOG 209-307] Generating Verilog RTL for coloringFB_bot_m.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 128.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [SCHED 204-61] Pipelining loop 'ZCULLING'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1342) of variable 'fragment.z.V', ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1333 on array 'z_buffer_V' and 'load' operation ('z_buffer_V_load', ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1335) on array 'z_buffer_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 81.99 seconds; current allocated memory: 148.479 MB.
WARNING: [HLS 200-433] Loop - ZCULLING_INIT_ROW has an initiation interval that is equal to the pipeline depth (128) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 152.351 MB.
WARNING: [HLS 200-433] Loop - ZCULLING_INIT_ROW has an initiation interval that is equal to the pipeline depth (128) - this results in an unpipelined loop.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 128.
INFO: [SCHED 204-61] Pipelining loop 'ZCULLING'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1447) of variable 'fragment.z.V', ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1438 on array 'z_buffer_V' and 'load' operation ('z_buffer_V_load', ../../input_files/hls_src/rendering/sdsoc/rendering.cpp:1440) on array 'z_buffer_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 83.72 seconds; current allocated memory: 148.348 MB.
WARNING: [HLS 200-433] Loop - ZCULLING_INIT_ROW has an initiation interval that is equal to the pipeline depth (128) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zculling_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'zculling_top/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'zculling_top/Input_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'zculling_top/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'zculling_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'odd_even_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'zculling_top_z_buffer_V' to 'zculling_top_z_bubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'zculling_top_pixels_x_V' to 'zculling_top_pixecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'zculling_top_pixels_y_V' to 'zculling_top_pixedEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'zculling_top_pixels_color_V' to 'zculling_top_pixeeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'zculling_top'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 159.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 152.214 MB.
WARNING: [HLS 200-433] Loop - ZCULLING_INIT_ROW has an initiation interval that is equal to the pipeline depth (128) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - ZCULLING_INIT_ROW has an initiation interval that is equal to the pipeline depth (128) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - ZCULLING_INIT_ROW has an initiation interval that is equal to the pipeline depth (128) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zculling_bot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'zculling_bot/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'zculling_bot/Input_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'zculling_bot/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'zculling_bot' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'odd_even_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'zculling_bot_z_buffer_V' to 'zculling_bot_z_bubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'zculling_bot_pixels_x_V' to 'zculling_bot_pixecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'zculling_bot_pixels_y_V' to 'zculling_bot_pixedEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'zculling_bot_pixels_color_V' to 'zculling_bot_pixeeOg' due to the length limit 20
WARNING: [HLS 200-433] Loop - ZCULLING_INIT_ROW has an initiation interval that is equal to the pipeline depth (128) - this results in an unpipelined loop.
INFO: [RTGEN 206-100] Finished creating RTL model for 'zculling_bot'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 158.998 MB.
WARNING: [HLS 200-433] Loop - ZCULLING_INIT_ROW has an initiation interval that is equal to the pipeline depth (128) - this results in an unpipelined loop.
INFO: [RTMG 210-278] Implementing memory 'zculling_top_z_bubkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'zculling_top_pixecud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 104884 ; free virtual = 141992
INFO: [SYSC 207-301] Generating SystemC RTL for zculling_top.
INFO: [VHDL 208-304] Generating VHDL RTL for zculling_top.
INFO: [VLOG 209-307] Generating Verilog RTL for zculling_top.
WARNING: [HLS 200-433] Loop - ZCULLING_INIT_ROW has an initiation interval that is equal to the pipeline depth (128) - this results in an unpipelined loop.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: [HLS 200-433] Loop - ZCULLING_INIT_ROW has an initiation interval that is equal to the pipeline depth (128) - this results in an unpipelined loop.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [RTMG 210-278] Implementing memory 'zculling_bot_z_bubkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'zculling_bot_pixecud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 104547 ; free virtual = 141661
INFO: [SYSC 207-301] Generating SystemC RTL for zculling_bot.
INFO: [VHDL 208-304] Generating VHDL RTL for zculling_bot.
INFO: [VLOG 209-307] Generating Verilog RTL for zculling_bot.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:30:08 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:30:08 2021...
INFO: [HLS 200-112] Total elapsed time: 92.02 seconds; peak allocated memory: 139.344 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:30:08 2021...
INFO: [HLS 200-112] Total elapsed time: 92.04 seconds; peak allocated memory: 157.148 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:30:08 2021...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:30:09 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:30:09 2021...
INFO: [HLS 200-112] Total elapsed time: 93.53 seconds; peak allocated memory: 131.030 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:30:09 2021...
INFO: [HLS 200-112] Total elapsed time: 93.54 seconds; peak allocated memory: 131.887 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:30:09 2021...
cd workspace/F003_syn_rendering && ./main.sh
/tmp/direct_wires/workspace/F003_syn_rendering
/tmp/direct_wires/workspace/F003_syn_rendering
/tmp/direct_wires/workspace/F003_syn_rendering
/tmp/direct_wires/workspace/F003_syn_rendering
/tmp/direct_wires/workspace/F003_syn_rendering
/tmp/direct_wires/workspace/F003_syn_rendering

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:30:16 2021...
INFO: [HLS 200-112] Total elapsed time: 99.93 seconds; peak allocated memory: 159.128 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:30:16 2021...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:30:17 2021...
INFO: [HLS 200-112] Total elapsed time: 101.65 seconds; peak allocated memory: 158.998 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:30:17 2021...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_rasterization2_m.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_zculling_top.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_data_redir_m.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
INFO: Helper process launched with PID 28362 
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_zculling_bot.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: Launching helper process for spawning children vivado processes
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Helper process launched with PID 28367 
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_rendering/coloringFB_top_m_prj/coloringFB_top_m/syn/verilog"
# set dir "../../F002_hls_rendering/switchbox_prj/switchbox/syn/verilog"
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set contents [glob -nocomplain -directory $dir *]
# set contents [glob -nocomplain -directory $dir *]
Starting synth_design
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
# set dir "../../F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m/syn/verilog"
# add_files  -norecurse ./pe_empty1121.v
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1111.v
# set logFileId [open ./runLog_switchbox.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# set_param general.maxThreads  8
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# synth_design -top pe_empty1121 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# add_files  -norecurse ./pe_empty1110.v
# set logFileId [open ./runLog_coloringFB_top_m.log "a"]
# set start_time [clock seconds]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# set logFileId [open ./runLog_coloringFB_bot_m.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28449 
Command: synth_design -top pe_empty1121 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28485 
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28531 
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28540 
INFO: Helper process launched with PID 28553 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1293.070 ; gain = 90.000 ; free physical = 103869 ; free virtual = 140985
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1293.074 ; gain = 90.000 ; free physical = 103868 ; free virtual = 140984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1293.066 ; gain = 90.000 ; free physical = 103859 ; free virtual = 140975
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1293.066 ; gain = 90.000 ; free physical = 103859 ; free virtual = 140975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1292.070 ; gain = 89.000 ; free physical = 103858 ; free virtual = 140974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1293.066 ; gain = 90.000 ; free physical = 103854 ; free virtual = 140970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1293.070 ; gain = 90.000 ; free physical = 103849 ; free virtual = 140965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pe_empty1121' [/tmp/direct_wires/workspace/F003_syn_rendering/X1Y3/pe_empty1121.v:1]
	Parameter AXIS_WIDTH bound to: 128 - type: integer 
	Parameter EAST_WIDTH bound to: 130 - type: integer 
	Parameter WEST_WIDTH bound to: 34 - type: integer 
	Parameter NORTH_WIDTH bound to: 130 - type: integer 
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1121' (2#1) [/tmp/direct_wires/workspace/F003_syn_rendering/X1Y3/pe_empty1121.v:1]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_rendering/X3Y5/pe_empty1110.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 134 - type: integer 
	Parameter NORTH_WIDTH bound to: 130 - type: integer 
	Parameter SOUTH_WIDTH bound to: 164 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_rendering/X2Y4/pe_empty1111.v:1]
	Parameter EAST_WIDTH bound to: 130 - type: integer 
	Parameter WEST_WIDTH bound to: 68 - type: integer 
	Parameter NORTH_WIDTH bound to: 200 - type: integer 
	Parameter SOUTH_WIDTH bound to: 167 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_rendering/X3Y3/pe_empty1110.v:1]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_rendering/X2Y5/pe_empty1111.v:1]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter EAST_WIDTH bound to: 134 - type: integer 
	Parameter WEST_WIDTH bound to: 131 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter WEST_WIDTH bound to: 68 - type: integer 
	Parameter NORTH_WIDTH bound to: 294 - type: integer 
	Parameter NORTH_WIDTH bound to: 66 - type: integer 
	Parameter SOUTH_WIDTH bound to: 424 - type: integer 
	Parameter SOUTH_WIDTH bound to: 200 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter HALF bound to: 2'b01 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter FULL bound to: 2'b10 
	Parameter NODATA bound to: 1'b0 
	Parameter ERR bound to: 2'b11 
	Parameter VALDATA bound to: 1'b1 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_rendering/X2Y3/pe_empty1111.v:1]
	Parameter EAST_WIDTH bound to: 131 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 167 - type: integer 
	Parameter SOUTH_WIDTH bound to: 324 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter FULL bound to: 2'b10 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ERR bound to: 2'b11 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter RST_VALUE bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[30] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[29] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[28] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[27] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[26] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[25] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[24] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[23] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[22] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[21] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[20] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[19] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[18] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[17] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[16] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[15] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[14] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[13] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[12] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[11] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[10] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[9] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[8] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[7] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[6] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[5] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[4] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[3] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[2] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[1] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[0] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[125] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[114] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[79] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[77] driven by constant 0
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[76] driven by constant 0
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[71] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[69] driven by constant 0
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[68] driven by constant 0
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[64] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port ap_start
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[33]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[32]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[31]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[30]
	Parameter RST_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[29]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[28]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[27]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[26]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[25]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[24]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[23]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[22]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[21]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[20]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[19]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[18]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[17]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[16]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[15]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[14]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[13]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[12]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[11]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[10]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[9]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[8]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[7]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[6]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[5]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[4]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[3]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[2]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[1]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[0]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[129]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[128]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[127]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[126]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[125]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[124]
	Parameter RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[123]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[122]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[121]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[120]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[119]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[118]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[117]
	Parameter RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[116]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[115]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[114]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[113]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[112]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[111]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[110]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[109]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[108]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[107]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[106]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[105]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[104]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[103]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[102]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[101]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[100]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[99]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[98]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[97]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[96]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[95]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[94]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[93]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[92]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[91]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[90]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[89]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[88]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[87]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[86]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[85]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[84]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[83]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[82]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[81]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[80]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[79]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[78]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[77]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[76]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[75]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[74]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[73]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[72]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[71]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[70]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[69]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[68]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[67]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[66]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[65]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
---------------------------------------------------------------------------------WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]

WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_rendering/X3Y4/pe_empty1110.v:1]
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1336.695 ; gain = 133.625 ; free physical = 103605 ; free virtual = 140722
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 164 - type: integer 
	Parameter SOUTH_WIDTH bound to: 294 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'coloringFB_bot_m' [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m/syn/verilog/coloringFB_bot_m.v:12]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter ap_ST_fsm_state1 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 78'b000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 78'b000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 78'b000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 78'b000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 78'b000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 78'b000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 78'b000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 78'b000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 78'b000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 78'b000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 78'b000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 78'b000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 78'b000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 78'b000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 78'b000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 78'b000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 78'b000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 78'b000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 78'b000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 78'b000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 78'b000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 78'b000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 78'b000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 78'b000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 78'b000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 78'b000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 78'b000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 78'b000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 78'b000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 78'b000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 78'b000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 78'b000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 78'b000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 78'b000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 78'b000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 78'b000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 78'b000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 78'b000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 78'b000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 78'b000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 78'b000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 78'b000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 78'b000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 78'b000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 78'b000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 78'b000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 78'b000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 78'b000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 78'b000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 78'b000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 78'b000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 78'b000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 78'b000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 78'b000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 78'b000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 78'b000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 78'b000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 78'b000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 78'b000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 78'b000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 78'b001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 78'b010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 78'b100000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m/syn/verilog/coloringFB_bot_m.v:125]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'RelayStation__parameterized0' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter EMPTY bound to: 2'b00 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter HALF bound to: 2'b01 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'coloringFB_bot_m_bkb' [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m/syn/verilog/coloringFB_bot_m_bkb.v:69]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coloringFB_bot_m_bkb_ram' [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m/syn/verilog/coloringFB_bot_m_bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m/syn/verilog/coloringFB_bot_m_bkb.v:27]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'RelayStation__parameterized0' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
INFO: [Synth 8-6157] synthesizing module 'stream_shell__parameterized0' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter VALDATA bound to: 1'b1 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'zculling_top' [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top.v:12]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ap_ST_fsm_state1 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ap_ST_fsm_state2 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ap_ST_fsm_state4 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ap_ST_fsm_state5 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ap_ST_fsm_state7 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ap_ST_fsm_state9 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter ap_ST_fsm_state13 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ap_ST_fsm_state16 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ap_ST_fsm_state18 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ap_ST_fsm_state20 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state22 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter ap_ST_fsm_state40 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter ap_ST_fsm_state49 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter ap_ST_fsm_state50 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter ap_ST_fsm_state51 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter ap_ST_fsm_state52 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_ST_fsm_state53 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter ap_ST_fsm_state54 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter ap_ST_fsm_state55 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter ap_ST_fsm_state56 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter ap_ST_fsm_state57 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_ST_fsm_state58 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter ap_ST_fsm_state59 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter ap_ST_fsm_state60 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter ap_ST_fsm_state61 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter ap_ST_fsm_state62 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter ap_ST_fsm_state63 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter ap_ST_fsm_state64 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter ap_ST_fsm_state65 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter ap_ST_fsm_state66 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter ap_ST_fsm_state67 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter ap_ST_fsm_state68 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter ap_ST_fsm_state69 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter ap_ST_fsm_state70 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter ap_ST_fsm_state71 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter ap_ST_fsm_state72 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter ap_ST_fsm_state73 bound to: 135'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter ap_ST_fsm_state74 bound to: 135'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter ap_ST_fsm_state75 bound to: 135'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter ap_ST_fsm_state76 bound to: 135'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ap_ST_fsm_state77 bound to: 135'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter ap_ST_fsm_state78 bound to: 135'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter ap_ST_fsm_state79 bound to: 135'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter ap_ST_fsm_state80 bound to: 135'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter EN_OF bound to: 1'b1 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter ap_ST_fsm_state81 bound to: 135'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_PF bound to: 1'b1 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter ap_ST_fsm_state82 bound to: 135'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_WDC bound to: 1'b1 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter EN_AF bound to: 1'b0 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter ap_ST_fsm_state83 bound to: 135'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter ap_ST_fsm_state84 bound to: 135'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter ap_ST_fsm_state85 bound to: 135'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3876] $readmem data file './coloringFB_bot_m_bkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m/syn/verilog/coloringFB_bot_m_bkb.v:30]
	Parameter EN_UF bound to: 1'b1 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter ap_ST_fsm_state86 bound to: 135'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter EN_PE bound to: 1'b1 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter ap_ST_fsm_state87 bound to: 135'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_RDC bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter ap_ST_fsm_state88 bound to: 135'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_AE bound to: 1'b0 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter EN_DVLD bound to: 1'b0 
	Parameter ap_ST_fsm_state89 bound to: 135'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter ap_ST_fsm_state90 bound to: 135'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter ap_ST_fsm_state91 bound to: 135'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter ap_ST_fsm_state92 bound to: 135'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter ap_ST_fsm_state93 bound to: 135'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter ap_ST_fsm_state94 bound to: 135'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter ap_ST_fsm_state95 bound to: 135'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter ap_ST_fsm_state96 bound to: 135'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_WDC bound to: 1'b1 
	Parameter ap_ST_fsm_state97 bound to: 135'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_AF bound to: 1'b0 
	Parameter ap_ST_fsm_state98 bound to: 135'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter ap_ST_fsm_state99 bound to: 135'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_UF bound to: 1'b1 
	Parameter ap_ST_fsm_state100 bound to: 135'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter ap_ST_fsm_state101 bound to: 135'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_AE bound to: 1'b0 
	Parameter ap_ST_fsm_state102 bound to: 135'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_DVLD bound to: 1'b0 
	Parameter ap_ST_fsm_state103 bound to: 135'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 135'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 135'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 135'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 135'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 135'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 135'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 135'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 135'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 135'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 135'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 135'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 135'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 135'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 135'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 135'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 135'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 135'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 135'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter ap_ST_fsm_state122 bound to: 135'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 135'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 135'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter ap_ST_fsm_state125 bound to: 135'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 135'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 135'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ap_ST_fsm_state128 bound to: 135'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 135'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 135'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
	Parameter ap_ST_fsm_pp1_stage0 bound to: 135'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 135'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ap_ST_fsm_state134 bound to: 135'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
	Parameter ap_ST_fsm_pp2_stage0 bound to: 135'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 135'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top.v:190]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'rasterization2_m' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m.v:12]
INFO: [Synth 8-6157] synthesizing module 'zculling_top_z_bubkb' [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top_z_bubkb.v:65]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m.v:73]
INFO: [Synth 8-6157] synthesizing module 'zculling_top_z_bubkb_ram' [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top_z_bubkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top_z_bubkb.v:26]
INFO: [Synth 8-6157] synthesizing module 'rasterization2_odd' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_odd.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state27 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state31 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_odd.v:62]
INFO: [Synth 8-6157] synthesizing module 'rasterization2_odbkb' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_odbkb.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 500 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rasterization2_odbkb_ram' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_odbkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 500 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_odbkb.v:22]
INFO: [Synth 8-3876] $readmem data file './rasterization2_odbkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_odbkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'rasterization2_odbkb_ram' (9#1) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_odbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'rasterization2_odbkb' (10#1) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_odbkb.v:49]
INFO: [Synth 8-6157] synthesizing module 'rasterization2_m_fYi' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 20 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rasterization2_m_fYi_div' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:70]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rasterization2_m_fYi_div_u' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:10]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-3876] $readmem data file './zculling_top_z_bubkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top_z_bubkb.v:29]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_redir_m' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/data_redir_m.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/data_redir_m.v:56]
INFO: [Synth 8-6157] synthesizing module 'rasterization1_odd_m' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:60]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:123]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'data_redir_m_am_sbkb' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/data_redir_m_am_sbkb.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_redir_m_am_sbkb_DSP48_0' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/data_redir_m_am_sbkb.v:10]
WARNING: [Synth 8-6014] Unused sequential element loop[15].divisor_tmp_reg[16] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_redir_m_am_sbkb_DSP48_0' (9#1) [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/data_redir_m_am_sbkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'data_redir_m_am_sbkb' (10#1) [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/data_redir_m_am_sbkb.v:34]
INFO: [Synth 8-6157] synthesizing module 'data_redir_m_am_scud' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/data_redir_m_am_scud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_redir_m_am_scud_DSP48_1' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/data_redir_m_am_scud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_redir_m_am_scud_DSP48_1' (11#1) [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/data_redir_m_am_scud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_redir_m_am_scud' (12#1) [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/data_redir_m_am_scud.v:34]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:461]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:463]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:465]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:467]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:471]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:473]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:475]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:543]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:545]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:549]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'rasterization2_m_fYi_div_u' (11#1) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'rasterization2_m_fYi_div' (12#1) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:70]
INFO: [Synth 8-6155] done synthesizing module 'rasterization2_m_fYi' (13#1) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:131]
INFO: [Synth 8-6157] synthesizing module 'rasterization2_m_g8j' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 20 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rasterization2_m_g8j_div' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:70]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rasterization2_m_g8j_div_u' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:10]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync__parameterized0' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync__parameterized0' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6014] Unused sequential element loop[15].divisor_tmp_reg[16] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell__parameterized0' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'coloringFB_top_m' [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_top_m_prj/coloringFB_top_m/syn/verilog/coloringFB_top_m.v:12]
	Parameter ap_ST_fsm_state1 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000 
INFO: [Synth 8-6155] done synthesizing module 'rasterization1_odd_m' (13#1) [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:10]
	Parameter ap_ST_fsm_state12 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000 
INFO: [Synth 8-6157] synthesizing module 'rasterization1_even_s' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:10]
	Parameter ap_ST_fsm_state19 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 82'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter ap_ST_fsm_state22 bound to: 82'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state23 bound to: 82'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state24 bound to: 82'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state25 bound to: 82'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state26 bound to: 82'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state27 bound to: 82'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state28 bound to: 82'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
	Parameter ap_ST_fsm_state29 bound to: 82'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 82'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 82'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 82'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 82'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 82'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:60]
	Parameter ap_ST_fsm_state35 bound to: 82'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 82'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 82'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 82'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'zculling_bot' [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot.v:12]
	Parameter ap_ST_fsm_state39 bound to: 82'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 82'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 82'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 82'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 82'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 82'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 82'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 82'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 82'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 82'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 82'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 82'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 82'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 82'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 82'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 82'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 82'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 82'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:123]
	Parameter ap_ST_fsm_state57 bound to: 82'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 82'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 82'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 82'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 82'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 82'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 82'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 82'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 82'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 82'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 82'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 82'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 82'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 82'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 82'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 82'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 82'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ap_ST_fsm_pp3_stage1 bound to: 82'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage2 bound to: 82'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage3 bound to: 82'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage4 bound to: 82'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage5 bound to: 82'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage6 bound to: 82'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage7 bound to: 82'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 82'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 82'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state1 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_top_m_prj/coloringFB_top_m/syn/verilog/coloringFB_top_m.v:137]
	Parameter ap_ST_fsm_state2 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:411]
	Parameter ap_ST_fsm_state71 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 135'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 135'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:413]
	Parameter ap_ST_fsm_state74 bound to: 135'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 135'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 135'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:415]
	Parameter ap_ST_fsm_state77 bound to: 135'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 135'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 135'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:417]
	Parameter ap_ST_fsm_state80 bound to: 135'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 135'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 135'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 135'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 135'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 135'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 135'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 135'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:461]
	Parameter ap_ST_fsm_state88 bound to: 135'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 135'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 135'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 135'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:463]
	Parameter ap_ST_fsm_state92 bound to: 135'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 135'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:465]
	Parameter ap_ST_fsm_state94 bound to: 135'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 135'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 135'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:467]
	Parameter ap_ST_fsm_state97 bound to: 135'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 135'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 135'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:469]
	Parameter ap_ST_fsm_state100 bound to: 135'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 135'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 135'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:471]
	Parameter ap_ST_fsm_state103 bound to: 135'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 135'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 135'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:473]
	Parameter ap_ST_fsm_state106 bound to: 135'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 135'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:475]
	Parameter ap_ST_fsm_state108 bound to: 135'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 135'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 135'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 135'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 135'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 135'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 135'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 135'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 135'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 135'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 135'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 135'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 135'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 135'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 135'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 135'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 135'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 135'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 135'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 135'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 135'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 135'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 135'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 135'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:543]
	Parameter ap_ST_fsm_pp1_stage1 bound to: 135'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 135'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:545]
	Parameter ap_ST_fsm_pp2_stage0 bound to: 135'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 135'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'coloringFB_top_m_bkb' [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_top_m_prj/coloringFB_top_m/syn/verilog/coloringFB_top_m_bkb.v:69]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:547]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:549]
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot.v:190]
INFO: [Synth 8-6157] synthesizing module 'coloringFB_top_m_bkb_ram' [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_top_m_prj/coloringFB_top_m/syn/verilog/coloringFB_top_m_bkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_top_m_prj/coloringFB_top_m/syn/verilog/coloringFB_top_m_bkb.v:27]
INFO: [Synth 8-6157] synthesizing module 'zculling_bot_z_bubkb' [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot_z_bubkb.v:65]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zculling_bot_z_bubkb_ram' [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot_z_bubkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot_z_bubkb.v:26]
INFO: [Synth 8-3876] $readmem data file './coloringFB_top_m_bkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_top_m_prj/coloringFB_top_m/syn/verilog/coloringFB_top_m_bkb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'rasterization2_m_g8j_div_u' (14#1) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:10]
INFO: [Synth 8-6155] done synthesizing module 'rasterization2_m_g8j_div' (15#1) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:70]
INFO: [Synth 8-6155] done synthesizing module 'rasterization2_m_g8j' (16#1) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:131]
INFO: [Synth 8-6157] synthesizing module 'rasterization2_m_hbi' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_hbi.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rasterization2_m_hbi_DSP48_0' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_hbi.v:10]
INFO: [Synth 8-3876] $readmem data file './zculling_bot_z_bubkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot_z_bubkb.v:29]
INFO: [Synth 8-6155] done synthesizing module 'rasterization2_m_hbi_DSP48_0' (17#1) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_hbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'rasterization2_m_hbi' (18#1) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_hbi.v:34]
INFO: [Synth 8-6157] synthesizing module 'rasterization2_m_ibs' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_ibs.v:40]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rasterization2_m_ibs_DSP48_1' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_ibs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'rasterization2_m_ibs_DSP48_1' (19#1) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_ibs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'rasterization2_m_ibs' (20#1) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_ibs.v:40]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_odd.v:1401]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_odd.v:1453]
INFO: [Synth 8-6155] done synthesizing module 'rasterization1_even_s' (14#1) [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'projection_odd_m' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/projection_odd_m.v:10]
INFO: [Synth 8-6155] done synthesizing module 'projection_odd_m' (15#1) [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/projection_odd_m.v:10]
INFO: [Synth 8-6157] synthesizing module 'projection_even_m' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/projection_even_m.v:10]
INFO: [Synth 8-6155] done synthesizing module 'projection_even_m' (16#1) [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/projection_even_m.v:10]
INFO: [Synth 8-6155] done synthesizing module 'data_redir_m' (17#1) [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/data_redir_m.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1111' (18#1) [/tmp/direct_wires/workspace/F003_syn_rendering/X2Y3/pe_empty1111.v:1]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1336.695 ; gain = 133.625 ; free physical = 103565 ; free virtual = 140682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1336.695 ; gain = 133.625 ; free physical = 103565 ; free virtual = 140682
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'rasterization2_odd' (21#1) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_odd.v:10]
INFO: [Synth 8-6157] synthesizing module 'rasterization2_even' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_even.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state27 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state31 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_even.v:62]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_even.v:1401]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_even.v:1453]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[166] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[165] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[164] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[163] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[162] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[161] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[159] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[158] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[157] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[156] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[155] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[154] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[153] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[152] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[151] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[150] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[149] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[148] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[147] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[146] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[145] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[144] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[143] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[142] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[141] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[140] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[139] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[138] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[137] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[136] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[135] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[134] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[131] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'coloringFB_bot_m_bkb_ram' (9#1) [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m/syn/verilog/coloringFB_bot_m_bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'coloringFB_bot_m_bkb' (10#1) [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m/syn/verilog/coloringFB_bot_m_bkb.v:69]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[31]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[30]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[29]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[28]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[27]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[26]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[25]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[24]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[23]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[22]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[21]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[20]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[19]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[18]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[17]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[16]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[15]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[14]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[13]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[12]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[11]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[10]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[9]
WARNING: [Synth 8-3331] design projection_even_m has unconnected port input_hi_V[8]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[31]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[30]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[29]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[28]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[27]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[26]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[25]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[24]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[23]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[22]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[21]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[20]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[19]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[18]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[17]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[16]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[15]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[14]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[13]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[12]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[11]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[10]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[9]
WARNING: [Synth 8-3331] design projection_odd_m has unconnected port input_hi_V[8]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[127]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[126]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[125]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[124]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[123]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[122]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[121]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[120]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[119]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[118]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[117]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[116]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[115]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[114]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[113]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[112]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[111]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[110]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[109]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[108]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[107]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[106]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[105]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[104]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[103]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[102]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[101]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[100]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[99]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[98]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[97]
WARNING: [Synth 8-3331] design data_redir_m has unconnected port Input_1_V_V[96]
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m/syn/verilog/coloringFB_bot_m.v:1862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m/syn/verilog/coloringFB_bot_m.v:2502]
INFO: [Synth 8-6155] done synthesizing module 'zculling_top_z_bubkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top_z_bubkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'zculling_top_z_bubkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top_z_bubkb.v:65]
INFO: [Synth 8-6157] synthesizing module 'zculling_top_pixecud' [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top_pixecud.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 500 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zculling_top_pixecud_ram' [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top_pixecud.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 500 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top_pixecud.v:22]
INFO: [Synth 8-6155] done synthesizing module 'zculling_top_pixecud_ram' (10#1) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top_pixecud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rasterization2_even' (22#1) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_even.v:10]
INFO: [Synth 8-6155] done synthesizing module 'zculling_top_pixecud' (11#1) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top_pixecud.v:46]
INFO: [Synth 8-6155] done synthesizing module 'rasterization2_m' (23#1) [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (24#1) [/tmp/direct_wires/workspace/F003_syn_rendering/X3Y3/pe_empty1110.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1338.691 ; gain = 135.625 ; free physical = 103544 ; free virtual = 140661
---------------------------------------------------------------------------------
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top.v:2781]
INFO: [Synth 8-6155] done synthesizing module 'coloringFB_top_m_bkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_top_m_prj/coloringFB_top_m/syn/verilog/coloringFB_top_m_bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'coloringFB_top_m_bkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_top_m_prj/coloringFB_top_m/syn/verilog/coloringFB_top_m_bkb.v:69]
INFO: [Synth 8-6155] done synthesizing module 'zculling_bot_z_bubkb_ram' (9#1) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot_z_bubkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'zculling_bot_z_bubkb' (10#1) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot_z_bubkb.v:65]
INFO: [Synth 8-6157] synthesizing module 'zculling_bot_pixecud' [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot_pixecud.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 500 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zculling_bot_pixecud_ram' [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot_pixecud.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 500 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot_pixecud.v:22]
INFO: [Synth 8-6155] done synthesizing module 'zculling_bot_pixecud_ram' (11#1) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot_pixecud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'zculling_bot_pixecud' (12#1) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot_pixecud.v:46]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[293] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[292] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[291] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[290] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[289] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[288] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[287] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[286] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[285] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[284] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[283] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[282] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[281] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[280] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[279] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[278] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[277] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[276] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[275] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[274] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[273] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[272] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[271] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[270] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[269] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[268] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[267] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[266] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[265] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[264] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[263] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[262] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[261] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[260] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[259] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[258] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[257] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[256] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[255] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[254] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[253] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[252] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[251] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[250] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[249] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[248] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[247] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[246] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[245] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[244] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[243] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[242] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[241] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[240] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[239] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[238] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[237] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[236] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[235] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[234] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[233] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[232] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[231] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[230] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[229] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[228] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[227] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[226] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[225] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[224] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[223] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[222] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[221] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[220] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[219] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[218] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[217] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[216] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[215] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[214] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[213] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[212] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[211] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[210] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[209] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[208] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[207] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[206] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[205] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[204] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[203] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[202] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[201] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[200] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[199] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[198] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[197] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[196] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[195] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[194] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design rasterization2_m_g8j_div_u has unconnected port reset
WARNING: [Synth 8-3331] design rasterization2_m_fYi_div_u has unconnected port reset
WARNING: [Synth 8-3331] design rasterization2_odbkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[130]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[129]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[128]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[127]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[125]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[124]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[123]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[122]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[121]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[120]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[119]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[118]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[117]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[116]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[115]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[114]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[113]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[112]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[111]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[110]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[109]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[108]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[107]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[106]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[105]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[104]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[103]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[102]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[101]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[100]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[99]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[98]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[97]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[96]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[95]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[94]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[93]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[92]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[91]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[90]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[89]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[88]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[87]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[86]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[85]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[84]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[83]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[82]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[81]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[80]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[79]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[78]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[77]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[76]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot.v:2777]
INFO: [Synth 8-6155] done synthesizing module 'coloringFB_bot_m' (11#1) [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m/syn/verilog/coloringFB_bot_m.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (12#1) [/tmp/direct_wires/workspace/F003_syn_rendering/X3Y5/pe_empty1110.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1343.695 ; gain = 140.625 ; free physical = 103577 ; free virtual = 140695
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[34] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design coloringFB_bot_m_bkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[133]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[132]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[131]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[130]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[129]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[128]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[127]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[125]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[124]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[123]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[122]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[121]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[120]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[119]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[118]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[117]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[116]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[115]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[114]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[113]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[112]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[111]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[110]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[109]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[108]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[107]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[106]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[105]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[104]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[103]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[102]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[101]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[100]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[99]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[98]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[97]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[96]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[95]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[94]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[93]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[92]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[91]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[90]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[89]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[88]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[87]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[86]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[85]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[84]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[83]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[82]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[81]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[80]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[79]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[78]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[77]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'coloringFB_top_m' (10#1) [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_top_m_prj/coloringFB_top_m/syn/verilog/coloringFB_top_m.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1111' (11#1) [/tmp/direct_wires/workspace/F003_syn_rendering/X2Y5/pe_empty1111.v:1]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.691 ; gain = 135.625 ; free physical = 103596 ; free virtual = 140725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.691 ; gain = 135.625 ; free physical = 103597 ; free virtual = 140726
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'zculling_top' (12#1) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1111' (13#1) [/tmp/direct_wires/workspace/F003_syn_rendering/X2Y4/pe_empty1111.v:1]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[30] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[29] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[28] driven by constant 0
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[27] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[26] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[25] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[24] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[23] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[22] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[21] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[20] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[19] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[18] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[17] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[16] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[15] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[14] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[13] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[12] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[11] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[10] driven by constant 0
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1377.691 ; gain = 174.625 ; free physical = 103623 ; free virtual = 140746
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[9] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[8] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[7] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[6] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[5] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[4] driven by constant 0
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[3] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[2] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[1] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[0] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_north[38] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design coloringFB_top_m_bkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[38]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[37]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'zculling_bot' (13#1) [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (14#1) [/tmp/direct_wires/workspace/F003_syn_rendering/X3Y4/pe_empty1110.v:1]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[30] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design zculling_top_pixecud has unconnected port reset
WARNING: [Synth 8-3331] design zculling_top_z_bubkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[129]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[128]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[127]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[126]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[125]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[124]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[123]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[122]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[121]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[120]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[119]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[118]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[117]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[116]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[115]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[114]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[113]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[112]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[111]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[110]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[109]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[108]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[107]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[106]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[105]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[104]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[103]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[102]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[101]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[100]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[99]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[98]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[97]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[96]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[95]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[94]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[93]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[92]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[91]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[90]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[89]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[88]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[87]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[86]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[85]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[84]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[83]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[82]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[81]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[80]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[79]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[78]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[77]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[76]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[75]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[74]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1379.691 ; gain = 176.625 ; free physical = 103723 ; free virtual = 140857
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[117] driven by constant 0
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[163] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[162] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[161] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[159] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[158] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[157] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[156] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[155] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[154] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[153] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[152] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[151] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[150] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[149] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[148] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[147] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[146] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[145] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[144] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[143] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[142] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[141] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[140] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[139] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[138] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[137] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[136] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[135] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[134] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[128] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design zculling_bot_pixecud has unconnected port reset
WARNING: [Synth 8-3331] design zculling_bot_z_bubkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[129]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[128]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[127]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[125]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[124]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[123]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[122]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[121]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[120]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[119]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[118]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[117]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[116]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[115]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[114]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[113]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[112]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[111]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[110]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[109]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[108]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[107]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[106]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[105]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[104]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[103]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[102]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[101]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[100]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[99]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[98]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[97]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[96]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[95]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[94]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[93]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[92]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[91]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[90]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[89]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[88]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[87]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[86]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[85]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[84]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[83]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[82]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[81]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[80]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[79]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[78]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[77]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[76]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[75]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[74]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1343.695 ; gain = 140.625 ; free physical = 103740 ; free virtual = 140875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1343.695 ; gain = 140.625 ; free physical = 103742 ; free virtual = 140876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.699 ; gain = 181.625 ; free physical = 103731 ; free virtual = 140865
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1386.695 ; gain = 183.625 ; free physical = 103729 ; free virtual = 140859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1377.691 ; gain = 174.625 ; free physical = 103737 ; free virtual = 140859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1377.691 ; gain = 174.625 ; free physical = 103737 ; free virtual = 140859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1379.691 ; gain = 176.625 ; free physical = 103681 ; free virtual = 140812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1379.691 ; gain = 176.625 ; free physical = 103680 ; free virtual = 140811
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1384.699 ; gain = 181.625 ; free physical = 103604 ; free virtual = 140726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1384.699 ; gain = 181.625 ; free physical = 103604 ; free virtual = 140726
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1386.695 ; gain = 183.625 ; free physical = 103567 ; free virtual = 140689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1386.695 ; gain = 183.625 ; free physical = 103567 ; free virtual = 140689
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2269.781 ; gain = 0.000 ; free physical = 98949 ; free virtual = 136071
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1110_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1110_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2297.371 ; gain = 0.000 ; free physical = 98783 ; free virtual = 135905
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2300.371 ; gain = 0.000 ; free physical = 98840 ; free virtual = 135962
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst'
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2269.781 ; gain = 1066.711 ; free physical = 98775 ; free virtual = 135897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2269.781 ; gain = 1066.711 ; free physical = 98773 ; free virtual = 135895
---------------------------------------------------------------------------------
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2269.781 ; gain = 1066.711 ; free physical = 98773 ; free virtual = 135895
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2276.785 ; gain = 0.000 ; free physical = 98755 ; free virtual = 135877
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 2269.781 ; gain = 1066.711 ; free physical = 98811 ; free virtual = 135933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1110_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1110_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-570] Preparing netlist for logic optimization
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.773 ; gain = 0.000 ; free physical = 98792 ; free virtual = 135915

Processing XDC Constraints
Initializing timing engine
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst'

Processing XDC Constraints
Initializing timing engine
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2269.781 ; gain = 1066.711 ; free physical = 98735 ; free virtual = 135858
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst'
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2306.379 ; gain = 0.000 ; free physical = 98713 ; free virtual = 135837
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1110_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1110_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2308.375 ; gain = 0.000 ; free physical = 98820 ; free virtual = 135943
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2297.371 ; gain = 1094.305 ; free physical = 98891 ; free virtual = 136016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2297.371 ; gain = 1094.305 ; free physical = 98891 ; free virtual = 136015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2297.371 ; gain = 1094.305 ; free physical = 98890 ; free virtual = 136014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2300.371 ; gain = 1097.305 ; free physical = 98876 ; free virtual = 136001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2300.371 ; gain = 1097.305 ; free physical = 98875 ; free virtual = 136000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
Applied set_property DONT_TOUCH = true for stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2300.371 ; gain = 1097.305 ; free physical = 98878 ; free virtual = 136003
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_3905_reg' and it is trimmed from '9' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m/syn/verilog/coloringFB_bot_m.v:846]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_V_reg_3883_reg' and it is trimmed from '32' to '16' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_bot_m_prj/coloringFB_bot_m/syn/verilog/coloringFB_bot_m.v:834]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_4_fu_1638_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_1632_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3519_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-5546] ROM "tmp_4_fu_1638_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_1632_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3519_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_V_reg_3933_reg' and it is trimmed from '32' to '16' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_top_m_prj/coloringFB_top_m/syn/verilog/coloringFB_top_m.v:887]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_3955_reg' and it is trimmed from '9' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/coloringFB_top_m_prj/coloringFB_top_m/syn/verilog/coloringFB_top_m.v:923]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_4_fu_1664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_3551_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_1658_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_3563_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5546] ROM "tmp_4_fu_1664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_3551_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_1658_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_3563_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 2297.371 ; gain = 1094.305 ; free physical = 98865 ; free virtual = 135993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2276.785 ; gain = 1073.719 ; free physical = 98860 ; free virtual = 135988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2276.785 ; gain = 1073.719 ; free physical = 98863 ; free virtual = 135992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2276.785 ; gain = 1073.719 ; free physical = 98863 ; free virtual = 135994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               78 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 25    
	                7 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---RAMs : 
	             256K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	  79 Input     78 Bit        Muxes := 1     
	   3 Input     77 Bit        Muxes := 1     
	   3 Input     68 Bit        Muxes := 1     
	   3 Input     66 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module coloringFB_bot_m_bkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module coloringFB_bot_m 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               78 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 1     
	  79 Input     78 Bit        Muxes := 1     
	   3 Input     77 Bit        Muxes := 1     
	   3 Input     68 Bit        Muxes := 1     
	   3 Input     66 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-4471] merging register 'max_min_V_1_0_reg[7:0]' into 'agg_result_V_i_reg_624_reg[7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:240]
INFO: [Synth 8-4471] merging register 'max_min_V_1_1_reg[7:0]' into 'agg_result_V_i1_reg_631_reg[7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:241]
INFO: [Synth 8-4471] merging register 'max_min_V_1_2_reg[7:0]' into 'agg_result_V_i2_reg_638_reg[7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:242]
INFO: [Synth 8-4471] merging register 'max_min_V_1_3_reg[7:0]' into 'agg_result_V_i3_reg_644_reg[7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:243]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_650_reg[7:0]' into 'max_min_V_1_4_reg[7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:251]
WARNING: [Synth 8-6014] Unused sequential element max_min_V_1_0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:240]
WARNING: [Synth 8-6014] Unused sequential element max_min_V_1_1_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:241]
WARNING: [Synth 8-6014] Unused sequential element max_min_V_1_2_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:242]
WARNING: [Synth 8-6014] Unused sequential element max_min_V_1_3_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:243]
WARNING: [Synth 8-6014] Unused sequential element tmp_8_reg_650_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:251]
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2300.371 ; gain = 1097.305 ; free physical = 98866 ; free virtual = 136001
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 2283.773 ; gain = 1080.703 ; free physical = 98867 ; free virtual = 136005
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'max_min_V_0_reg[7:0]' into 'agg_result_V_i_reg_624_reg[7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:240]
INFO: [Synth 8-4471] merging register 'max_min_V_1_reg[7:0]' into 'agg_result_V_i4_reg_631_reg[7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:241]
INFO: [Synth 8-4471] merging register 'max_min_V_2_reg[7:0]' into 'agg_result_V_i5_reg_638_reg[7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:242]
INFO: [Synth 8-4471] merging register 'max_min_V_3_reg[7:0]' into 'agg_result_V_i6_reg_644_reg[7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:243]
INFO: [Synth 8-4471] merging register 'tmp_6_reg_650_reg[7:0]' into 'max_min_V_4_reg[7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:251]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element max_min_V_0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:240]
Start Loading Part and Timing Information
WARNING: [Synth 8-6014] Unused sequential element max_min_V_1_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:241]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element max_min_V_2_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:242]
Loading part: xczu9eg-ffvb1156-2-e
WARNING: [Synth 8-6014] Unused sequential element max_min_V_3_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:243]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_650_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:251]
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 2283.773 ; gain = 1080.703 ; free physical = 98867 ; free virtual = 136004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   4 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      7 Bit       Adders := 6     
	   3 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	               82 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 30    
	                7 Bit    Registers := 10    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 37    
+---RAMs : 
	             256K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     82 Bit        Muxes := 2     
	  83 Input     82 Bit        Muxes := 1     
	   3 Input     81 Bit        Muxes := 1     
	   3 Input     72 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   3 Input     68 Bit        Muxes := 1     
	   3 Input     66 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module coloringFB_top_m_bkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module coloringFB_top_m 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               82 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     82 Bit        Muxes := 2     
	  83 Input     82 Bit        Muxes := 1     
	   3 Input     81 Bit        Muxes := 1     
	   3 Input     72 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   3 Input     68 Bit        Muxes := 1     
	   3 Input     66 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 2283.773 ; gain = 1080.703 ; free physical = 98866 ; free virtual = 136005
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tmp_3_fu_1632_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_1638_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3519_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '16' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].dividend_tmp_reg[16]' and it is trimmed from '16' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_3551_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_3563_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_1658_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_1664_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '16' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].dividend_tmp_reg[16]' and it is trimmed from '16' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '16' to '15' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 2276.785 ; gain = 1073.719 ; free physical = 98848 ; free virtual = 135987
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 6     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 6     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 43    
	                7 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module rasterization1_odd_m 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rasterization1_even_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module projection_odd_m 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module projection_even_m 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module data_redir_m 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM coloringFB_bot_m_bkb_ram_U/ram_reg
INFO: [Synth 8-3971] The signal coloringFB_bot_m_bkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_7_fu_263_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_s_fu_263_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'coloringFB_bot_m_inst/j_mid2_reg_4066_reg[0]' (FDE) to 'coloringFB_bot_m_inst/tmp_269_reg_4090_reg[0]'
INFO: [Synth 8-3886] merging instance 'coloringFB_bot_m_inst/j_mid2_reg_4066_reg[1]' (FDE) to 'coloringFB_bot_m_inst/tmp_269_reg_4090_reg[1]'
INFO: [Synth 8-3886] merging instance 'coloringFB_bot_m_inst/j_mid2_reg_4066_reg[2]' (FDE) to 'coloringFB_bot_m_inst/tmp_269_reg_4090_reg[2]'
INFO: [Synth 8-3886] merging instance 'coloringFB_bot_m_inst/j_mid2_reg_4066_reg[3]' (FDE) to 'coloringFB_bot_m_inst/tmp_269_reg_4090_reg[3]'
INFO: [Synth 8-3886] merging instance 'coloringFB_bot_m_inst/j_mid2_reg_4066_reg[6]' (FDE) to 'coloringFB_bot_m_inst/tmp_269_reg_4090_reg[6]'
INFO: [Synth 8-3886] merging instance 'coloringFB_bot_m_inst/j_mid2_reg_4066_reg[5]' (FDE) to 'coloringFB_bot_m_inst/tmp_269_reg_4090_reg[5]'
INFO: [Synth 8-3886] merging instance 'coloringFB_bot_m_inst/j_mid2_reg_4066_reg[4]' (FDE) to 'coloringFB_bot_m_inst/tmp_269_reg_4090_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coloringFB_bot_m_inst/\j_mid2_reg_4066_reg[7] )
INFO: [Synth 8-3886] merging instance 'coloringFB_bot_m_inst/tmp_5_reg_3905_reg[0]' (FD) to 'coloringFB_bot_m_inst/tmp_5_reg_3905_reg[1]'
INFO: [Synth 8-3886] merging instance 'coloringFB_bot_m_inst/tmp_5_reg_3905_reg[1]' (FD) to 'coloringFB_bot_m_inst/tmp_5_reg_3905_reg[2]'
INFO: [Synth 8-3886] merging instance 'coloringFB_bot_m_inst/tmp_5_reg_3905_reg[2]' (FD) to 'coloringFB_bot_m_inst/tmp_5_reg_3905_reg[3]'
INFO: [Synth 8-3886] merging instance 'coloringFB_bot_m_inst/tmp_5_reg_3905_reg[3]' (FD) to 'coloringFB_bot_m_inst/tmp_5_reg_3905_reg[4]'
INFO: [Synth 8-3886] merging instance 'coloringFB_bot_m_inst/tmp_5_reg_3905_reg[4]' (FD) to 'coloringFB_bot_m_inst/tmp_5_reg_3905_reg[5]'
INFO: [Synth 8-3886] merging instance 'coloringFB_bot_m_inst/tmp_5_reg_3905_reg[5]' (FD) to 'coloringFB_bot_m_inst/tmp_5_reg_3905_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coloringFB_bot_m_inst/\tmp_5_reg_3905_reg[6] )
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_554_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:268]
WARNING: [Synth 8-6014] Unused sequential element r_V_7_reg_549_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_odd_m.v:267]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2306.379 ; gain = 1103.305 ; free physical = 98816 ; free virtual = 135959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2306.379 ; gain = 1103.305 ; free physical = 98816 ; free virtual = 135959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2306.379 ; gain = 1103.305 ; free physical = 98816 ; free virtual = 135959
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (j_mid2_reg_4066_reg[7]) is unused and will be removed from module coloringFB_bot_m.
WARNING: [Synth 8-3332] Sequential element (i_reg_1595_reg[8]) is unused and will be removed from module coloringFB_bot_m.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-6014] Unused sequential element tmp_10_reg_554_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:268]
WARNING: [Synth 8-6014] Unused sequential element r_V_14_reg_549_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/data_redir_m_prj/data_redir_m/syn/verilog/rasterization1_even_s.v:267]
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM coloringFB_top_m_bkb_ram_U/ram_reg
INFO: [Synth 8-3971] The signal coloringFB_top_m_bkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2283.773 ; gain = 1080.703 ; free physical = 98805 ; free virtual = 135957
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-3886] merging instance 'coloringFB_top_m_inst/tmp_5_reg_3955_reg[0]' (FD) to 'coloringFB_top_m_inst/tmp_5_reg_3955_reg[1]'
INFO: [Synth 8-3886] merging instance 'coloringFB_top_m_inst/tmp_5_reg_3955_reg[1]' (FD) to 'coloringFB_top_m_inst/tmp_5_reg_3955_reg[2]'
INFO: [Synth 8-3886] merging instance 'coloringFB_top_m_inst/tmp_5_reg_3955_reg[2]' (FD) to 'coloringFB_top_m_inst/tmp_5_reg_3955_reg[3]'
INFO: [Synth 8-3886] merging instance 'coloringFB_top_m_inst/tmp_5_reg_3955_reg[3]' (FD) to 'coloringFB_top_m_inst/tmp_5_reg_3955_reg[4]'
INFO: [Synth 8-3886] merging instance 'coloringFB_top_m_inst/tmp_5_reg_3955_reg[4]' (FD) to 'coloringFB_top_m_inst/tmp_5_reg_3955_reg[5]'
INFO: [Synth 8-3886] merging instance 'coloringFB_top_m_inst/tmp_5_reg_3955_reg[5]' (FD) to 'coloringFB_top_m_inst/tmp_5_reg_3955_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coloringFB_top_m_inst/\tmp_5_reg_3955_reg[6] )
INFO: [Synth 8-3886] merging instance 'coloringFB_top_m_inst/tmp_273_cast_reg_4137_reg[0]' (FDR) to 'coloringFB_top_m_inst/tmp_273_cast_reg_4137_reg[1]'
INFO: [Synth 8-3886] merging instance 'coloringFB_top_m_inst/tmp_273_cast_reg_4137_reg[1]' (FDR) to 'coloringFB_top_m_inst/tmp_273_cast_reg_4137_reg[2]'
INFO: [Synth 8-3886] merging instance 'coloringFB_top_m_inst/tmp_273_cast_reg_4137_reg[2]' (FDR) to 'coloringFB_top_m_inst/tmp_273_cast_reg_4137_reg[3]'
INFO: [Synth 8-3886] merging instance 'coloringFB_top_m_inst/tmp_273_cast_reg_4137_reg[3]' (FDR) to 'coloringFB_top_m_inst/tmp_273_cast_reg_4137_reg[4]'
INFO: [Synth 8-3886] merging instance 'coloringFB_top_m_inst/tmp_273_cast_reg_4137_reg[4]' (FDR) to 'coloringFB_top_m_inst/tmp_273_cast_reg_4137_reg[5]'
INFO: [Synth 8-3886] merging instance 'coloringFB_top_m_inst/tmp_273_cast_reg_4137_reg[5]' (FDR) to 'coloringFB_top_m_inst/tmp_273_cast_reg_4137_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coloringFB_top_m_inst/\tmp_273_cast_reg_4137_reg[6] )

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2308.375 ; gain = 1105.305 ; free physical = 98800 ; free virtual = 135947
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 64    
	   2 Input     16 Bit       Adders := 10    
	   3 Input      9 Bit       Adders := 12    
	   4 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      7 Bit       Adders := 6     
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               16 Bit    Registers := 86    
	               15 Bit    Registers := 60    
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 152   
	                7 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 92    
+---RAMs : 
	               4K Bit         RAMs := 2     
	               3K Bit         RAMs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 14    
	   2 Input     15 Bit        Muxes := 60    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 4     
---------------------------------------------------------------------------------
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 2     
Start Loading Part and Timing Information
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
Loading part: xczu9eg-ffvb1156-2-e
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2308.375 ; gain = 1105.305 ; free physical = 98793 ; free virtual = 135940
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
---------------------------------------------------------------------------------
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module rasterization2_odbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module rasterization2_m_fYi_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 16    
+---Registers : 
	               16 Bit    Registers := 17    
	               15 Bit    Registers := 15    
	                8 Bit    Registers := 18    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 1     
Module rasterization2_m_fYi_div 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
Module rasterization2_m_g8j_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 16    
+---Registers : 
	               16 Bit    Registers := 17    
	               15 Bit    Registers := 15    
	                8 Bit    Registers := 18    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 1     
Module rasterization2_m_g8j_div 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
Module rasterization2_odd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 7     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 25    
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module rasterization2_even 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 7     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 25    
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module rasterization2_m 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
Applied set_property DONT_TOUCH = true for stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2308.375 ; gain = 1105.305 ; free physical = 98798 ; free virtual = 135945
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'p_0343_0_in_reg_2761_reg' and it is trimmed from '32' to '16' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top.v:1097]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_4_reg_6621_reg' and it is trimmed from '8' to '7' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_top_prj/zculling_top/syn/verilog/zculling_top.v:1178]
WARNING: [Synth 8-3332] Sequential element (tmp_273_cast_reg_4137_reg[16]) is unused and will be removed from module coloringFB_top_m.
WARNING: [Synth 8-3332] Sequential element (tmp_273_cast_reg_4137_reg[6]) is unused and will be removed from module coloringFB_top_m.
WARNING: [Synth 8-3332] Sequential element (tmp_273_cast_reg_4137_reg[15]) is unused and will be removed from module coloringFB_top_m.
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[0]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[1]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[2]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[2]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[0]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[1]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[2]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[2]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[3]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[4]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[4]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[5]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[5]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[6]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[6]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[7]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[8]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[8]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[9]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[9]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[10]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[10]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[11]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[11]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[12]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[12]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[13]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[13]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[14]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[14]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[15]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/r_V_4_reg_539_reg[16]' (FDE) to 'data_redir_m_inst/grp_rasterization1_odd_m_fu_70/tmp_reg_544_reg[16]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[3]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[3]'
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[4]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[4]'
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[5]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[5]'
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[6]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[6]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[7]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[8]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[8]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[9]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[9]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[10]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[10]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[11]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[11]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[12]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[12]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[13]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[13]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[14]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[14]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[15]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/r_V_11_reg_539_reg[16]' (FDE) to 'data_redir_m_inst/grp_rasterization1_even_s_fu_95/tmp_reg_544_reg[16]'
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base__parameterized0.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base__parameterized0.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_3_fu_2834_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_2828_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation__parameterized0'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-5546] ROM "tmp_3_fu_2834_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_2828_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/remd_tmp_reg[0][15:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][15:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:36]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/divisor0_reg[7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/divisor0_reg[7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:108]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/divisor_tmp_reg[0][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/divisor_tmp_reg[0][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:43]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].divisor_tmp_reg[1][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].divisor_tmp_reg[1][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/dividend0_reg[15:0]' into 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/dividend0_reg[15:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:107]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].divisor_tmp_reg[2][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].divisor_tmp_reg[2][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/dividend_tmp_reg[0][15:0]' into 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/dividend_tmp_reg[0][15:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:35]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].divisor_tmp_reg[3][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].divisor_tmp_reg[3][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].divisor_tmp_reg[4][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].divisor_tmp_reg[4][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[4].divisor_tmp_reg[5][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[4].divisor_tmp_reg[5][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[5].divisor_tmp_reg[6][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[5].divisor_tmp_reg[6][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[6].divisor_tmp_reg[7][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[6].divisor_tmp_reg[7][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[7].divisor_tmp_reg[8][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[7].divisor_tmp_reg[8][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[8].divisor_tmp_reg[9][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[8].divisor_tmp_reg[9][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].remd_tmp_reg[1][14:0]' into 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][14:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[9].divisor_tmp_reg[10][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[9].divisor_tmp_reg[10][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[10].divisor_tmp_reg[11][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[10].divisor_tmp_reg[11][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[11].divisor_tmp_reg[12][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[11].divisor_tmp_reg[12][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[12].divisor_tmp_reg[13][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[12].divisor_tmp_reg[13][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[13].divisor_tmp_reg[14][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[13].divisor_tmp_reg[14][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[14].divisor_tmp_reg[15][7:0]' into 'rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[14].divisor_tmp_reg[15][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/dividend_tmp_reg[0] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:35]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].remd_tmp_reg[1] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[15].dividend_tmp_reg[16] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/quot_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:121]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/dividend0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:107]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/divisor_tmp_reg[0] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:43]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].divisor_tmp_reg[1] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].divisor_tmp_reg[2] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].divisor_tmp_reg[3] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].divisor_tmp_reg[4] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[4].divisor_tmp_reg[5] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[5].divisor_tmp_reg[6] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[6].divisor_tmp_reg[7] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[7].divisor_tmp_reg[8] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[8].divisor_tmp_reg[9] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[9].divisor_tmp_reg[10] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[10].divisor_tmp_reg[11] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[11].divisor_tmp_reg[12] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[12].divisor_tmp_reg[13] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[13].divisor_tmp_reg[14] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[14].divisor_tmp_reg[15] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/remd_tmp_reg[0] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:36]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[15].remd_tmp_reg[16] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/remd_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:122]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/divisor0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:108]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_0303_0_in_reg_2761_reg' and it is trimmed from '32' to '16' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot.v:1095]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_4_reg_6611_reg' and it is trimmed from '8' to '7' bits. [/tmp/direct_wires/workspace/F002_hls_rendering/zculling_bot_prj/zculling_bot/syn/verilog/zculling_bot.v:1176]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_3_fu_2834_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_2828_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5546] ROM "tmp_3_fu_2834_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_2828_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/remd_tmp_reg[0][15:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][15:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:36]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/divisor0_reg[7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/divisor0_reg[7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:108]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/divisor_tmp_reg[0][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/divisor_tmp_reg[0][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:43]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].divisor_tmp_reg[1][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].divisor_tmp_reg[1][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/dividend0_reg[15:0]' into 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/dividend0_reg[15:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:107]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].divisor_tmp_reg[2][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].divisor_tmp_reg[2][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/dividend_tmp_reg[0][15:0]' into 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/dividend_tmp_reg[0][15:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:35]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].divisor_tmp_reg[3][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].divisor_tmp_reg[3][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].divisor_tmp_reg[4][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].divisor_tmp_reg[4][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[4].divisor_tmp_reg[5][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[4].divisor_tmp_reg[5][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[5].divisor_tmp_reg[6][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[5].divisor_tmp_reg[6][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[6].divisor_tmp_reg[7][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[6].divisor_tmp_reg[7][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[7].divisor_tmp_reg[8][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[7].divisor_tmp_reg[8][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[8].divisor_tmp_reg[9][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[8].divisor_tmp_reg[9][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].remd_tmp_reg[1][14:0]' into 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][14:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[9].divisor_tmp_reg[10][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[9].divisor_tmp_reg[10][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[10].divisor_tmp_reg[11][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[10].divisor_tmp_reg[11][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[11].divisor_tmp_reg[12][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[11].divisor_tmp_reg[12][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[12].divisor_tmp_reg[13][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[12].divisor_tmp_reg[13][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[13].divisor_tmp_reg[14][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[13].divisor_tmp_reg[14][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
INFO: [Synth 8-4471] merging register 'rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[14].divisor_tmp_reg[15][7:0]' into 'rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[14].divisor_tmp_reg[15][7:0]' [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/dividend_tmp_reg[0] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:35]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].remd_tmp_reg[1] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[15].dividend_tmp_reg[16] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:53]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/quot_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:121]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/dividend0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_fYi.v:107]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/divisor_tmp_reg[0] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:43]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].divisor_tmp_reg[1] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].divisor_tmp_reg[2] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].divisor_tmp_reg[3] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].divisor_tmp_reg[4] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[4].divisor_tmp_reg[5] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[5].divisor_tmp_reg[6] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[6].divisor_tmp_reg[7] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[7].divisor_tmp_reg[8] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[8].divisor_tmp_reg[9] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[9].divisor_tmp_reg[10] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[10].divisor_tmp_reg[11] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[11].divisor_tmp_reg[12] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[12].divisor_tmp_reg[13] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[13].divisor_tmp_reg[14] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[14].divisor_tmp_reg[15] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:54]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/remd_tmp_reg[0] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:36]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[15].remd_tmp_reg[16] was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:53]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/remd_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:122]
WARNING: [Synth 8-6014] Unused sequential element rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/divisor0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_rendering/rasterization2_m_prj/rasterization2_m/syn/verilog/rasterization2_m_g8j.v:108]
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2306.379 ; gain = 1103.305 ; free physical = 98640 ; free virtual = 135789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      7 Bit       Adders := 6     
	   3 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 39    
+---RAMs : 
	             256K Bit         RAMs := 1     
	               4K Bit         RAMs := 2     
	               3K Bit         RAMs := 3     
+---Muxes : 
	   3 Input    135 Bit        Muxes := 1     
	 136 Input    135 Bit        Muxes := 1     
	   2 Input    134 Bit        Muxes := 1     
	   3 Input    133 Bit        Muxes := 1     
	   2 Input    132 Bit        Muxes := 1     
	   3 Input    130 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module zculling_top_z_bubkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module zculling_top_pixecud_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module zculling_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input    135 Bit        Muxes := 1     
	 136 Input    135 Bit        Muxes := 1     
	   2 Input    134 Bit        Muxes := 1     
	   3 Input    133 Bit        Muxes := 1     
	   2 Input    132 Bit        Muxes := 1     
	   3 Input    130 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_2_fu_2828_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_2834_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2308.375 ; gain = 1105.305 ; free physical = 98629 ; free virtual = 135784
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      7 Bit       Adders := 6     
	   3 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 39    
+---RAMs : 
	             256K Bit         RAMs := 1     
	               4K Bit         RAMs := 2     
	               3K Bit         RAMs := 3     
+---Muxes : 
	   3 Input    135 Bit        Muxes := 1     
	 136 Input    135 Bit        Muxes := 1     
	   2 Input    134 Bit        Muxes := 1     
	   3 Input    133 Bit        Muxes := 1     
	   2 Input    132 Bit        Muxes := 1     
	   3 Input    130 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module RelayStation__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module zculling_bot_z_bubkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module zculling_bot_pixecud_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module zculling_bot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input    135 Bit        Muxes := 1     
	 136 Input    135 Bit        Muxes := 1     
	   2 Input    134 Bit        Muxes := 1     
	   3 Input    133 Bit        Muxes := 1     
	   2 Input    132 Bit        Muxes := 1     
	   3 Input    130 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][1]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][1]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][2]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][3]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][4]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][5]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][6]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][7]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][8]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][9]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][10]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][11]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][12]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][13]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][14]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][15]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][2]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][2]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][3]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][4]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][5]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][6]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][7]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][8]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][9]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][10]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][11]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][12]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][13]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][14]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][15]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][2]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][3]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][4]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][5]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][6]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][7]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][8]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][9]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][10]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][11]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][12]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][13]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][14]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][15]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][3]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][3]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][4]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][5]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][6]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][7]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][8]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][9]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][10]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][11]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][12]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][13]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][14]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][15]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][3]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][4]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][5]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][6]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][7]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][8]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][9]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][9]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][10]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][10]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][11]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][12]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][13]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][14]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][15]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][4]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][4]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][5]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][6]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][7]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][8]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][9]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][9]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][10]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][10]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][11]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][12]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][13]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][14]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][15]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][4]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][5]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][6]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][7]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][8]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][9]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][9]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][10]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][11]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][12]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][12]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][13]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][13]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][14]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][14]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][15]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[4].dividend_tmp_reg[5][5]' (FD) to 'rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[4].dividend_tmp_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][5]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][6]' (FD) to 'rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_2_fu_2828_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_2834_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][14] )
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM zculling_top_z_bubkb_ram_U/ram_reg
INFO: [Synth 8-3971] The signal zculling_top_z_bubkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].remd_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].remd_tmp_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].remd_tmp_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].remd_tmp_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].remd_tmp_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].remd_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].remd_tmp_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].remd_tmp_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].remd_tmp_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].remd_tmp_reg[2][14] )
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/tmp_4_reg_6621_reg[0]' (FD) to 'zculling_top_inst/tmp_4_reg_6621_reg[1]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/z_buffer_V_addr_1_reg_6921_reg[0]' (FDE) to 'zculling_top_inst/fragment_x_V_reg_6900_reg[0]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/z_buffer_V_addr_1_reg_6921_reg[1]' (FDE) to 'zculling_top_inst/fragment_x_V_reg_6900_reg[1]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/z_buffer_V_addr_1_reg_6921_reg[2]' (FDE) to 'zculling_top_inst/fragment_x_V_reg_6900_reg[2]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/z_buffer_V_addr_1_reg_6921_reg[3]' (FDE) to 'zculling_top_inst/fragment_x_V_reg_6900_reg[3]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/z_buffer_V_addr_1_reg_6921_reg[4]' (FDE) to 'zculling_top_inst/fragment_x_V_reg_6900_reg[4]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/z_buffer_V_addr_1_reg_6921_reg[5]' (FDE) to 'zculling_top_inst/fragment_x_V_reg_6900_reg[5]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/z_buffer_V_addr_1_reg_6921_reg[6]' (FDE) to 'zculling_top_inst/fragment_x_V_reg_6900_reg[6]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/z_buffer_V_addr_1_reg_6921_reg[7]' (FDE) to 'zculling_top_inst/fragment_x_V_reg_6900_reg[7]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/z_buffer_V_addr_1_reg_6921_reg[8]' (FDE) to 'zculling_top_inst/fragment_y_V_reg_6905_reg[0]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/z_buffer_V_addr_1_reg_6921_reg[9]' (FDE) to 'zculling_top_inst/fragment_y_V_reg_6905_reg[1]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/z_buffer_V_addr_1_reg_6921_reg[10]' (FDE) to 'zculling_top_inst/fragment_y_V_reg_6905_reg[2]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/z_buffer_V_addr_1_reg_6921_reg[11]' (FDE) to 'zculling_top_inst/fragment_y_V_reg_6905_reg[3]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/tmp_4_reg_6621_reg[1]' (FD) to 'zculling_top_inst/tmp_4_reg_6621_reg[2]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/tmp_4_reg_6621_reg[2]' (FD) to 'zculling_top_inst/tmp_4_reg_6621_reg[3]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/tmp_4_reg_6621_reg[3]' (FD) to 'zculling_top_inst/tmp_4_reg_6621_reg[4]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/tmp_4_reg_6621_reg[4]' (FD) to 'zculling_top_inst/tmp_4_reg_6621_reg[5]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/tmp_4_reg_6621_reg[5]' (FD) to 'zculling_top_inst/tmp_4_reg_6621_reg[6]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/tmp_4_reg_6621_reg[6]' (FD) to 'zculling_top_inst/tmp_4_reg_6621_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zculling_top_inst/\tmp_4_reg_6621_reg[7] )
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/z_buffer_V_addr_1_reg_6921_reg[12]' (FDE) to 'zculling_top_inst/fragment_y_V_reg_6905_reg[4]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/z_buffer_V_addr_1_reg_6921_reg[13]' (FDE) to 'zculling_top_inst/fragment_y_V_reg_6905_reg[5]'
INFO: [Synth 8-3886] merging instance 'zculling_top_inst/z_buffer_V_addr_1_reg_6921_reg[14]' (FDE) to 'zculling_top_inst/fragment_y_V_reg_6905_reg[6]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2300.371 ; gain = 1097.305 ; free physical = 98607 ; free virtual = 135769
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|coloringFB_top_m_bkb_ram:        | ram_reg                          | 32 K x 8(WRITE_FIRST)  | W | R | 32 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 8      | 8               | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4480] The timing for the instance stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4480] The timing for the instance coloringFB_top_m_inst/frame_buffer_V_U/i_2_0/coloringFB_top_m_bkb_ram_U/ram_reg_bram_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance coloringFB_top_m_inst/frame_buffer_V_U/i_2_0/coloringFB_top_m_bkb_ram_U/ram_reg_bram_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM zculling_bot_z_bubkb_ram_U/ram_reg
INFO: [Synth 8-3971] The signal zculling_bot_z_bubkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].remd_tmp_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].remd_tmp_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].remd_tmp_reg[3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].remd_tmp_reg[3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].remd_tmp_reg[3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].remd_tmp_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].remd_tmp_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].remd_tmp_reg[3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].remd_tmp_reg[3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].remd_tmp_reg[3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].remd_tmp_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].remd_tmp_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].remd_tmp_reg[3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].remd_tmp_reg[3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].remd_tmp_reg[3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].remd_tmp_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].remd_tmp_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].remd_tmp_reg[3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].remd_tmp_reg[3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].remd_tmp_reg[3][14] )
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/tmp_4_reg_6611_reg[0]' (FD) to 'zculling_bot_inst/tmp_4_reg_6611_reg[1]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/z_buffer_V_addr_1_reg_6911_reg[0]' (FDE) to 'zculling_bot_inst/fragment_x_V_reg_6890_reg[0]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/z_buffer_V_addr_1_reg_6911_reg[1]' (FDE) to 'zculling_bot_inst/fragment_x_V_reg_6890_reg[1]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/z_buffer_V_addr_1_reg_6911_reg[2]' (FDE) to 'zculling_bot_inst/fragment_x_V_reg_6890_reg[2]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/z_buffer_V_addr_1_reg_6911_reg[3]' (FDE) to 'zculling_bot_inst/fragment_x_V_reg_6890_reg[3]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/z_buffer_V_addr_1_reg_6911_reg[4]' (FDE) to 'zculling_bot_inst/fragment_x_V_reg_6890_reg[4]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/z_buffer_V_addr_1_reg_6911_reg[5]' (FDE) to 'zculling_bot_inst/fragment_x_V_reg_6890_reg[5]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/z_buffer_V_addr_1_reg_6911_reg[6]' (FDE) to 'zculling_bot_inst/fragment_x_V_reg_6890_reg[6]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/z_buffer_V_addr_1_reg_6911_reg[7]' (FDE) to 'zculling_bot_inst/fragment_x_V_reg_6890_reg[7]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/z_buffer_V_addr_1_reg_6911_reg[8]' (FDE) to 'zculling_bot_inst/fragment_y_V_reg_6895_reg[0]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/z_buffer_V_addr_1_reg_6911_reg[9]' (FDE) to 'zculling_bot_inst/fragment_y_V_reg_6895_reg[1]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/z_buffer_V_addr_1_reg_6911_reg[10]' (FDE) to 'zculling_bot_inst/fragment_y_V_reg_6895_reg[2]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/z_buffer_V_addr_1_reg_6911_reg[11]' (FDE) to 'zculling_bot_inst/fragment_y_V_reg_6895_reg[3]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/tmp_4_reg_6611_reg[1]' (FD) to 'zculling_bot_inst/tmp_4_reg_6611_reg[2]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/tmp_4_reg_6611_reg[2]' (FD) to 'zculling_bot_inst/tmp_4_reg_6611_reg[3]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/tmp_4_reg_6611_reg[3]' (FD) to 'zculling_bot_inst/tmp_4_reg_6611_reg[4]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/tmp_4_reg_6611_reg[4]' (FD) to 'zculling_bot_inst/tmp_4_reg_6611_reg[5]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/tmp_4_reg_6611_reg[5]' (FD) to 'zculling_bot_inst/tmp_4_reg_6611_reg[6]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/tmp_4_reg_6611_reg[6]' (FD) to 'zculling_bot_inst/tmp_4_reg_6611_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zculling_bot_inst/\tmp_4_reg_6611_reg[7] )
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/z_buffer_V_addr_1_reg_6911_reg[12]' (FDE) to 'zculling_bot_inst/fragment_y_V_reg_6895_reg[4]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/z_buffer_V_addr_1_reg_6911_reg[13]' (FDE) to 'zculling_bot_inst/fragment_y_V_reg_6895_reg[5]'
INFO: [Synth 8-3886] merging instance 'zculling_bot_inst/z_buffer_V_addr_1_reg_6911_reg[14]' (FDE) to 'zculling_bot_inst/fragment_y_V_reg_6895_reg[6]'
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].remd_tmp_reg[4][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].remd_tmp_reg[4][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].remd_tmp_reg[4][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].remd_tmp_reg[4][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].remd_tmp_reg[4][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].remd_tmp_reg[4][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].remd_tmp_reg[4][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_odd_fu_46/\rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].remd_tmp_reg[4][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].remd_tmp_reg[4][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].remd_tmp_reg[4][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].remd_tmp_reg[4][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rasterization2_m_inst/grp_rasterization2_even_fu_64/\rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].remd_tmp_reg[4][14] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 2297.371 ; gain = 1094.305 ; free physical = 98605 ; free virtual = 135767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2276.785 ; gain = 1073.719 ; free physical = 98605 ; free virtual = 135767
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|coloringFB_bot_m_bkb_ram: | ram_reg                          | 32 K x 8(WRITE_FIRST)  | W | R | 32 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 8      | 8               | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance coloringFB_bot_m_inst/frame_buffer_V_U/i_2_0/coloringFB_bot_m_bkb_ram_U/ram_reg_bram_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance coloringFB_bot_m_inst/frame_buffer_V_U/i_2_0/coloringFB_bot_m_bkb_ram_U/ram_reg_bram_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][15]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][14]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][13]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][12]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][11]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][10]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][9]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][8]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][7]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][6]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][4]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][3]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][2]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][1]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/remd_tmp_reg[0][0]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][14]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][13]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][12]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][11]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][10]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][9]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].remd_tmp_reg[1][8]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][14]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][13]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][12]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][11]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][10]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[1].remd_tmp_reg[2][9]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].remd_tmp_reg[3][14]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].remd_tmp_reg[3][13]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].remd_tmp_reg[3][12]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].remd_tmp_reg[3][11]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[2].remd_tmp_reg[3][10]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].remd_tmp_reg[4][14]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].remd_tmp_reg[4][13]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].remd_tmp_reg[4][12]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[3].remd_tmp_reg[4][11]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[4].remd_tmp_reg[5][14]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[4].remd_tmp_reg[5][13]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[4].remd_tmp_reg[5][12]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[5].remd_tmp_reg[6][14]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[5].remd_tmp_reg[6][13]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[6].dividend_tmp_reg[7][6]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[6].dividend_tmp_reg[7][5]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[6].dividend_tmp_reg[7][4]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[6].dividend_tmp_reg[7][3]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[6].dividend_tmp_reg[7][2]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[6].dividend_tmp_reg[7][1]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[6].dividend_tmp_reg[7][0]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[6].remd_tmp_reg[7][14]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[7].dividend_tmp_reg[8][7]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[7].dividend_tmp_reg[8][6]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[7].dividend_tmp_reg[8][5]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[7].dividend_tmp_reg[8][4]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[7].dividend_tmp_reg[8][3]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[7].dividend_tmp_reg[8][2]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[7].dividend_tmp_reg[8][1]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[7].dividend_tmp_reg[8][0]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[8].dividend_tmp_reg[9][8]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[8].dividend_tmp_reg[9][7]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[8].dividend_tmp_reg[9][6]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[8].dividend_tmp_reg[9][5]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[8].dividend_tmp_reg[9][4]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[8].dividend_tmp_reg[9][3]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[8].dividend_tmp_reg[9][2]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[8].dividend_tmp_reg[9][1]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[8].dividend_tmp_reg[9][0]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[9].dividend_tmp_reg[10][9]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[9].dividend_tmp_reg[10][8]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[9].dividend_tmp_reg[10][7]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[9].dividend_tmp_reg[10][6]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[9].dividend_tmp_reg[10][5]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[9].dividend_tmp_reg[10][4]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[9].dividend_tmp_reg[10][3]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[9].dividend_tmp_reg[10][2]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[9].dividend_tmp_reg[10][1]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[9].dividend_tmp_reg[10][0]) is unused and will be removed from module rasterization2_odd.
WARNING: [Synth 8-3332] Sequential element (rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[10].dividend_tmp_reg[11][10]) is unused and will be removed from module rasterization2_odd.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 2306.379 ; gain = 1103.305 ; free physical = 98337 ; free virtual = 135500
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|zculling_top_z_bubkb_ram: | ram_reg                          | 32 K x 8(NO_CHANGE)    | W |   | 32 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 8      | 8               | 
|zculling_top_pixecud_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|zculling_top_pixecud_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|zculling_top_pixecud_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_top_inst/z_buffer_V_U/i_0/zculling_top_z_bubkb_ram_U/ram_reg_bram_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_top_inst/i_0/pixels_x_V_U/zculling_top_pixecud_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_top_inst/i_1/pixels_y_V_U/zculling_top_pixecud_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_top_inst/i_2/pixels_color_V_U/zculling_top_pixecud_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2308.375 ; gain = 1105.305 ; free physical = 98387 ; free virtual = 135549
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|zculling_bot_z_bubkb_ram: | ram_reg                          | 32 K x 8(NO_CHANGE)    | W |   | 32 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 8      | 8               | 
|zculling_bot_pixecud_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|zculling_bot_pixecud_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|zculling_bot_pixecud_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_bot_inst/z_buffer_V_U/i_0/zculling_bot_z_bubkb_ram_U/ram_reg_bram_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_bot_inst/i_0/pixels_x_V_U/zculling_bot_pixecud_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_bot_inst/i_1/pixels_y_V_U/zculling_bot_pixecud_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_bot_inst/i_2/pixels_color_V_U/zculling_bot_pixecud_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2283.773 ; gain = 1080.703 ; free physical = 98373 ; free virtual = 135535
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rasterization2_m_inst/grp_rasterization2_odd_fu_46/i_1/fragment_y_V_U/rasterization2_odbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rasterization2_m_inst/grp_rasterization2_even_fu_64/i_1/fragment_y_V_1_U/rasterization2_odbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:34 . Memory (MB): peak = 2525.461 ; gain = 1322.391 ; free physical = 95912 ; free virtual = 133075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:34 . Memory (MB): peak = 2526.461 ; gain = 1323.391 ; free physical = 95909 ; free virtual = 133071
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:34 . Memory (MB): peak = 2537.477 ; gain = 1334.406 ; free physical = 95900 ; free virtual = 133062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:35 . Memory (MB): peak = 2537.477 ; gain = 1334.406 ; free physical = 95877 ; free virtual = 133040
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:35 . Memory (MB): peak = 2537.477 ; gain = 1334.406 ; free physical = 95877 ; free virtual = 133039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:35 . Memory (MB): peak = 2537.477 ; gain = 1334.406 ; free physical = 95877 ; free virtual = 133039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:35 . Memory (MB): peak = 2537.477 ; gain = 1334.406 ; free physical = 95876 ; free virtual = 133039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:35 . Memory (MB): peak = 2537.477 ; gain = 1334.406 ; free physical = 95876 ; free virtual = 133039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:35 . Memory (MB): peak = 2537.477 ; gain = 1334.406 ; free physical = 95876 ; free virtual = 133038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |     6|
|5     |LUT5 |   256|
|6     |FDRE |   516|
+------+-----+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   784|
|2     |  RS_link1  |RelayStation   |   392|
|3     |  RS_link11 |RelayStation_0 |   392|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:35 . Memory (MB): peak = 2537.477 ; gain = 1334.406 ; free physical = 95876 ; free virtual = 133038
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 329 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 2537.477 ; gain = 401.320 ; free physical = 95908 ; free virtual = 133071
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:35 . Memory (MB): peak = 2537.484 ; gain = 1334.406 ; free physical = 95908 ; free virtual = 133071
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:36 . Memory (MB): peak = 2569.477 ; gain = 1380.070 ; free physical = 95794 ; free virtual = 132957
# write_checkpoint -force page_netlist.dcp
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_rendering/X1Y3/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:31:59 2021...
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:41 . Memory (MB): peak = 2555.051 ; gain = 1351.984 ; free physical = 97138 ; free virtual = 134299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:41 . Memory (MB): peak = 2556.051 ; gain = 1352.984 ; free physical = 97131 ; free virtual = 134291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|coloringFB_top_m_bkb_ram:        | ram_reg                          | 32 K x 8(WRITE_FIRST)  | W | R | 32 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 8      | 8               | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link8/state_reg' (FDR) to 'stream_in_link8/val_out_reg'
INFO: [Synth 8-3886] merging instance 'stream_in_link10/state_reg' (FDR) to 'stream_in_link10/val_out_reg'
INFO: [Synth 8-4480] The timing for the instance stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance coloringFB_top_m_inst/frame_buffer_V_U/coloringFB_top_m_bkb_ram_U/ram_reg_bram_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance coloringFB_top_m_inst/frame_buffer_V_U/coloringFB_top_m_bkb_ram_U/ram_reg_bram_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:42 . Memory (MB): peak = 2582.082 ; gain = 1379.016 ; free physical = 97112 ; free virtual = 134272
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:42 . Memory (MB): peak = 2582.082 ; gain = 1379.016 ; free physical = 97095 ; free virtual = 134256
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:42 . Memory (MB): peak = 2582.082 ; gain = 1379.016 ; free physical = 97092 ; free virtual = 134253
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:42 . Memory (MB): peak = 2582.082 ; gain = 1379.016 ; free physical = 97088 ; free virtual = 134248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:42 . Memory (MB): peak = 2582.082 ; gain = 1379.016 ; free physical = 97088 ; free virtual = 134248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:42 . Memory (MB): peak = 2582.082 ; gain = 1379.016 ; free physical = 97087 ; free virtual = 134248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:42 . Memory (MB): peak = 2582.082 ; gain = 1379.016 ; free physical = 97087 ; free virtual = 134247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |    10|
|2     |LUT1       |    16|
|3     |LUT2       |    88|
|4     |LUT3       |   218|
|5     |LUT4       |   257|
|6     |LUT5       |    94|
|7     |LUT6       |   215|
|8     |RAMB18E2   |     1|
|9     |RAMB36E2   |     2|
|10    |RAMB36E2_1 |     1|
|11    |RAMB36E2_2 |     6|
|12    |RAMB36E2_3 |     1|
|13    |FDRE       |   650|
|14    |FDSE       |    15|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  1574|
|2     |  coloringFB_top_m_inst                   |coloringFB_top_m                   |  1076|
|3     |    frame_buffer_V_U                      |coloringFB_top_m_bkb               |   309|
|4     |      coloringFB_top_m_bkb_ram_U          |coloringFB_top_m_bkb_ram           |   309|
|5     |  stream_in_link10                        |stream_shell__parameterized0       |   297|
|6     |    xpm_fifo_sync_inst                    |xpm_fifo_sync__parameterized0      |   168|
|7     |      xpm_fifo_base_inst                  |xpm_fifo_base__parameterized0      |   167|
|8     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__parameterized0    |     3|
|9     |        rdp_inst                          |xpm_counter_updn_2                 |    32|
|10    |        rdpp1_inst                        |xpm_counter_updn__parameterized0_3 |    15|
|11    |        rst_d1_inst                       |xpm_fifo_reg_bit_4                 |     6|
|12    |        wrp_inst                          |xpm_counter_updn_5                 |    32|
|13    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_6 |    23|
|14    |        xpm_fifo_rst_inst                 |xpm_fifo_rst_7                     |    13|
|15    |  stream_in_link8                         |stream_shell                       |   201|
|16    |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   188|
|17    |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|18    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|19    |        rdp_inst                          |xpm_counter_updn                   |    32|
|20    |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|21    |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|22    |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|23    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|24    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:42 . Memory (MB): peak = 2582.082 ; gain = 1379.016 ; free physical = 97086 ; free virtual = 134247
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 842 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:14 . Memory (MB): peak = 2582.082 ; gain = 458.336 ; free physical = 97116 ; free virtual = 134276
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:42 . Memory (MB): peak = 2582.090 ; gain = 1379.016 ; free physical = 97118 ; free virtual = 134279
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:43 . Memory (MB): peak = 2558.051 ; gain = 1354.984 ; free physical = 97009 ; free virtual = 134169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:43 . Memory (MB): peak = 2558.051 ; gain = 1354.984 ; free physical = 96996 ; free virtual = 134157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|coloringFB_bot_m_bkb_ram: | ram_reg                          | 32 K x 8(WRITE_FIRST)  | W | R | 32 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 8      | 8               | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link9/val_out_reg' (FDR) to 'stream_in_link9/state_reg'
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Synth 8-4480] The timing for the instance stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance coloringFB_bot_m_inst/frame_buffer_V_U/coloringFB_bot_m_bkb_ram_U/ram_reg_bram_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance coloringFB_bot_m_inst/frame_buffer_V_U/coloringFB_bot_m_bkb_ram_U/ram_reg_bram_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:44 . Memory (MB): peak = 2578.082 ; gain = 1375.016 ; free physical = 96960 ; free virtual = 134121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 322 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:44 . Memory (MB): peak = 2589.082 ; gain = 1399.680 ; free physical = 96958 ; free virtual = 134119
# write_checkpoint -force page_netlist.dcp
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:44 . Memory (MB): peak = 2578.082 ; gain = 1375.016 ; free physical = 96954 ; free virtual = 134114
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:44 . Memory (MB): peak = 2578.082 ; gain = 1375.016 ; free physical = 96954 ; free virtual = 134114
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:44 . Memory (MB): peak = 2578.082 ; gain = 1375.016 ; free physical = 96953 ; free virtual = 134113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:44 . Memory (MB): peak = 2578.082 ; gain = 1375.016 ; free physical = 96953 ; free virtual = 134113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:44 . Memory (MB): peak = 2578.082 ; gain = 1375.016 ; free physical = 96949 ; free virtual = 134110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:44 . Memory (MB): peak = 2578.082 ; gain = 1375.016 ; free physical = 96949 ; free virtual = 134109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |     7|
|2     |LUT1       |    11|
|3     |LUT2       |    55|
|4     |LUT3       |    74|
|5     |LUT4       |    94|
|6     |LUT5       |   234|
|7     |LUT6       |   214|
|8     |RAMB18E2   |     1|
|9     |RAMB36E2   |     1|
|10    |RAMB36E2_1 |     6|
|11    |RAMB36E2_2 |     1|
|12    |FDRE       |   705|
|13    |FDSE       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  1411|
|2     |  RS_link11                               |RelayStation                       |   392|
|3     |  coloringFB_bot_m_inst                   |coloringFB_bot_m                   |   829|
|4     |    frame_buffer_V_U                      |coloringFB_bot_m_bkb               |   336|
|5     |      coloringFB_bot_m_bkb_ram_U          |coloringFB_bot_m_bkb_ram           |   336|
|6     |  stream_in_link9                         |stream_shell                       |   190|
|7     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   183|
|8     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|9     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|10    |        rdp_inst                          |xpm_counter_updn                   |    32|
|11    |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|12    |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|13    |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|14    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|15    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:44 . Memory (MB): peak = 2578.082 ; gain = 1375.016 ; free physical = 96949 ; free virtual = 134109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 490 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 2578.082 ; gain = 455.336 ; free physical = 96981 ; free virtual = 134142
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:45 . Memory (MB): peak = 2578.090 ; gain = 1375.016 ; free physical = 96983 ; free virtual = 134143
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2541.465 ; gain = 1338.398 ; free physical = 96858 ; free virtual = 134018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2543.465 ; gain = 1340.398 ; free physical = 96818 ; free virtual = 133979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link1/state_reg' (FDR) to 'stream_in_link1/val_out_reg'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 287 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:47 . Memory (MB): peak = 2587.082 ; gain = 1397.680 ; free physical = 96768 ; free virtual = 133929
# write_checkpoint -force page_netlist.dcp
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:47 . Memory (MB): peak = 2592.996 ; gain = 1389.930 ; free physical = 96752 ; free virtual = 133913
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_rendering/X2Y5/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 2592.996 ; gain = 1389.930 ; free physical = 96694 ; free virtual = 133856
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 2592.996 ; gain = 1389.930 ; free physical = 96694 ; free virtual = 133855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 2592.996 ; gain = 1389.930 ; free physical = 96683 ; free virtual = 133844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 2592.996 ; gain = 1389.930 ; free physical = 96683 ; free virtual = 133844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 2592.996 ; gain = 1389.930 ; free physical = 96678 ; free virtual = 133839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 2592.996 ; gain = 1389.930 ; free physical = 96677 ; free virtual = 133839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |   109|
|2     |LUT1     |     6|
|3     |LUT2     |   234|
|4     |LUT3     |   283|
|5     |LUT4     |   376|
|6     |LUT5     |   369|
|7     |LUT6     |   653|
|8     |RAMB36E2 |     2|
|9     |FDRE     |   756|
|10    |FDSE     |    10|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  2798|
|2     |  RS_link11                               |RelayStation                       |   392|
|3     |  data_redir_m_inst                       |data_redir_m                       |  2011|
|4     |    grp_rasterization1_even_s_fu_95       |rasterization1_even_s              |   897|
|5     |      data_redir_m_am_sbkb_U20            |data_redir_m_am_sbkb_4             |   139|
|6     |        data_redir_m_am_sbkb_DSP48_0_U    |data_redir_m_am_sbkb_DSP48_0_9     |   139|
|7     |      data_redir_m_am_sbkb_U21            |data_redir_m_am_sbkb_5             |   139|
|8     |        data_redir_m_am_sbkb_DSP48_0_U    |data_redir_m_am_sbkb_DSP48_0_8     |   139|
|9     |      data_redir_m_am_scud_U22            |data_redir_m_am_scud_6             |   173|
|10    |        data_redir_m_am_scud_DSP48_1_U    |data_redir_m_am_scud_DSP48_1_7     |   173|
|11    |    grp_rasterization1_odd_m_fu_70        |rasterization1_odd_m               |   895|
|12    |      data_redir_m_am_sbkb_U4             |data_redir_m_am_sbkb               |   139|
|13    |        data_redir_m_am_sbkb_DSP48_0_U    |data_redir_m_am_sbkb_DSP48_0_3     |   139|
|14    |      data_redir_m_am_sbkb_U5             |data_redir_m_am_sbkb_2             |   139|
|15    |        data_redir_m_am_sbkb_DSP48_0_U    |data_redir_m_am_sbkb_DSP48_0       |   139|
|16    |      data_redir_m_am_scud_U6             |data_redir_m_am_scud               |   173|
|17    |        data_redir_m_am_scud_DSP48_1_U    |data_redir_m_am_scud_DSP48_1       |   173|
|18    |  stream_in_link1                         |stream_shell                       |   395|
|19    |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   327|
|20    |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|21    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|22    |        rdp_inst                          |xpm_counter_updn                   |    32|
|23    |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|24    |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|25    |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|26    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|27    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 2592.996 ; gain = 1389.930 ; free physical = 96677 ; free virtual = 133839
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1281 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:18 . Memory (MB): peak = 2592.996 ; gain = 451.836 ; free physical = 96708 ; free virtual = 133869
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 2593.004 ; gain = 1389.930 ; free physical = 96715 ; free virtual = 133876
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:32:07 2021...
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_rendering/X3Y5/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:32:09 2021...
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 329 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:50 . Memory (MB): peak = 2593.004 ; gain = 1403.602 ; free physical = 98448 ; free virtual = 135593
# write_checkpoint -force page_netlist.dcp
/tmp/direct_wires/workspace/F003_syn_rendering
cd workspace/F004_pr_rendering && ./main.sh
/tmp/direct_wires/workspace/F004_pr_rendering
/tmp/direct_wires/workspace/F004_pr_rendering
/tmp/direct_wires/workspace/F004_pr_rendering
/tmp/direct_wires/workspace/F004_pr_rendering
/tmp/direct_wires/workspace/F004_pr_rendering
/tmp/direct_wires/workspace/F004_pr_rendering
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:51 . Memory (MB): peak = 2557.059 ; gain = 1353.984 ; free physical = 99911 ; free virtual = 137057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:51 . Memory (MB): peak = 2558.059 ; gain = 1354.984 ; free physical = 99878 ; free virtual = 137023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|zculling_top_z_bubkb_ram: | ram_reg                          | 32 K x 8(NO_CHANGE)    | W |   | 32 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 8      | 8               | 
|zculling_top_pixecud_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|zculling_top_pixecud_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|zculling_top_pixecud_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link4/state_reg' (FDR) to 'stream_in_link4/val_out_reg'
INFO: [Synth 8-3886] merging instance 'stream_in_link6/val_out_reg' (FDR) to 'stream_in_link6/state_reg'
INFO: [Synth 8-4480] The timing for the instance stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_top_inst/z_buffer_V_U/zculling_top_z_bubkb_ram_U/ram_reg_bram_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_top_inst/pixels_x_V_U/zculling_top_pixecud_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_top_inst/pixels_y_V_U/zculling_top_pixecud_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_top_inst/pixels_color_V_U/zculling_top_pixecud_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:51 . Memory (MB): peak = 2584.090 ; gain = 1381.016 ; free physical = 99837 ; free virtual = 136983
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:52 . Memory (MB): peak = 2584.090 ; gain = 1381.016 ; free physical = 99681 ; free virtual = 136827
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:52 . Memory (MB): peak = 2584.090 ; gain = 1381.016 ; free physical = 99679 ; free virtual = 136825
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:52 . Memory (MB): peak = 2584.090 ; gain = 1381.016 ; free physical = 99670 ; free virtual = 136816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:52 . Memory (MB): peak = 2584.090 ; gain = 1381.016 ; free physical = 99669 ; free virtual = 136815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:52 . Memory (MB): peak = 2584.090 ; gain = 1381.016 ; free physical = 99667 ; free virtual = 136812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:52 . Memory (MB): peak = 2584.090 ; gain = 1381.016 ; free physical = 99666 ; free virtual = 136812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |    13|
|2     |LUT1       |    14|
|3     |LUT2       |    86|
|4     |LUT3       |    87|
|5     |LUT4       |   129|
|6     |LUT5       |   186|
|7     |LUT6       |   231|
|8     |RAMB18E2   |     2|
|9     |RAMB18E2_1 |     3|
|10    |RAMB36E2   |     1|
|11    |RAMB36E2_1 |     6|
|12    |RAMB36E2_2 |     1|
|13    |FDRE       |   464|
|14    |FDSE       |    15|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------+------------------------------------+------+
|      |Instance                                  |Module                              |Cells |
+------+------------------------------------------+------------------------------------+------+
|1     |top                                       |                                    |  1238|
|2     |  stream_in_link4                         |stream_shell__xdcDup__1             |   202|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync__xdcDup__1            |   169|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base__2                    |   166|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__2                  |     2|
|6     |        rdp_inst                          |xpm_counter_updn_6                  |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0_7  |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit_8                  |     6|
|9     |        wrp_inst                          |xpm_counter_updn_9                  |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_10 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst_11                     |    13|
|12    |  stream_in_link6                         |stream_shell                        |   219|
|13    |    xpm_fifo_sync_inst                    |xpm_fifo_sync                       |   218|
|14    |      xpm_fifo_base_inst                  |xpm_fifo_base                       |   166|
|15    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                     |     2|
|16    |        rdp_inst                          |xpm_counter_updn                    |    32|
|17    |        rdpp1_inst                        |xpm_counter_updn__parameterized0    |    15|
|18    |        rst_d1_inst                       |xpm_fifo_reg_bit                    |     6|
|19    |        wrp_inst                          |xpm_counter_updn_4                  |    32|
|20    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_5  |    23|
|21    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                        |    13|
|22    |  zculling_top_inst                       |zculling_top                        |   817|
|23    |    pixels_color_V_U                      |zculling_top_pixecud                |    18|
|24    |      zculling_top_pixecud_ram_U          |zculling_top_pixecud_ram_3          |    18|
|25    |    pixels_x_V_U                          |zculling_top_pixecud_0              |    11|
|26    |      zculling_top_pixecud_ram_U          |zculling_top_pixecud_ram_2          |    11|
|27    |    pixels_y_V_U                          |zculling_top_pixecud_1              |     9|
|28    |      zculling_top_pixecud_ram_U          |zculling_top_pixecud_ram            |     9|
|29    |    z_buffer_V_U                          |zculling_top_z_bubkb                |   310|
|30    |      zculling_top_z_bubkb_ram_U          |zculling_top_z_bubkb_ram            |   310|
+------+------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:52 . Memory (MB): peak = 2584.090 ; gain = 1381.016 ; free physical = 99665 ; free virtual = 136810
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1076 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:22 . Memory (MB): peak = 2584.090 ; gain = 459.336 ; free physical = 99682 ; free virtual = 136828
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:52 . Memory (MB): peak = 2584.098 ; gain = 1381.016 ; free physical = 99688 ; free virtual = 136834
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:52 . Memory (MB): peak = 2547.453 ; gain = 1344.383 ; free physical = 99674 ; free virtual = 136819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Timing 38-35] Done setting XDC timing constraints.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:53 . Memory (MB): peak = 2550.453 ; gain = 1347.383 ; free physical = 99558 ; free virtual = 136703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|rasterization2_odbkb_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:53 . Memory (MB): peak = 2558.055 ; gain = 1354.984 ; free physical = 99563 ; free virtual = 136708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:53 . Memory (MB): peak = 2559.055 ; gain = 1355.984 ; free physical = 99523 ; free virtual = 136672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|zculling_bot_z_bubkb_ram: | ram_reg                          | 32 K x 8(NO_CHANGE)    | W |   | 32 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 8      | 8               | 
|zculling_bot_pixecud_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|zculling_bot_pixecud_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|zculling_bot_pixecud_ram: | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Synth 8-3886] merging instance 'stream_in_link5/state_reg' (FDR) to 'stream_in_link5/val_out_reg'
INFO: [Synth 8-3886] merging instance 'stream_in_link7/val_out_reg' (FDR) to 'stream_in_link7/state_reg'
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_rendering/X2Y3/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Synth 8-4480] The timing for the instance stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_bot_inst/z_buffer_V_U/zculling_bot_z_bubkb_ram_U/ram_reg_bram_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_bot_inst/pixels_x_V_U/zculling_bot_pixecud_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_bot_inst/pixels_y_V_U/zculling_bot_pixecud_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance zculling_bot_inst/pixels_color_V_U/zculling_bot_pixecud_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:54 . Memory (MB): peak = 2579.094 ; gain = 1376.023 ; free physical = 99479 ; free virtual = 136625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:32:14 2021...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 284 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:54 . Memory (MB): peak = 2587.090 ; gain = 1397.680 ; free physical = 99522 ; free virtual = 136665
# write_checkpoint -force page_netlist.dcp
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:54 . Memory (MB): peak = 2579.094 ; gain = 1376.023 ; free physical = 99635 ; free virtual = 136777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:54 . Memory (MB): peak = 2579.094 ; gain = 1376.023 ; free physical = 99648 ; free virtual = 136790
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:54 . Memory (MB): peak = 2579.094 ; gain = 1376.023 ; free physical = 99698 ; free virtual = 136840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:54 . Memory (MB): peak = 2579.094 ; gain = 1376.023 ; free physical = 99704 ; free virtual = 136847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:55 . Memory (MB): peak = 2579.094 ; gain = 1376.023 ; free physical = 99732 ; free virtual = 136875
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:55 . Memory (MB): peak = 2579.094 ; gain = 1376.023 ; free physical = 99739 ; free virtual = 136882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |    13|
|2     |LUT1       |    17|
|3     |LUT2       |    89|
|4     |LUT3       |    90|
|5     |LUT4       |   138|
|6     |LUT5       |   378|
|7     |LUT6       |   231|
|8     |RAMB18E2   |     2|
|9     |RAMB18E2_1 |     3|
|10    |RAMB36E2   |     1|
|11    |RAMB36E2_1 |     6|
|12    |RAMB36E2_2 |     1|
|13    |FDRE       |   854|
|14    |FDSE       |    15|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------+------------------------------------+------+
|      |Instance                                  |Module                              |Cells |
+------+------------------------------------------+------------------------------------+------+
|1     |top                                       |                                    |  1838|
|2     |  RS_link11                               |RelayStation__parameterized0        |   392|
|3     |  RS_link4                                |RelayStation                        |   104|
|4     |  RS_link6                                |RelayStation_0                      |   104|
|5     |  stream_in_link5                         |stream_shell__xdcDup__1             |   202|
|6     |    xpm_fifo_sync_inst                    |xpm_fifo_sync__xdcDup__1            |   169|
|7     |      xpm_fifo_base_inst                  |xpm_fifo_base__2                    |   166|
|8     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__2                  |     2|
|9     |        rdp_inst                          |xpm_counter_updn_7                  |    32|
|10    |        rdpp1_inst                        |xpm_counter_updn__parameterized0_8  |    15|
|11    |        rst_d1_inst                       |xpm_fifo_reg_bit_9                  |     6|
|12    |        wrp_inst                          |xpm_counter_updn_10                 |    32|
|13    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_11 |    23|
|14    |        xpm_fifo_rst_inst                 |xpm_fifo_rst_12                     |    13|
|15    |  stream_in_link7                         |stream_shell                        |   219|
|16    |    xpm_fifo_sync_inst                    |xpm_fifo_sync                       |   218|
|17    |      xpm_fifo_base_inst                  |xpm_fifo_base                       |   166|
|18    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                     |     2|
|19    |        rdp_inst                          |xpm_counter_updn                    |    32|
|20    |        rdpp1_inst                        |xpm_counter_updn__parameterized0    |    15|
|21    |        rst_d1_inst                       |xpm_fifo_reg_bit                    |     6|
|22    |        wrp_inst                          |xpm_counter_updn_5                  |    32|
|23    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_6  |    23|
|24    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                        |    13|
|25    |  zculling_bot_inst                       |zculling_bot                        |   817|
|26    |    pixels_color_V_U                      |zculling_bot_pixecud                |    18|
|27    |      zculling_bot_pixecud_ram_U          |zculling_bot_pixecud_ram_4          |    18|
|28    |    pixels_x_V_U                          |zculling_bot_pixecud_1              |    11|
|29    |      zculling_bot_pixecud_ram_U          |zculling_bot_pixecud_ram_3          |    11|
|30    |    pixels_y_V_U                          |zculling_bot_pixecud_2              |     9|
|31    |      zculling_bot_pixecud_ram_U          |zculling_bot_pixecud_ram            |     9|
|32    |    z_buffer_V_U                          |zculling_bot_z_bubkb                |   310|
|33    |      zculling_bot_z_bubkb_ram_U          |zculling_bot_z_bubkb_ram            |   310|
+------+------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:55 . Memory (MB): peak = 2579.094 ; gain = 1376.023 ; free physical = 99743 ; free virtual = 136885
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 726 warnings.
INFO: [Synth 8-4480] The timing for the instance rasterization2_m_inst/grp_rasterization2_odd_fu_46/fragment_y_V_U/rasterization2_odbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rasterization2_m_inst/grp_rasterization2_even_fu_64/fragment_y_V_1_U/rasterization2_odbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:55 . Memory (MB): peak = 2589.750 ; gain = 1386.680 ; free physical = 99837 ; free virtual = 136980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:24 . Memory (MB): peak = 2579.094 ; gain = 454.344 ; free physical = 99855 ; free virtual = 136998
---------------------------------------------------------------------------------
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:55 . Memory (MB): peak = 2579.102 ; gain = 1376.023 ; free physical = 99862 ; free virtual = 137004
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:56 . Memory (MB): peak = 2589.750 ; gain = 1386.680 ; free physical = 101199 ; free virtual = 138341
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:56 . Memory (MB): peak = 2589.750 ; gain = 1386.680 ; free physical = 101198 ; free virtual = 138341
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:56 . Memory (MB): peak = 2589.750 ; gain = 1386.680 ; free physical = 100732 ; free virtual = 137874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:56 . Memory (MB): peak = 2589.750 ; gain = 1386.680 ; free physical = 100855 ; free virtual = 137998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:56 . Memory (MB): peak = 2589.750 ; gain = 1386.680 ; free physical = 100641 ; free virtual = 137784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:56 . Memory (MB): peak = 2589.750 ; gain = 1386.680 ; free physical = 100488 ; free virtual = 137631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/quot_reg[7]                                                      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/quot_reg[6]                                                      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/quot_reg[5]                                                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/quot_reg[4]                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/quot_reg[3]                                                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/quot_reg[2]                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/quot_reg[1]                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][15]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][15]     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][15]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][15]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[4].dividend_tmp_reg[5][15]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[5].dividend_tmp_reg[6][15]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[6].dividend_tmp_reg[7][15]     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[7].dividend_tmp_reg[8][15]     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[8].dividend_tmp_reg[9][15]     | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[9].dividend_tmp_reg[10][15]    | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[10].dividend_tmp_reg[11][15]   | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[11].dividend_tmp_reg[12][15]   | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[12].dividend_tmp_reg[13][15]   | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_g8j_U2/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[13].dividend_tmp_reg[14][15]   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/rasterization2_m_fYi_U1/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[14].dividend_tmp_reg[15][15]   | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/quot_reg[7]                                                    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/quot_reg[6]                                                    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/quot_reg[5]                                                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/quot_reg[4]                                                    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/quot_reg[3]                                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/quot_reg[2]                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/quot_reg[1]                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[0].dividend_tmp_reg[1][15]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[1].dividend_tmp_reg[2][15]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[2].dividend_tmp_reg[3][15]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[3].dividend_tmp_reg[4][15]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[4].dividend_tmp_reg[5][15]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[5].dividend_tmp_reg[6][15]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[6].dividend_tmp_reg[7][15]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[7].dividend_tmp_reg[8][15]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[8].dividend_tmp_reg[9][15]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[9].dividend_tmp_reg[10][15]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[10].dividend_tmp_reg[11][15] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[11].dividend_tmp_reg[12][15] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[12].dividend_tmp_reg[13][15] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_g8j_U18/rasterization2_m_g8j_div_U/rasterization2_m_g8j_div_u_0/loop[13].dividend_tmp_reg[14][15] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/rasterization2_m_fYi_U17/rasterization2_m_fYi_div_U/rasterization2_m_fYi_div_u_0/loop[14].dividend_tmp_reg[15][15] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_odd_fu_46/ap_enable_reg_pp0_iter20_reg                                                                                        | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|pe_empty1110 | rasterization2_m_inst/grp_rasterization2_even_fu_64/ap_enable_reg_pp0_iter20_reg                                                                                       | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |   364|
|2     |LUT1       |   511|
|3     |LUT2       |  1183|
|4     |LUT3       |  1045|
|5     |LUT4       |   311|
|6     |LUT5       |   436|
|7     |LUT6       |   801|
|8     |RAMB18E2   |     2|
|9     |RAMB18E2_1 |     2|
|10    |RAMB18E2_2 |     6|
|11    |SRL16E     |    44|
|12    |SRLC32E    |     2|
|13    |FDRE       |  2361|
|14    |FDSE       |    17|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  7085|
|2     |  RS_link11                               |RelayStation                       |   392|
|3     |  rasterization2_m_inst                   |rasterization2_m                   |  6283|
|4     |    grp_rasterization2_even_fu_64         |rasterization2_even                |  3132|
|5     |      fragment_color_V_1_U                |rasterization2_odbkb_22            |    29|
|6     |        rasterization2_odbkb_ram_U        |rasterization2_odbkb_ram_47        |    29|
|7     |      fragment_x_V_U                      |rasterization2_odbkb_23            |    17|
|8     |        rasterization2_odbkb_ram_U        |rasterization2_odbkb_ram_46        |    17|
|9     |      fragment_y_V_1_U                    |rasterization2_odbkb_24            |     1|
|10    |        rasterization2_odbkb_ram_U        |rasterization2_odbkb_ram_45        |     1|
|11    |      fragment_z_V_1_U                    |rasterization2_odbkb_25            |    17|
|12    |        rasterization2_odbkb_ram_U        |rasterization2_odbkb_ram_44        |    17|
|13    |      rasterization2_m_fYi_U17            |rasterization2_m_fYi_26            |   778|
|14    |        rasterization2_m_fYi_div_U        |rasterization2_m_fYi_div_42        |   778|
|15    |          rasterization2_m_fYi_div_u_0    |rasterization2_m_fYi_div_u_43      |   762|
|16    |      rasterization2_m_g8j_U18            |rasterization2_m_g8j_27            |   721|
|17    |        rasterization2_m_g8j_div_U        |rasterization2_m_g8j_div_40        |   721|
|18    |          rasterization2_m_g8j_div_u_0    |rasterization2_m_g8j_div_u_41      |   711|
|19    |      rasterization2_m_hbi_U19            |rasterization2_m_hbi_28            |   137|
|20    |        rasterization2_m_hbi_DSP48_0_U    |rasterization2_m_hbi_DSP48_0_39    |   137|
|21    |      rasterization2_m_hbi_U20            |rasterization2_m_hbi_29            |   137|
|22    |        rasterization2_m_hbi_DSP48_0_U    |rasterization2_m_hbi_DSP48_0_38    |   137|
|23    |      rasterization2_m_hbi_U21            |rasterization2_m_hbi_30            |   137|
|24    |        rasterization2_m_hbi_DSP48_0_U    |rasterization2_m_hbi_DSP48_0_37    |   137|
|25    |      rasterization2_m_ibs_U22            |rasterization2_m_ibs_31            |   158|
|26    |        rasterization2_m_ibs_DSP48_1_U    |rasterization2_m_ibs_DSP48_1_36    |   158|
|27    |      rasterization2_m_ibs_U23            |rasterization2_m_ibs_32            |   161|
|28    |        rasterization2_m_ibs_DSP48_1_U    |rasterization2_m_ibs_DSP48_1_35    |   161|
|29    |      rasterization2_m_ibs_U24            |rasterization2_m_ibs_33            |   159|
|30    |        rasterization2_m_ibs_DSP48_1_U    |rasterization2_m_ibs_DSP48_1_34    |   159|
|31    |    grp_rasterization2_odd_fu_46          |rasterization2_odd                 |  3147|
|32    |      fragment_color_V_U                  |rasterization2_odbkb               |    29|
|33    |        rasterization2_odbkb_ram_U        |rasterization2_odbkb_ram_21        |    29|
|34    |      fragment_x_V_1_U                    |rasterization2_odbkb_8             |    17|
|35    |        rasterization2_odbkb_ram_U        |rasterization2_odbkb_ram_20        |    17|
|36    |      fragment_y_V_U                      |rasterization2_odbkb_9             |     1|
|37    |        rasterization2_odbkb_ram_U        |rasterization2_odbkb_ram_19        |     1|
|38    |      fragment_z_V_U                      |rasterization2_odbkb_10            |    17|
|39    |        rasterization2_odbkb_ram_U        |rasterization2_odbkb_ram           |    17|
|40    |      rasterization2_m_fYi_U1             |rasterization2_m_fYi               |   778|
|41    |        rasterization2_m_fYi_div_U        |rasterization2_m_fYi_div           |   778|
|42    |          rasterization2_m_fYi_div_u_0    |rasterization2_m_fYi_div_u         |   762|
|43    |      rasterization2_m_g8j_U2             |rasterization2_m_g8j               |   721|
|44    |        rasterization2_m_g8j_div_U        |rasterization2_m_g8j_div           |   721|
|45    |          rasterization2_m_g8j_div_u_0    |rasterization2_m_g8j_div_u         |   711|
|46    |      rasterization2_m_hbi_U3             |rasterization2_m_hbi               |   137|
|47    |        rasterization2_m_hbi_DSP48_0_U    |rasterization2_m_hbi_DSP48_0_18    |   137|
|48    |      rasterization2_m_hbi_U4             |rasterization2_m_hbi_11            |   137|
|49    |        rasterization2_m_hbi_DSP48_0_U    |rasterization2_m_hbi_DSP48_0_17    |   137|
|50    |      rasterization2_m_hbi_U5             |rasterization2_m_hbi_12            |   137|
|51    |        rasterization2_m_hbi_DSP48_0_U    |rasterization2_m_hbi_DSP48_0       |   137|
|52    |      rasterization2_m_ibs_U6             |rasterization2_m_ibs               |   158|
|53    |        rasterization2_m_ibs_DSP48_1_U    |rasterization2_m_ibs_DSP48_1_16    |   158|
|54    |      rasterization2_m_ibs_U7             |rasterization2_m_ibs_13            |   161|
|55    |        rasterization2_m_ibs_DSP48_1_U    |rasterization2_m_ibs_DSP48_1_15    |   161|
|56    |      rasterization2_m_ibs_U8             |rasterization2_m_ibs_14            |   159|
|57    |        rasterization2_m_ibs_DSP48_1_U    |rasterization2_m_ibs_DSP48_1       |   159|
|58    |  stream_in_link2                         |stream_shell                       |   205|
|59    |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   170|
|60    |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|61    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|62    |        rdp_inst                          |xpm_counter_updn_2                 |    32|
|63    |        rdpp1_inst                        |xpm_counter_updn__parameterized0_3 |    15|
|64    |        rst_d1_inst                       |xpm_fifo_reg_bit_4                 |     6|
|65    |        wrp_inst                          |xpm_counter_updn_5                 |    32|
|66    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_6 |    23|
|67    |        xpm_fifo_rst_inst                 |xpm_fifo_rst_7                     |    13|
|68    |  stream_in_link3                         |stream_shell__xdcDup__1            |   205|
|69    |    xpm_fifo_sync_inst                    |xpm_fifo_sync__xdcDup__1           |   170|
|70    |      xpm_fifo_base_inst                  |xpm_fifo_base__2                   |   166|
|71    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__2                 |     2|
|72    |        rdp_inst                          |xpm_counter_updn                   |    32|
|73    |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|74    |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|75    |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|76    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|77    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:56 . Memory (MB): peak = 2589.750 ; gain = 1386.680 ; free physical = 100456 ; free virtual = 137598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1917 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:26 . Memory (MB): peak = 2589.750 ; gain = 446.602 ; free physical = 100334 ; free virtual = 137477
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:56 . Memory (MB): peak = 2589.758 ; gain = 1386.680 ; free physical = 100332 ; free virtual = 137474
INFO: [Project 1-571] Translating synthesized netlist
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 284 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:57 . Memory (MB): peak = 2589.094 ; gain = 1399.688 ; free physical = 100630 ; free virtual = 137772
# write_checkpoint -force page_netlist.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_rendering/X2Y4/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Netlist 29-17] Analyzing 364 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:32:17 2021...
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
358 Infos, 468 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:02:00 . Memory (MB): peak = 2593.750 ; gain = 1404.344 ; free physical = 101777 ; free virtual = 138911
# write_checkpoint -force page_netlist.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_data_redir_m.tcl

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_coloringFB_bot_m.tcl
# set logFileId [open ./runLogImpl_X2Y3.log "w"]
# set_param general.maxThreads 2 
# set logFileId [open ./runLogImpl_X3Y5.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_zculling_bot.tcl

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_switchbox.tcl
# set logFileId [open ./runLogImpl_X3Y4.log "w"]
# set_param general.maxThreads 2 
# set logFileId [open ./runLogImpl_X1Y3.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_rasterization2_m.tcl
# set logFileId [open ./runLogImpl_X3Y3.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_zculling_top.tcl
# set logFileId [open ./runLogImpl_X2Y4.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_coloringFB_top_m.tcl
# set logFileId [open ./runLogImpl_X2Y5.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_rendering/X3Y4/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 101693 ; free virtual = 138827

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 101693 ; free virtual = 138827

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.383 ; gain = 0.000 ; free physical = 101693 ; free virtual = 138827

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 101693 ; free virtual = 138827

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 101693 ; free virtual = 138827

Starting open_checkpoint Task

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1159.383 ; gain = 0.000 ; free physical = 101693 ; free virtual = 138827

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 101693 ; free virtual = 138827
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:32:20 2021...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_rendering/X3Y3/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:32:24 2021...
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 97401 ; free virtual = 134523
Restored from archive | CPU: 1.680000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 97400 ; free virtual = 134522
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF routing.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-853] Binary constraint restore complete.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 97393 ; free virtual = 134515
Restored from archive | CPU: 1.710000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 97394 ; free virtual = 134516
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF placement.
Reading placer database...
Reading XDEF placement.
Reading placer database...
Reading XDEF placement.
Reading placer database...
open_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2221.805 ; gain = 1062.422 ; free physical = 97375 ; free virtual = 134497
# update_design -cell floorplan_static_i/pe_empty_X3Y3/inst -black_box
Reading XDEF routing.
open_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 2221.805 ; gain = 1062.422 ; free physical = 97330 ; free virtual = 134453
# update_design -cell floorplan_static_i/pe_empty_X2Y5/inst -black_box
INFO: [Project 1-853] Binary constraint restore complete.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 97297 ; free virtual = 134421
Restored from archive | CPU: 1.690000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 97297 ; free virtual = 134421
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Reading XDEF routing.
Reading XDEF routing.
open_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 97264 ; free virtual = 134388
# update_design -cell floorplan_static_i/pe_empty_X2Y3/inst -black_box
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 97243 ; free virtual = 134367
Restored from archive | CPU: 1.770000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 97243 ; free virtual = 134367
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 97244 ; free virtual = 134369
Restored from archive | CPU: 1.770000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 97243 ; free virtual = 134368
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 97244 ; free virtual = 134368
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Restored from archive | CPU: 1.780000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 97242 ; free virtual = 134367
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF routing.
open_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 97218 ; free virtual = 134343
# update_design -cell floorplan_static_i/pe_empty_X3Y4/inst -black_box
open_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 97205 ; free virtual = 134330
# update_design -cell floorplan_static_i/pe_empty_X1Y3/inst -black_box
open_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 97188 ; free virtual = 134313
# update_design -cell floorplan_static_i/pe_empty_X2Y4/inst -black_box
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 97125 ; free virtual = 134250
Restored from archive | CPU: 1.840000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 97115 ; free virtual = 134241
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 97091 ; free virtual = 134221
# update_design -cell floorplan_static_i/pe_empty_X3Y5/inst -black_box
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y3/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y5/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y3/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2254.805 ; gain = 33.000 ; free physical = 97074 ; free virtual = 134208
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y5/inst ../../F003_syn_rendering/X2Y5/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y5/inst ../../F003_syn_rendering/X2Y5/page_netlist.dcp
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2253.805 ; gain = 32.000 ; free physical = 97075 ; free virtual = 134210
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y3/inst ../../F003_syn_rendering/X3Y3/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y3/inst ../../F003_syn_rendering/X3Y3/page_netlist.dcp
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X1Y3/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y4/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y4/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Netlist 29-17] Analyzing 364 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
update_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2253.809 ; gain = 32.000 ; free physical = 97128 ; free virtual = 134266
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y3/inst ../../F003_syn_rendering/X2Y3/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y3/inst ../../F003_syn_rendering/X2Y3/page_netlist.dcp
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y5/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.812 ; gain = 33.000 ; free physical = 97126 ; free virtual = 134266
# read_checkpoint -cell floorplan_static_i/pe_empty_X1Y3/inst ../../F003_syn_rendering/X1Y3/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X1Y3/inst ../../F003_syn_rendering/X1Y3/page_netlist.dcp
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.812 ; gain = 33.000 ; free physical = 97120 ; free virtual = 134260
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y4/inst ../../F003_syn_rendering/X3Y4/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y4/inst ../../F003_syn_rendering/X3Y4/page_netlist.dcp
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.812 ; gain = 33.000 ; free physical = 97132 ; free virtual = 134272
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y4/inst ../../F003_syn_rendering/X2Y4/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y4/inst ../../F003_syn_rendering/X2Y4/page_netlist.dcp
update_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.812 ; gain = 33.000 ; free physical = 97104 ; free virtual = 134243
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y5/inst ../../F003_syn_rendering/X3Y5/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y5/inst ../../F003_syn_rendering/X3Y5/page_netlist.dcp
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_rendering/X2Y5/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y5/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_rendering/X2Y5/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y5/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_rendering/X3Y3/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y3/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_rendering/X3Y3/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y3/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_rendering/X2Y3/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y3/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_rendering/X2Y3/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y3/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_rendering/X3Y4/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y4/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_rendering/X3Y4/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y4/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_rendering/X2Y4/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y4/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_rendering/X2Y4/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y4/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_rendering/X3Y5/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y5/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_rendering/X3Y5/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y5/inst'
read_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2606.242 ; gain = 351.438 ; free physical = 94689 ; free virtual = 131829
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
read_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 2613.539 ; gain = 359.734 ; free physical = 94666 ; free virtual = 131805
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2625.254 ; gain = 17.008 ; free physical = 94639 ; free virtual = 131779

Starting Cache Timing Information Task
read_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 2608.246 ; gain = 354.438 ; free physical = 94637 ; free virtual = 131776
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2a938882c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2712.254 ; gain = 86.000 ; free physical = 94569 ; free virtual = 131708

Starting Logic Optimization Task
read_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 2607.250 ; gain = 352.438 ; free physical = 94572 ; free virtual = 131711
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2632.551 ; gain = 17.008 ; free physical = 94571 ; free virtual = 131710

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
read_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 2607.008 ; gain = 352.195 ; free physical = 94531 ; free virtual = 131670
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
read_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 2606.250 ; gain = 351.438 ; free physical = 94526 ; free virtual = 131666
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Cache Timing Information Task | Checksum: 20a1e39c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2739.551 ; gain = 106.000 ; free physical = 94514 ; free virtual = 131653

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2627.258 ; gain = 17.008 ; free physical = 94532 ; free virtual = 131671

Starting Cache Timing Information Task
read_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:01:00 . Memory (MB): peak = 2605.250 ; gain = 350.438 ; free physical = 94536 ; free virtual = 131675
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1 Retarget | Checksum: 2daca3921

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2723.258 ; gain = 11.004 ; free physical = 94418 ; free virtual = 131557
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2624.262 ; gain = 15.008 ; free physical = 94420 ; free virtual = 131559

Starting Cache Timing Information Task
Phase 2 Constant propagation | Checksum: 254ee3fa7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2723.258 ; gain = 11.004 ; free physical = 94416 ; free virtual = 131555
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Cache Timing Information Task | Checksum: 2aaf6ec2e

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2720.258 ; gain = 91.000 ; free physical = 94384 ; free virtual = 131523

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3 Sweep | Checksum: 2da4f76f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2723.258 ; gain = 11.004 ; free physical = 94321 ; free virtual = 131460
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 164 cells

Phase 4 BUFG optimization

Phase 1 Retarget
Ending Cache Timing Information Task | Checksum: 2745e5f48

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2703.262 ; gain = 78.000 ; free physical = 94333 ; free virtual = 131473

Starting Logic Optimization Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2625.020 ; gain = 16.008 ; free physical = 94339 ; free virtual = 131478

Starting Cache Timing Information Task
INFO: [Opt 31-138] Pushed 2 inverter(s) to 14 load pin(s).
Phase 4 BUFG optimization | Checksum: 2da4f76f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2723.258 ; gain = 11.004 ; free physical = 94314 ; free virtual = 131453
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2624.262 ; gain = 16.008 ; free physical = 94278 ; free virtual = 131417

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 5 Shift Register Optimization | Checksum: 2b3d4d6ef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2723.258 ; gain = 11.004 ; free physical = 94223 ; free virtual = 131362
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1 Retarget | Checksum: 1b3cde694

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2749.555 ; gain = 10.004 ; free physical = 94218 ; free virtual = 131357
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Post Processing Netlist | Checksum: 2b3d4d6ef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2723.258 ; gain = 11.004 ; free physical = 94208 ; free virtual = 131347
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task
Ending Cache Timing Information Task | Checksum: 2235d4021

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2718.020 ; gain = 92.000 ; free physical = 94207 ; free virtual = 131347

Starting Logic Optimization Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2723.258 ; gain = 0.000 ; free physical = 94203 ; free virtual = 131342
Phase 2 Constant propagation | Checksum: 18eef67ba

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2749.555 ; gain = 10.004 ; free physical = 94201 ; free virtual = 131340
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Cache Timing Information Task | Checksum: 2d3e9a9c4

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2712.262 ; gain = 87.000 ; free physical = 94200 ; free virtual = 131339

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2625.262 ; gain = 18.008 ; free physical = 94285 ; free virtual = 131424

Starting Cache Timing Information Task
Phase 3 Sweep | Checksum: 265287fcd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2749.555 ; gain = 10.004 ; free physical = 94281 ; free virtual = 131420
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 164 cells

Phase 4 BUFG optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).

Phase 1 Retarget
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1 Retarget | Checksum: 2c1e65aef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.262 ; gain = 11.004 ; free physical = 94261 ; free virtual = 131400
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 BUFG optimization | Checksum: 265287fcd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2749.555 ; gain = 10.004 ; free physical = 94259 ; free virtual = 131398
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 2 Constant propagation | Checksum: 2b0586f07

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.262 ; gain = 11.004 ; free physical = 94258 ; free virtual = 131397
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Cache Timing Information Task | Checksum: 24c7b1bbc

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2711.262 ; gain = 85.000 ; free physical = 94258 ; free virtual = 131397
Phase 1 Retarget | Checksum: 1e90e876a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 94258 ; free virtual = 131397
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation

Starting Logic Optimization Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e90e876a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 94250 ; free virtual = 131389
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 31bc272dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2731.262 ; gain = 11.004 ; free physical = 94246 ; free virtual = 131385
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 83 cells

Phase 4 BUFG optimization

Phase 1 Retarget
Phase 5 Shift Register Optimization | Checksum: 19a937d5b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2749.555 ; gain = 10.004 ; free physical = 94334 ; free virtual = 131473
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 3 Sweep | Checksum: 1e90e876a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 94334 ; free virtual = 131473
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 BUFG optimization | Checksum: 31bc272dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2731.262 ; gain = 11.004 ; free physical = 94343 ; free virtual = 131482
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 6 Post Processing Netlist | Checksum: 19a937d5b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2749.555 ; gain = 10.004 ; free physical = 94343 ; free virtual = 131482
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-49] Retargeted 0 cell(s).

Starting Connectivity Check Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2749.555 ; gain = 0.000 ; free physical = 94341 ; free virtual = 131481
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 4 BUFG optimization | Checksum: 1e90e876a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 94341 ; free virtual = 131480
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 1 Retarget | Checksum: 2baf39b24

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.023 ; gain = 11.004 ; free physical = 94340 ; free virtual = 131480
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 5 Shift Register Optimization | Checksum: 25067c5b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2731.262 ; gain = 11.004 ; free physical = 94340 ; free virtual = 131479
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 1 Retarget | Checksum: 2c34e14c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2722.266 ; gain = 10.004 ; free physical = 94339 ; free virtual = 131479
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2baf39b24

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.023 ; gain = 11.004 ; free physical = 94339 ; free virtual = 131479
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 5 Shift Register Optimization | Checksum: 2776a8289

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 94339 ; free virtual = 131478
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 25067c5b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2731.262 ; gain = 11.004 ; free physical = 94338 ; free virtual = 131478
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Phase 2 Constant propagation | Checksum: 2c34e14c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2722.266 ; gain = 10.004 ; free physical = 94338 ; free virtual = 131477
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2731.262 ; gain = 0.000 ; free physical = 94335 ; free virtual = 131474
Phase 6 Post Processing Netlist | Checksum: 2776a8289

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 94333 ; free virtual = 131472
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task
Ending Logic Optimization Task | Checksum: 285e1f087

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2723.258 ; gain = 11.004 ; free physical = 94333 ; free virtual = 131472

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2714.266 ; gain = 0.000 ; free physical = 94333 ; free virtual = 131472
Phase 3 Sweep | Checksum: 2b004ca0f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2729.023 ; gain = 11.004 ; free physical = 94332 ; free virtual = 131472
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 164 cells

Phase 4 BUFG optimization
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Phase 3 Sweep | Checksum: 2f15e9b48

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2722.266 ; gain = 10.004 ; free physical = 94358 ; free virtual = 131498
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 164 cells

Phase 4 BUFG optimization

Phase 1 Retarget
Ending Power Optimization Task | Checksum: 285e1f087

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2787.258 ; gain = 64.000 ; free physical = 94408 ; free virtual = 131548

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 285e1f087

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.258 ; gain = 0.000 ; free physical = 94409 ; free virtual = 131548
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2787.258 ; gain = 181.016 ; free physical = 94408 ; free virtual = 131547
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y5_opt.dcp
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 BUFG optimization | Checksum: 2b004ca0f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2729.023 ; gain = 11.004 ; free physical = 94408 ; free virtual = 131548
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 4 BUFG optimization | Checksum: 2f15e9b48

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2722.266 ; gain = 10.004 ; free physical = 94396 ; free virtual = 131539
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 1 Retarget | Checksum: 19b4bd9b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2722.266 ; gain = 11.004 ; free physical = 94370 ; free virtual = 131530
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Writing XDEF routing special nets.
Phase 5 Shift Register Optimization | Checksum: 280c0c381

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.023 ; gain = 11.004 ; free physical = 94365 ; free virtual = 131528
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2793.270 ; gain = 0.000 ; free physical = 94366 ; free virtual = 131529

Phase 6 Post Processing Netlist
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 5 Shift Register Optimization | Checksum: 2a8b254e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2722.266 ; gain = 10.004 ; free physical = 94352 ; free virtual = 131524
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 2 Constant propagation | Checksum: 19b4bd9b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2722.266 ; gain = 11.004 ; free physical = 94349 ; free virtual = 131523
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 6 Post Processing Netlist | Checksum: 280c0c381

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.023 ; gain = 11.004 ; free physical = 94343 ; free virtual = 131521
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2729.023 ; gain = 0.000 ; free physical = 94342 ; free virtual = 131522
Phase 6 Post Processing Netlist | Checksum: 2a8b254e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2722.266 ; gain = 10.004 ; free physical = 94352 ; free virtual = 131531
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2722.266 ; gain = 0.000 ; free physical = 94352 ; free virtual = 131532
Phase 3 Sweep | Checksum: 194b9a528

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2722.266 ; gain = 11.004 ; free physical = 94352 ; free virtual = 131532
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 194b9a528

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2722.266 ; gain = 11.004 ; free physical = 94353 ; free virtual = 131533
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Ending Logic Optimization Task | Checksum: 149435109

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2749.555 ; gain = 10.004 ; free physical = 94352 ; free virtual = 131532

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Phase 5 Shift Register Optimization | Checksum: 2dfd82727

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2722.266 ; gain = 11.004 ; free physical = 94352 ; free virtual = 131532
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Phase 6 Post Processing Netlist | Checksum: 2dfd82727

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2722.266 ; gain = 11.004 ; free physical = 94353 ; free virtual = 131533
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2722.266 ; gain = 0.000 ; free physical = 94353 ; free virtual = 131534
Ending Power Optimization Task | Checksum: 149435109

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2749.555 ; gain = 0.000 ; free physical = 94353 ; free virtual = 131534

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 149435109

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.555 ; gain = 0.000 ; free physical = 94354 ; free virtual = 131534
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2749.555 ; gain = 136.016 ; free physical = 94354 ; free virtual = 131534
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y3_opt.dcp
Ending Logic Optimization Task | Checksum: 233b21bad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2731.262 ; gain = 11.004 ; free physical = 94354 ; free virtual = 131534

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Logic Optimization Task | Checksum: 24e7762f1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 94352 ; free virtual = 131532

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Writing XDEF routing.
Writing XDEF routing logical nets.
Ending Power Optimization Task | Checksum: 24e7762f1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2714.266 ; gain = 0.000 ; free physical = 94324 ; free virtual = 131518

Starting Final Cleanup Task
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2755.566 ; gain = 0.000 ; free physical = 94306 ; free virtual = 131512
Ending Power Optimization Task | Checksum: 233b21bad

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2731.262 ; gain = 0.000 ; free physical = 94303 ; free virtual = 131510

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24e7762f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.266 ; gain = 0.000 ; free physical = 94295 ; free virtual = 131504
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2714.266 ; gain = 107.016 ; free physical = 94294 ; free virtual = 131504
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X1Y3_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Ending Final Cleanup Task | Checksum: 233b21bad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.262 ; gain = 0.000 ; free physical = 94285 ; free virtual = 131503
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2731.262 ; gain = 123.016 ; free physical = 94285 ; free virtual = 131503
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y3_opt.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2720.277 ; gain = 0.000 ; free physical = 94235 ; free virtual = 131493
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2737.273 ; gain = 0.000 ; free physical = 94193 ; free virtual = 131477
Ending Logic Optimization Task | Checksum: 1f6863954

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2729.023 ; gain = 11.004 ; free physical = 94182 ; free virtual = 131489

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Logic Optimization Task | Checksum: 2df878952

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2722.266 ; gain = 10.004 ; free physical = 94170 ; free virtual = 131478

Starting Power Optimization Task
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1f6863954

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2729.023 ; gain = 0.000 ; free physical = 94180 ; free virtual = 131489

Starting Final Cleanup Task
Ending Power Optimization Task | Checksum: 2df878952

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2786.266 ; gain = 64.000 ; free physical = 94180 ; free virtual = 131489

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f6863954

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.023 ; gain = 0.000 ; free physical = 94180 ; free virtual = 131489
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2729.023 ; gain = 122.016 ; free physical = 94180 ; free virtual = 131489
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y4_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Ending Final Cleanup Task | Checksum: 2df878952

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.266 ; gain = 0.000 ; free physical = 94181 ; free virtual = 131491
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2786.266 ; gain = 180.016 ; free physical = 94181 ; free virtual = 131491
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y4_opt.dcp
Writing XDEF routing.
Writing XDEF routing logical nets.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing special nets.
Writing XDEF routing.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2735.035 ; gain = 0.000 ; free physical = 94110 ; free virtual = 131460
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2792.277 ; gain = 0.000 ; free physical = 94079 ; free virtual = 131455
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X2Y5/X2Y5_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2793.270 ; gain = 6.012 ; free physical = 94099 ; free virtual = 131448
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Logic Optimization Task | Checksum: 24ab157c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2722.266 ; gain = 11.004 ; free physical = 94102 ; free virtual = 131455

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Power Optimization Task | Checksum: 24ab157c7

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2722.266 ; gain = 0.000 ; free physical = 94109 ; free virtual = 131465

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24ab157c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.266 ; gain = 0.000 ; free physical = 94106 ; free virtual = 131462
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2722.266 ; gain = 117.016 ; free physical = 94106 ; free virtual = 131462
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y5_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2728.277 ; gain = 0.000 ; free physical = 94055 ; free virtual = 131435
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X1Y3/X1Y3_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.277 ; gain = 6.012 ; free physical = 93854 ; free virtual = 131224
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X2Y3/X2Y3_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2737.273 ; gain = 6.012 ; free physical = 93733 ; free virtual = 131068
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X3Y3/X3Y3_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2755.566 ; gain = 6.012 ; free physical = 93752 ; free virtual = 131038
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X3Y4/X3Y4_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2735.035 ; gain = 6.012 ; free physical = 94084 ; free virtual = 131339
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X2Y4/X2Y4_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2792.277 ; gain = 6.012 ; free physical = 94109 ; free virtual = 131323
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X3Y5/X3Y5_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.277 ; gain = 6.012 ; free physical = 93101 ; free virtual = 130280
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3116.965 ; gain = 0.000 ; free physical = 93368 ; free virtual = 130546
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b17dba6a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3116.965 ; gain = 0.000 ; free physical = 93373 ; free virtual = 130551
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3113.668 ; gain = 0.000 ; free physical = 93932 ; free virtual = 131110
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1404ab832

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3113.668 ; gain = 0.000 ; free physical = 93933 ; free virtual = 131111
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3116.965 ; gain = 0.000 ; free physical = 93926 ; free virtual = 131104
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3117.664 ; gain = 0.000 ; free physical = 93918 ; free virtual = 131095
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f3d7c677

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3117.664 ; gain = 0.000 ; free physical = 93916 ; free virtual = 131094
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3113.262 ; gain = 0.000 ; free physical = 93915 ; free virtual = 131093
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11fa9a4ca

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3113.262 ; gain = 0.000 ; free physical = 93914 ; free virtual = 131092
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3116.426 ; gain = 0.000 ; free physical = 93921 ; free virtual = 131099
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15ed56e38

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3116.426 ; gain = 0.000 ; free physical = 93921 ; free virtual = 131099
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3114.973 ; gain = 0.000 ; free physical = 93927 ; free virtual = 131105
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bc954d02

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3114.973 ; gain = 0.000 ; free physical = 93927 ; free virtual = 131105
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.668 ; gain = 0.000 ; free physical = 93906 ; free virtual = 131084
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3117.664 ; gain = 0.000 ; free physical = 93882 ; free virtual = 131060
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3116.668 ; gain = 0.000 ; free physical = 93873 ; free virtual = 131051
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d139ac6e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3116.668 ; gain = 0.000 ; free physical = 93877 ; free virtual = 131054
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3113.262 ; gain = 0.000 ; free physical = 93850 ; free virtual = 131028
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3116.426 ; gain = 0.000 ; free physical = 93828 ; free virtual = 131006
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3114.973 ; gain = 0.000 ; free physical = 93809 ; free virtual = 130987
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3116.668 ; gain = 0.000 ; free physical = 93671 ; free virtual = 130849

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12d4d83ce

Time (s): cpu = 00:01:48 ; elapsed = 00:01:46 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 90555 ; free virtual = 127734

Phase 1.3 Build Placer Netlist Model
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1404ab832

Time (s): cpu = 00:01:47 ; elapsed = 00:01:46 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 90084 ; free virtual = 127264

Phase 1.3 Build Placer Netlist Model
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11e0f9764

Time (s): cpu = 00:01:51 ; elapsed = 00:01:46 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 90026 ; free virtual = 127205

Phase 1.3 Build Placer Netlist Model
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.3 Build Placer Netlist Model | Checksum: 20107f0e8

Time (s): cpu = 00:01:53 ; elapsed = 00:01:52 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89934 ; free virtual = 127113

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20107f0e8

Time (s): cpu = 00:01:53 ; elapsed = 00:01:52 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 90087 ; free virtual = 127266
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f566f9f8

Time (s): cpu = 00:01:56 ; elapsed = 00:01:48 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 90081 ; free virtual = 127260

Phase 1.3 Build Placer Netlist Model
Phase 1 Placer Initialization | Checksum: 20107f0e8

Time (s): cpu = 00:01:53 ; elapsed = 00:01:52 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 90051 ; free virtual = 127231

Phase 2 Global Placement
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1501098bb

Time (s): cpu = 00:01:49 ; elapsed = 00:01:47 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89981 ; free virtual = 127161

Phase 1.3 Build Placer Netlist Model
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1 Floorplanning
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 157140fbc

Time (s): cpu = 00:01:49 ; elapsed = 00:01:48 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89913 ; free virtual = 127093

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16f7f563a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:51 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89949 ; free virtual = 127129

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16f7f563a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89920 ; free virtual = 127100
Phase 1 Placer Initialization | Checksum: 16f7f563a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89895 ; free virtual = 127074

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 1.3 Build Placer Netlist Model | Checksum: 12bd65b67

Time (s): cpu = 00:01:56 ; elapsed = 00:01:52 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89682 ; free virtual = 126861

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12bd65b67

Time (s): cpu = 00:01:56 ; elapsed = 00:01:52 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89641 ; free virtual = 126820
Phase 1 Placer Initialization | Checksum: 12bd65b67

Time (s): cpu = 00:01:56 ; elapsed = 00:01:52 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89548 ; free virtual = 126728

Phase 2 Global Placement
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 175fb8796

Time (s): cpu = 00:01:59 ; elapsed = 00:01:58 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89760 ; free virtual = 126939
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15d85ccc1

Time (s): cpu = 00:01:52 ; elapsed = 00:01:50 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89755 ; free virtual = 126934

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1db3633ce

Time (s): cpu = 00:02:03 ; elapsed = 00:01:55 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 89749 ; free virtual = 126928

Phase 1.4 Constrain Clocks/Macros
Phase 1.3 Build Placer Netlist Model | Checksum: 1d5493fcb

Time (s): cpu = 00:01:54 ; elapsed = 00:01:54 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89743 ; free virtual = 126922

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1db3633ce

Time (s): cpu = 00:02:03 ; elapsed = 00:01:55 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 89746 ; free virtual = 126926
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d5493fcb

Time (s): cpu = 00:01:54 ; elapsed = 00:01:54 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89746 ; free virtual = 126926
Phase 1 Placer Initialization | Checksum: 1d5493fcb

Time (s): cpu = 00:01:55 ; elapsed = 00:01:54 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89738 ; free virtual = 126918

Phase 2 Global Placement
Phase 1 Placer Initialization | Checksum: 1db3633ce

Time (s): cpu = 00:02:03 ; elapsed = 00:01:55 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 89737 ; free virtual = 126917

Phase 2 Global Placement
Phase 1.3 Build Placer Netlist Model | Checksum: 182e2db45

Time (s): cpu = 00:01:55 ; elapsed = 00:01:54 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89734 ; free virtual = 126913

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 182e2db45

Time (s): cpu = 00:01:55 ; elapsed = 00:01:54 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89733 ; free virtual = 126912
Phase 1 Placer Initialization | Checksum: 182e2db45

Time (s): cpu = 00:01:55 ; elapsed = 00:01:54 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89725 ; free virtual = 126905

Phase 2 Global Placement
Phase 2.1 Floorplanning | Checksum: 1530339f0

Time (s): cpu = 00:01:57 ; elapsed = 00:01:57 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89726 ; free virtual = 126905

Phase 2.1 Floorplanning

Phase 2.1 Floorplanning

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15b7bee04

Time (s): cpu = 00:02:02 ; elapsed = 00:01:58 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89663 ; free virtual = 126843
Phase 1.3 Build Placer Netlist Model | Checksum: 18473bc4e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:57 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89642 ; free virtual = 126821

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18473bc4e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:57 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89635 ; free virtual = 126814
Phase 1 Placer Initialization | Checksum: 18473bc4e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:57 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89635 ; free virtual = 126814

Phase 2 Global Placement
Phase 2.1 Floorplanning | Checksum: 22c15c2d3

Time (s): cpu = 00:02:00 ; elapsed = 00:01:59 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89619 ; free virtual = 126799
Phase 2.1 Floorplanning | Checksum: 100876827

Time (s): cpu = 00:02:09 ; elapsed = 00:02:01 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 89609 ; free virtual = 126788
Phase 2.1 Floorplanning | Checksum: 1c8a91ac2

Time (s): cpu = 00:02:00 ; elapsed = 00:02:00 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89581 ; free virtual = 126761

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f9bff1e0

Time (s): cpu = 00:02:03 ; elapsed = 00:02:03 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89513 ; free virtual = 126692

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3670.637 ; gain = 0.000 ; free physical = 89376 ; free virtual = 126555

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1a9345ca8

Time (s): cpu = 00:02:17 ; elapsed = 00:02:17 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89371 ; free virtual = 126551

Phase 2.2 Physical Synthesis In Placer
Phase 2 Global Placement | Checksum: 1c5dec9cb

Time (s): cpu = 00:02:18 ; elapsed = 00:02:18 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89391 ; free virtual = 126570
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3713.293 ; gain = 0.000 ; free physical = 89386 ; free virtual = 126566

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------



Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c5dec9cb

Time (s): cpu = 00:02:18 ; elapsed = 00:02:18 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89389 ; free virtual = 126569

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 2.2 Physical Synthesis In Placer | Checksum: 14e848642

Time (s): cpu = 00:02:22 ; elapsed = 00:02:21 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89386 ; free virtual = 126566
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14e4debc5

Time (s): cpu = 00:02:19 ; elapsed = 00:02:19 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89357 ; free virtual = 126537

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18faa16ec

Time (s): cpu = 00:02:20 ; elapsed = 00:02:19 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89363 ; free virtual = 126542

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18faa16ec

Time (s): cpu = 00:02:20 ; elapsed = 00:02:19 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89363 ; free virtual = 126542

Phase 3.5 Small Shape Clustering
Phase 2 Global Placement | Checksum: 1e86881b7

Time (s): cpu = 00:02:24 ; elapsed = 00:02:22 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89374 ; free virtual = 126554

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e86881b7

Time (s): cpu = 00:02:25 ; elapsed = 00:02:22 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89381 ; free virtual = 126561

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 121d09068

Time (s): cpu = 00:02:26 ; elapsed = 00:02:24 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89346 ; free virtual = 126526

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c9f7cd07

Time (s): cpu = 00:02:26 ; elapsed = 00:02:24 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89345 ; free virtual = 126525

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c9f7cd07

Time (s): cpu = 00:02:26 ; elapsed = 00:02:24 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89346 ; free virtual = 126525

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1eb1763af

Time (s): cpu = 00:02:25 ; elapsed = 00:02:24 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89320 ; free virtual = 126499

Phase 3.6 DP Optimization

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3711.301 ; gain = 0.000 ; free physical = 89344 ; free virtual = 126524

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 13fcd4af7

Time (s): cpu = 00:02:24 ; elapsed = 00:02:23 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89343 ; free virtual = 126522
Phase 3.5 Small Shape Clustering | Checksum: c21abba9

Time (s): cpu = 00:02:32 ; elapsed = 00:02:30 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89321 ; free virtual = 126501

Phase 3.6 DP Optimization
Phase 2 Global Placement | Checksum: 19d3cc250

Time (s): cpu = 00:02:26 ; elapsed = 00:02:25 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89342 ; free virtual = 126522

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19d3cc250

Time (s): cpu = 00:02:27 ; elapsed = 00:02:25 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89343 ; free virtual = 126523

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a8f3940b

Time (s): cpu = 00:02:28 ; elapsed = 00:02:26 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89332 ; free virtual = 126511

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17a9b9faf

Time (s): cpu = 00:02:28 ; elapsed = 00:02:26 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89325 ; free virtual = 126504

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17a9b9faf

Time (s): cpu = 00:02:28 ; elapsed = 00:02:26 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89330 ; free virtual = 126510

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 17a9b9faf

Time (s): cpu = 00:02:28 ; elapsed = 00:02:26 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89331 ; free virtual = 126510

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 17a9b9faf

Time (s): cpu = 00:02:28 ; elapsed = 00:02:26 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89329 ; free virtual = 126509

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 13f19ac14

Time (s): cpu = 00:02:28 ; elapsed = 00:02:26 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89319 ; free virtual = 126498

Phase 3.8 Small Shape Clustering

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3589.016 ; gain = 0.000 ; free physical = 89340 ; free virtual = 126519

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: e3291644

Time (s): cpu = 00:02:34 ; elapsed = 00:02:29 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89346 ; free virtual = 126526

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3674.395 ; gain = 0.000 ; free physical = 89351 ; free virtual = 126531

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: dce85a6a

Time (s): cpu = 00:02:30 ; elapsed = 00:02:28 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89339 ; free virtual = 126519
Phase 2 Global Placement | Checksum: a0d7b7d3

Time (s): cpu = 00:02:35 ; elapsed = 00:02:30 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89344 ; free virtual = 126524

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a0d7b7d3

Time (s): cpu = 00:02:35 ; elapsed = 00:02:30 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89350 ; free virtual = 126529

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 2 Global Placement | Checksum: a48fdb93

Time (s): cpu = 00:02:31 ; elapsed = 00:02:29 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89351 ; free virtual = 126531

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a48fdb93

Time (s): cpu = 00:02:31 ; elapsed = 00:02:29 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89339 ; free virtual = 126518

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.6 DP Optimization | Checksum: 1ec019d61

Time (s): cpu = 00:02:33 ; elapsed = 00:02:33 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89348 ; free virtual = 126528
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17cec5786

Time (s): cpu = 00:02:37 ; elapsed = 00:02:32 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89332 ; free virtual = 126512

Phase 3.7 Flow Legalize Slice Clusters

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f25e1824

Time (s): cpu = 00:02:37 ; elapsed = 00:02:32 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89332 ; free virtual = 126512

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f25e1824

Time (s): cpu = 00:02:37 ; elapsed = 00:02:32 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89344 ; free virtual = 126523
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12de78bee

Time (s): cpu = 00:02:32 ; elapsed = 00:02:31 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89344 ; free virtual = 126523

Phase 3.5 Small Shape Clustering

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 113ed7c44

Time (s): cpu = 00:02:33 ; elapsed = 00:02:31 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89341 ; free virtual = 126520

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 113ed7c44

Time (s): cpu = 00:02:33 ; elapsed = 00:02:31 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89338 ; free virtual = 126518

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 113ed7c44

Time (s): cpu = 00:02:33 ; elapsed = 00:02:31 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89339 ; free virtual = 126518

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 113ed7c44

Time (s): cpu = 00:02:33 ; elapsed = 00:02:31 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89338 ; free virtual = 126518

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 10d620eb8

Time (s): cpu = 00:02:33 ; elapsed = 00:02:31 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89339 ; free virtual = 126518

Phase 3.8 Small Shape Clustering
Phase 3.8 Small Shape Clustering | Checksum: ee871d12

Time (s): cpu = 00:02:34 ; elapsed = 00:02:32 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89303 ; free virtual = 126482

Phase 3.9 DP Optimization
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 23918c916

Time (s): cpu = 00:02:35 ; elapsed = 00:02:35 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89301 ; free virtual = 126481

Phase 3.8 Slice Area Swap

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3711.996 ; gain = 0.000 ; free physical = 89278 ; free virtual = 126457

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2042c1ac3

Time (s): cpu = 00:02:31 ; elapsed = 00:02:31 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89282 ; free virtual = 126461
Phase 3.8 Slice Area Swap | Checksum: 186f55f72

Time (s): cpu = 00:02:36 ; elapsed = 00:02:36 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89261 ; free virtual = 126441

Phase 3.9 Commit Slice Clusters
Phase 2 Global Placement | Checksum: 2352c957a

Time (s): cpu = 00:02:32 ; elapsed = 00:02:31 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89314 ; free virtual = 126493

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2352c957a

Time (s): cpu = 00:02:32 ; elapsed = 00:02:31 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89312 ; free virtual = 126491

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13e38e03c

Time (s): cpu = 00:02:34 ; elapsed = 00:02:33 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89304 ; free virtual = 126483

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1629c591c

Time (s): cpu = 00:02:34 ; elapsed = 00:02:33 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89306 ; free virtual = 126485

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1629c591c

Time (s): cpu = 00:02:34 ; elapsed = 00:02:33 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89305 ; free virtual = 126484

Phase 3.5 Small Shape Clustering
Phase 3.6 DP Optimization | Checksum: ca307a58

Time (s): cpu = 00:02:44 ; elapsed = 00:02:41 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89319 ; free virtual = 126499

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.5 Small Shape Clustering | Checksum: 1dd80e01f

Time (s): cpu = 00:02:43 ; elapsed = 00:02:38 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89316 ; free virtual = 126495

Phase 3.6 DP Optimization
Phase 3.8 Small Shape Clustering | Checksum: a64241a5

Time (s): cpu = 00:02:38 ; elapsed = 00:02:36 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89309 ; free virtual = 126489

Phase 3.9 DP Optimization
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1904f418b

Time (s): cpu = 00:02:46 ; elapsed = 00:02:43 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89266 ; free virtual = 126445

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: d7cde6d8

Time (s): cpu = 00:02:47 ; elapsed = 00:02:44 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89229 ; free virtual = 126408

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 139c69f7d

Time (s): cpu = 00:02:46 ; elapsed = 00:02:41 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89261 ; free virtual = 126441

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 1f62bea21

Time (s): cpu = 00:02:46 ; elapsed = 00:02:42 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89268 ; free virtual = 126447

Phase 3.11 Re-assign LUT pins
Phase 3.11 Re-assign LUT pins | Checksum: 1b3f043ac

Time (s): cpu = 00:02:48 ; elapsed = 00:02:43 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89245 ; free virtual = 126424

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 1b3f043ac

Time (s): cpu = 00:02:48 ; elapsed = 00:02:43 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89264 ; free virtual = 126444
Phase 3 Detail Placement | Checksum: 1b3f043ac

Time (s): cpu = 00:02:48 ; elapsed = 00:02:43 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89248 ; free virtual = 126427
Phase 3.5 Small Shape Clustering | Checksum: 21311310a

Time (s): cpu = 00:02:39 ; elapsed = 00:02:39 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89249 ; free virtual = 126428

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 3.6 DP Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 117b17c5e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 117b17c5e

Time (s): cpu = 00:02:50 ; elapsed = 00:02:45 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89228 ; free virtual = 126408
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.196. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1153cf753

Time (s): cpu = 00:02:50 ; elapsed = 00:02:45 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89228 ; free virtual = 126407
Phase 4.1 Post Commit Optimization | Checksum: 1153cf753

Time (s): cpu = 00:02:50 ; elapsed = 00:02:45 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89225 ; free virtual = 126404
Phase 3.9 DP Optimization | Checksum: 11a576257

Time (s): cpu = 00:02:45 ; elapsed = 00:02:42 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89236 ; free virtual = 126415

Phase 4.2 Post Placement Cleanup

Phase 3.10 Flow Legalize Slice Clusters
Phase 4.2 Post Placement Cleanup | Checksum: 1153cf753

Time (s): cpu = 00:02:50 ; elapsed = 00:02:45 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89254 ; free virtual = 126434

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3688.230 ; gain = 0.000 ; free physical = 89220 ; free virtual = 126399

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: a3464c1b

Time (s): cpu = 00:02:56 ; elapsed = 00:02:45 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 89206 ; free virtual = 126386
Phase 3.10 Flow Legalize Slice Clusters | Checksum: 1974e0e25

Time (s): cpu = 00:02:47 ; elapsed = 00:02:44 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89211 ; free virtual = 126390

Phase 3.11 Slice Area Swap
Phase 3.9 Commit Slice Clusters | Checksum: 1310d1c31

Time (s): cpu = 00:02:57 ; elapsed = 00:02:50 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89192 ; free virtual = 126372

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 139314692

Time (s): cpu = 00:02:58 ; elapsed = 00:02:51 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89189 ; free virtual = 126369
Phase 2 Global Placement | Checksum: 1636aa5f1

Time (s): cpu = 00:02:57 ; elapsed = 00:02:46 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 89204 ; free virtual = 126384

Phase 3.11 Re-assign LUT pins
Phase 3.11 Slice Area Swap | Checksum: 1c3d9cf4e

Time (s): cpu = 00:02:47 ; elapsed = 00:02:45 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89201 ; free virtual = 126380

Phase 3.12 Commit Slice Clusters

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1636aa5f1

Time (s): cpu = 00:02:57 ; elapsed = 00:02:46 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 89234 ; free virtual = 126413
Phase 3.6 DP Optimization | Checksum: 1cd4c502e

Time (s): cpu = 00:02:52 ; elapsed = 00:02:47 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89259 ; free virtual = 126438
Phase 3.9 DP Optimization | Checksum: 171c315cc

Time (s): cpu = 00:02:48 ; elapsed = 00:02:45 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89261 ; free virtual = 126441

Phase 3.7 Flow Legalize Slice Clusters

Phase 3.10 Flow Legalize Slice Clusters

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.11 Re-assign LUT pins | Checksum: 11425483e

Time (s): cpu = 00:02:59 ; elapsed = 00:02:52 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89257 ; free virtual = 126436

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 11425483e

Time (s): cpu = 00:02:59 ; elapsed = 00:02:52 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89265 ; free virtual = 126444
Phase 3 Detail Placement | Checksum: 11425483e

Time (s): cpu = 00:03:00 ; elapsed = 00:02:52 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89264 ; free virtual = 126443

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1e8e7a5b1
Phase 3.10 Flow Legalize Slice Clusters | Checksum: d61351df

Time (s): cpu = 00:02:50 ; elapsed = 00:02:47 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89251 ; free virtual = 126430

Time (s): cpu = 00:02:54 ; elapsed = 00:02:49 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89251 ; free virtual = 126430

Phase 3.11 Slice Area Swap

Phase 3.8 Slice Area Swap
Phase 3.11 Slice Area Swap | Checksum: c00c9947

Time (s): cpu = 00:02:50 ; elapsed = 00:02:48 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89170 ; free virtual = 126349
Phase 3.8 Slice Area Swap | Checksum: 1f1ff186d

Time (s): cpu = 00:02:55 ; elapsed = 00:02:50 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89170 ; free virtual = 126349

Phase 3.12 Commit Slice Clusters

Phase 3.9 Commit Slice Clusters
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9c15c113

Time (s): cpu = 00:03:00 ; elapsed = 00:02:49 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 89227 ; free virtual = 126407

Phase 3.3 Area Swap Optimization

Phase 4.1.1 Post Placement Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14e6ba9a6

Time (s): cpu = 00:03:01 ; elapsed = 00:02:49 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 89211 ; free virtual = 126390

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14e6ba9a6

Time (s): cpu = 00:03:01 ; elapsed = 00:02:49 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 89206 ; free virtual = 126385
Post Placement Optimization Initialization | Checksum: 1554a9b8b

Phase 4.1.1.1 BUFG Insertion

Phase 3.5 Small Shape Clustering
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1554a9b8b

Time (s): cpu = 00:03:02 ; elapsed = 00:02:54 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89196 ; free virtual = 126375
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.376. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17f50c81b

Time (s): cpu = 00:03:02 ; elapsed = 00:02:55 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89194 ; free virtual = 126373
Phase 4.1 Post Commit Optimization | Checksum: 17f50c81b

Time (s): cpu = 00:03:02 ; elapsed = 00:02:55 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89194 ; free virtual = 126374

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17f50c81b

Time (s): cpu = 00:03:02 ; elapsed = 00:02:55 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89201 ; free virtual = 126380
Phase 3.6 DP Optimization | Checksum: 220729fb6

Time (s): cpu = 00:02:49 ; elapsed = 00:02:47 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89200 ; free virtual = 126379

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.12 Commit Slice Clusters | Checksum: 18395a9fd

Time (s): cpu = 00:02:57 ; elapsed = 00:02:51 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89145 ; free virtual = 126324

Phase 3.13 Place Remaining
Phase 3.13 Place Remaining | Checksum: 123bead05

Time (s): cpu = 00:02:58 ; elapsed = 00:02:51 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89134 ; free virtual = 126314

Phase 3.14 Re-assign LUT pins
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 17932e2e9

Time (s): cpu = 00:02:51 ; elapsed = 00:02:50 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89123 ; free virtual = 126302

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 22828a572

Time (s): cpu = 00:02:52 ; elapsed = 00:02:50 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89069 ; free virtual = 126249

Phase 3.9 Commit Slice Clusters
Phase 3.14 Re-assign LUT pins | Checksum: 1b0a6337d

Time (s): cpu = 00:02:59 ; elapsed = 00:02:53 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89087 ; free virtual = 126266

Phase 3.15 Pipeline Register Optimization
Phase 3.15 Pipeline Register Optimization | Checksum: 1b0a6337d

Time (s): cpu = 00:02:59 ; elapsed = 00:02:53 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89101 ; free virtual = 126280
Phase 3 Detail Placement | Checksum: 1b0a6337d

Time (s): cpu = 00:03:00 ; elapsed = 00:02:53 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89097 ; free virtual = 126276

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3.5 Small Shape Clustering | Checksum: 92c6e848

Time (s): cpu = 00:03:06 ; elapsed = 00:02:55 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 89068 ; free virtual = 126248

Phase 3.6 DP Optimization
Phase 3.9 Commit Slice Clusters | Checksum: 6d01362c

Time (s): cpu = 00:03:06 ; elapsed = 00:02:56 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89079 ; free virtual = 126258
Phase 3.12 Commit Slice Clusters | Checksum: 1289459d2

Time (s): cpu = 00:03:01 ; elapsed = 00:02:54 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89079 ; free virtual = 126258

Phase 3.10 Place Remaining

Phase 3.13 Place Remaining
Phase 3.10 Place Remaining | Checksum: e07079f5

Time (s): cpu = 00:03:06 ; elapsed = 00:02:56 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89077 ; free virtual = 126256
Phase 3.13 Place Remaining | Checksum: 1cca5a507

Time (s): cpu = 00:03:01 ; elapsed = 00:02:55 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89077 ; free virtual = 126256

Phase 3.11 Re-assign LUT pins

Phase 3.14 Re-assign LUT pins

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2307f44b3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2307f44b3

Time (s): cpu = 00:03:02 ; elapsed = 00:02:55 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89064 ; free virtual = 126243
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.545. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18ba532d3

Time (s): cpu = 00:03:02 ; elapsed = 00:02:55 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89063 ; free virtual = 126242
Phase 4.1 Post Commit Optimization | Checksum: 18ba532d3

Time (s): cpu = 00:03:02 ; elapsed = 00:02:55 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89059 ; free virtual = 126239

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18ba532d3

Time (s): cpu = 00:03:02 ; elapsed = 00:02:56 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 89067 ; free virtual = 126247
Phase 3.14 Re-assign LUT pins | Checksum: 1d1167f8c

Time (s): cpu = 00:03:03 ; elapsed = 00:02:56 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89056 ; free virtual = 126236

Phase 3.15 Pipeline Register Optimization
Phase 3.11 Re-assign LUT pins | Checksum: 18abbb08a

Time (s): cpu = 00:03:08 ; elapsed = 00:02:58 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89063 ; free virtual = 126242

Phase 3.12 Pipeline Register Optimization
Phase 3.15 Pipeline Register Optimization | Checksum: 1d1167f8c

Time (s): cpu = 00:03:03 ; elapsed = 00:02:56 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89075 ; free virtual = 126255

Phase 3.16 Fast Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 18abbb08a

Time (s): cpu = 00:03:08 ; elapsed = 00:02:58 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89074 ; free virtual = 126253
Phase 3 Detail Placement | Checksum: 18abbb08a

Time (s): cpu = 00:03:08 ; elapsed = 00:02:58 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89072 ; free virtual = 126251

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 3.16 Fast Optimization | Checksum: 1d1167f8c

Time (s): cpu = 00:03:04 ; elapsed = 00:02:57 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89062 ; free virtual = 126241
Phase 3 Detail Placement | Checksum: 1d1167f8c

Time (s): cpu = 00:03:04 ; elapsed = 00:02:57 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89059 ; free virtual = 126239

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.3 Placer Reporting
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4.3 Placer Reporting | Checksum: 1b1ccb1ab

Time (s): cpu = 00:03:05 ; elapsed = 00:03:00 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89039 ; free virtual = 126219

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b1ccb1ab

Time (s): cpu = 00:03:05 ; elapsed = 00:03:01 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89035 ; free virtual = 126214
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b1ccb1ab

Time (s): cpu = 00:03:06 ; elapsed = 00:03:01 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89030 ; free virtual = 126209

Phase 4.1.1 Post Placement Optimization
Ending Placer Task | Checksum: 13e8f91b5

Time (s): cpu = 00:03:06 ; elapsed = 00:03:01 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 89085 ; free virtual = 126264
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:25 ; elapsed = 00:03:14 . Memory (MB): peak = 3670.637 ; gain = 950.359 ; free physical = 89083 ; free virtual = 126262
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X1Y3_placed.dcp
Post Placement Optimization Initialization | Checksum: 103289b93

Phase 4.1.1.1 BUFG Insertion

Phase 4.1.1 Post Placement Optimization
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Post Placement Optimization Initialization | Checksum: 1a3382472

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 103289b93

Time (s): cpu = 00:03:11 ; elapsed = 00:03:00 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89073 ; free virtual = 126268
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.078. For the most accurate timing information please run report_timing.
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 3.9 Commit Slice Clusters | Checksum: 157ebbff7

Time (s): cpu = 00:03:02 ; elapsed = 00:02:57 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89062 ; free virtual = 126263
Phase 4.1.1 Post Placement Optimization | Checksum: 1bfbd7c23

Time (s): cpu = 00:03:11 ; elapsed = 00:03:01 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89057 ; free virtual = 126262
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a3382472

Time (s): cpu = 00:03:06 ; elapsed = 00:02:59 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 89057 ; free virtual = 126261
Phase 4.1 Post Commit Optimization | Checksum: 1bfbd7c23

Time (s): cpu = 00:03:11 ; elapsed = 00:03:01 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89050 ; free virtual = 126259

Phase 3.10 Place Remaining

Phase 4.2 Post Placement Cleanup
Phase 3.10 Place Remaining | Checksum: 1797d2ae3

Time (s): cpu = 00:03:02 ; elapsed = 00:02:57 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89049 ; free virtual = 126267
Phase 4.2 Post Placement Cleanup | Checksum: 1bfbd7c23

Time (s): cpu = 00:03:12 ; elapsed = 00:03:01 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 89047 ; free virtual = 126266

Phase 3.11 Re-assign LUT pins
Phase 3.11 Re-assign LUT pins | Checksum: 1e7e2ece4

Time (s): cpu = 00:03:04 ; elapsed = 00:02:59 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89015 ; free virtual = 126260

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 1e7e2ece4

Time (s): cpu = 00:03:04 ; elapsed = 00:02:59 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89023 ; free virtual = 126269
Phase 3 Detail Placement | Checksum: 1e7e2ece4

Time (s): cpu = 00:03:04 ; elapsed = 00:02:59 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 89019 ; free virtual = 126268
Writing XDEF routing.
Writing XDEF routing logical nets.

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3674.645 ; gain = 0.000 ; free physical = 89011 ; free virtual = 126272
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.518. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22f4ffd6c

Time (s): cpu = 00:03:10 ; elapsed = 00:03:03 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 88973 ; free virtual = 126235
Phase 4.1 Post Commit Optimization | Checksum: 22f4ffd6c

Time (s): cpu = 00:03:10 ; elapsed = 00:03:03 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 88975 ; free virtual = 126236

Phase 4.2 Post Placement Cleanup

Phase 4.1.1 Post Placement Optimization
Phase 4.2 Post Placement Cleanup | Checksum: 22f4ffd6c

Time (s): cpu = 00:03:10 ; elapsed = 00:03:03 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 88975 ; free virtual = 126236
Post Placement Optimization Initialization | Checksum: 23b152fee

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 23b152fee

Time (s): cpu = 00:03:07 ; elapsed = 00:03:01 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 88972 ; free virtual = 126234
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.421. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18436076c

Time (s): cpu = 00:03:07 ; elapsed = 00:03:01 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 88970 ; free virtual = 126231
Phase 4.1 Post Commit Optimization | Checksum: 18436076c

Time (s): cpu = 00:03:07 ; elapsed = 00:03:01 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 88969 ; free virtual = 126231

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18436076c

Time (s): cpu = 00:03:07 ; elapsed = 00:03:02 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 88977 ; free virtual = 126242
Phase 3.6 DP Optimization | Checksum: 87b374e5

Time (s): cpu = 00:03:17 ; elapsed = 00:03:05 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 88992 ; free virtual = 126258

Phase 3.7 Flow Legalize Slice Clusters
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X1Y3/X1Y3_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3674.645 ; gain = 4.008 ; free physical = 89061 ; free virtual = 126248
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Phase 3.7 Flow Legalize Slice Clusters | Checksum: c0810709

Time (s): cpu = 00:03:19 ; elapsed = 00:03:07 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 89016 ; free virtual = 126202

Phase 3.8 Slice Area Swap

Phase 4.3 Placer Reporting
Phase 3.8 Slice Area Swap | Checksum: d84347d8

Time (s): cpu = 00:03:20 ; elapsed = 00:03:08 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 88956 ; free virtual = 126142
Phase 4.3 Placer Reporting | Checksum: 268c61592

Time (s): cpu = 00:03:20 ; elapsed = 00:03:13 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 88957 ; free virtual = 126143

Phase 4.4 Final Placement Cleanup

Phase 3.9 Commit Slice Clusters
Phase 4.4 Final Placement Cleanup | Checksum: 2688de4a2

Time (s): cpu = 00:03:20 ; elapsed = 00:03:13 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 88987 ; free virtual = 126173
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2688de4a2

Time (s): cpu = 00:03:21 ; elapsed = 00:03:13 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 88974 ; free virtual = 126160
Ending Placer Task | Checksum: 205a5f901

Time (s): cpu = 00:03:21 ; elapsed = 00:03:13 . Memory (MB): peak = 3713.293 ; gain = 596.328 ; free physical = 89035 ; free virtual = 126221
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:42 ; elapsed = 00:03:27 . Memory (MB): peak = 3713.293 ; gain = 920.023 ; free physical = 89035 ; free virtual = 126222
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X2Y5_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3717.301 ; gain = 0.000 ; free physical = 88879 ; free virtual = 126147

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 243d5e0e1

Time (s): cpu = 00:03:20 ; elapsed = 00:03:13 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 88849 ; free virtual = 126118

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2704a3475

Time (s): cpu = 00:03:20 ; elapsed = 00:03:14 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 88861 ; free virtual = 126132
Phase 3.9 Commit Slice Clusters | Checksum: 13cc88249

Time (s): cpu = 00:03:32 ; elapsed = 00:03:15 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 88864 ; free virtual = 126136

Phase 3.10 Place Remaining
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2704a3475

Time (s): cpu = 00:03:20 ; elapsed = 00:03:14 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 88859 ; free virtual = 126132
Phase 3.10 Place Remaining | Checksum: 182430fb1

Time (s): cpu = 00:03:32 ; elapsed = 00:03:15 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 88929 ; free virtual = 126202

Phase 3.11 Re-assign LUT pins
Ending Placer Task | Checksum: 24701e8f3

Time (s): cpu = 00:03:20 ; elapsed = 00:03:14 . Memory (MB): peak = 3711.301 ; gain = 596.328 ; free physical = 88925 ; free virtual = 126199
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:41 ; elapsed = 00:03:27 . Memory (MB): peak = 3711.301 ; gain = 919.023 ; free physical = 88924 ; free virtual = 126198
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X2Y4_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X2Y5/X2Y5_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3717.301 ; gain = 4.008 ; free physical = 88989 ; free virtual = 126192
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 3.11 Re-assign LUT pins | Checksum: 1bb7cdc7f

Time (s): cpu = 00:03:34 ; elapsed = 00:03:17 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 88929 ; free virtual = 126175

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 1bb7cdc7f

Time (s): cpu = 00:03:34 ; elapsed = 00:03:17 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 88935 ; free virtual = 126183
Phase 3 Detail Placement | Checksum: 1bb7cdc7f

Time (s): cpu = 00:03:34 ; elapsed = 00:03:17 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 88929 ; free virtual = 126179

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23181f6e1

Time (s): cpu = 00:03:29 ; elapsed = 00:03:19 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 88868 ; free virtual = 126132

Phase 4.4 Final Placement Cleanup
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 4.4 Final Placement Cleanup | Checksum: 1fb457ac9

Time (s): cpu = 00:03:30 ; elapsed = 00:03:19 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 88857 ; free virtual = 126128
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3715.309 ; gain = 0.000 ; free physical = 88853 ; free virtual = 126131
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fb457ac9

Time (s): cpu = 00:03:30 ; elapsed = 00:03:19 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 88810 ; free virtual = 126088
Ending Placer Task | Checksum: 11f3c7fd4

Time (s): cpu = 00:03:30 ; elapsed = 00:03:19 . Memory (MB): peak = 3589.016 ; gain = 471.352 ; free physical = 88801 ; free virtual = 126079
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:51 ; elapsed = 00:03:33 . Memory (MB): peak = 3589.016 ; gain = 851.742 ; free physical = 88788 ; free virtual = 126066
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X2Y3_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22ff32a8e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 22ff32a8e

Time (s): cpu = 00:03:40 ; elapsed = 00:03:21 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 88484 ; free virtual = 125828
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.984. For the most accurate timing information please run report_timing.

Phase 4.3 Placer Reporting
Phase 4.1.1 Post Placement Optimization | Checksum: 1e689d159

Time (s): cpu = 00:03:40 ; elapsed = 00:03:21 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 88440 ; free virtual = 125787
Phase 4.1 Post Commit Optimization | Checksum: 1e689d159

Time (s): cpu = 00:03:40 ; elapsed = 00:03:22 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 88407 ; free virtual = 125757

Phase 4.2 Post Placement Cleanup
Phase 4.3 Placer Reporting | Checksum: 246a9959e

Time (s): cpu = 00:03:28 ; elapsed = 00:03:21 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 88368 ; free virtual = 125720

Phase 4.4 Final Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e689d159

Time (s): cpu = 00:03:40 ; elapsed = 00:03:22 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 88421 ; free virtual = 125775
Phase 4.4 Final Placement Cleanup | Checksum: 23ebcf570

Time (s): cpu = 00:03:28 ; elapsed = 00:03:21 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 88622 ; free virtual = 125980
Writing XDEF routing.
Writing XDEF routing logical nets.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X2Y4/X2Y4_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3715.309 ; gain = 4.008 ; free physical = 88799 ; free virtual = 126082
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Writing XDEF routing special nets.
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3593.023 ; gain = 0.000 ; free physical = 88792 ; free virtual = 126079
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23ebcf570

Time (s): cpu = 00:03:29 ; elapsed = 00:03:21 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 88794 ; free virtual = 126081
Ending Placer Task | Checksum: 1f3d8225a

Time (s): cpu = 00:03:29 ; elapsed = 00:03:21 . Memory (MB): peak = 3674.395 ; gain = 557.969 ; free physical = 88849 ; free virtual = 126136
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:50 ; elapsed = 00:03:35 . Memory (MB): peak = 3674.395 ; gain = 939.359 ; free physical = 88849 ; free virtual = 126136
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X3Y4_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 27ae2ff8d

Time (s): cpu = 00:03:26 ; elapsed = 00:03:20 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 88809 ; free virtual = 126124

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1da0b435c

Time (s): cpu = 00:03:26 ; elapsed = 00:03:20 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 88786 ; free virtual = 126114
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1da0b435c

Time (s): cpu = 00:03:26 ; elapsed = 00:03:21 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 88785 ; free virtual = 126119
Ending Placer Task | Checksum: 192750957

Time (s): cpu = 00:03:26 ; elapsed = 00:03:21 . Memory (MB): peak = 3711.996 ; gain = 595.328 ; free physical = 88849 ; free virtual = 126189
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:48 ; elapsed = 00:03:35 . Memory (MB): peak = 3711.996 ; gain = 983.719 ; free physical = 88854 ; free virtual = 126194
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X3Y5_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3678.402 ; gain = 0.000 ; free physical = 88748 ; free virtual = 126175
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X2Y3/X2Y3_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3593.023 ; gain = 4.008 ; free physical = 88822 ; free virtual = 126169
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3716.004 ; gain = 0.000 ; free physical = 88512 ; free virtual = 125887
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 92373d4d ConstDB: 0 ShapeSum: fc89a10 RouteDB: 9c8fba58

Phase 1 Build RT Design
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X3Y4/X3Y4_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3678.402 ; gain = 4.008 ; free physical = 88525 ; free virtual = 125824
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X3Y5/X3Y5_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3716.004 ; gain = 4.008 ; free physical = 88742 ; free virtual = 125964
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3db95738 ConstDB: 0 ShapeSum: de775452 RouteDB: e9754d77

Phase 1 Build RT Design
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2a5ed9f69

Time (s): cpu = 00:03:59 ; elapsed = 00:03:40 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 88015 ; free virtual = 125237

Phase 4.4 Final Placement Cleanup
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 4.4 Final Placement Cleanup | Checksum: 28a094b3c

Time (s): cpu = 00:03:59 ; elapsed = 00:03:41 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 87928 ; free virtual = 125150
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28a094b3c

Time (s): cpu = 00:03:59 ; elapsed = 00:03:41 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 87816 ; free virtual = 125038
Ending Placer Task | Checksum: 21eaff000

Time (s): cpu = 00:03:59 ; elapsed = 00:03:41 . Memory (MB): peak = 3688.230 ; gain = 574.969 ; free physical = 87929 ; free virtual = 125151
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:21 ; elapsed = 00:03:55 . Memory (MB): peak = 3688.230 ; gain = 932.664 ; free physical = 87937 ; free virtual = 125159
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X3Y3_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b878d9f4 ConstDB: 0 ShapeSum: d65860f1 RouteDB: b830ae0e

Phase 1 Build RT Design
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3692.238 ; gain = 0.000 ; free physical = 87801 ; free virtual = 125118
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ad42a8be ConstDB: 0 ShapeSum: 355c58 RouteDB: 71c47abe

Phase 1 Build RT Design
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X3Y3/X3Y3_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3692.238 ; gain = 4.008 ; free physical = 87578 ; free virtual = 124810
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f66c36f6 ConstDB: 0 ShapeSum: e6125332 RouteDB: 17599832

Phase 1 Build RT Design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9b712714 ConstDB: 0 ShapeSum: 56ea22 RouteDB: f6acf821

Phase 1 Build RT Design
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a7c079b5 ConstDB: 0 ShapeSum: b78ba83b RouteDB: bf63ce10

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1661a6851

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 3821.645 ; gain = 0.000 ; free physical = 86399 ; free virtual = 123630
Post Restoration Checksum: NetGraph: d2408549 NumContArr: ef1a61cb Constraints: 9db2fa19 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 25f0de12d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:14 . Memory (MB): peak = 3821.645 ; gain = 0.000 ; free physical = 86545 ; free virtual = 123776

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 25f0de12d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:14 . Memory (MB): peak = 3831.660 ; gain = 10.016 ; free physical = 86512 ; free virtual = 123742

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 25f0de12d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:15 . Memory (MB): peak = 3831.660 ; gain = 10.016 ; free physical = 86511 ; free virtual = 123742

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 114ae665b

Time (s): cpu = 00:01:33 ; elapsed = 00:01:18 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86561 ; free virtual = 123792

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1ed15a171

Time (s): cpu = 00:01:34 ; elapsed = 00:01:19 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86554 ; free virtual = 123785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.335  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1554dc687

Time (s): cpu = 00:01:35 ; elapsed = 00:01:19 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86547 ; free virtual = 123777

Phase 3 Initial Routing
Phase 1 Build RT Design | Checksum: 1df4ef73d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 3826.301 ; gain = 0.000 ; free physical = 86710 ; free virtual = 123940
Post Restoration Checksum: NetGraph: 747bd155 NumContArr: a4682d20 Constraints: e6deabbd Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ffc2aa32

Time (s): cpu = 00:01:30 ; elapsed = 00:01:15 . Memory (MB): peak = 3826.301 ; gain = 0.000 ; free physical = 86674 ; free virtual = 123905

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ffc2aa32

Time (s): cpu = 00:01:30 ; elapsed = 00:01:15 . Memory (MB): peak = 3839.652 ; gain = 13.352 ; free physical = 86641 ; free virtual = 123872

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ffc2aa32

Time (s): cpu = 00:01:30 ; elapsed = 00:01:15 . Memory (MB): peak = 3839.652 ; gain = 13.352 ; free physical = 86641 ; free virtual = 123872
Phase 3 Initial Routing | Checksum: 1680a5e56

Time (s): cpu = 00:01:44 ; elapsed = 00:01:24 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86566 ; free virtual = 123797

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 200741bc9

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86535 ; free virtual = 123766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.765  | TNS=0.000  | WHS=0.026  | THS=0.000  |


Phase 2.5 Update Timing
Phase 4.1 Global Iteration 0 | Checksum: 24cfa90bc

Time (s): cpu = 00:01:49 ; elapsed = 00:01:27 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86535 ; free virtual = 123766

Phase 4.2 Additional Iteration for Hold
Phase 1 Build RT Design | Checksum: b64a3dcb

Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 3842.309 ; gain = 0.000 ; free physical = 86537 ; free virtual = 123768
Phase 4.2 Additional Iteration for Hold | Checksum: 1f2d4cb22

Time (s): cpu = 00:01:50 ; elapsed = 00:01:27 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86537 ; free virtual = 123768
Phase 4 Rip-up And Reroute | Checksum: 1f2d4cb22

Time (s): cpu = 00:01:50 ; elapsed = 00:01:27 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86537 ; free virtual = 123768

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f2d4cb22

Time (s): cpu = 00:01:50 ; elapsed = 00:01:27 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86537 ; free virtual = 123768

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f2d4cb22

Time (s): cpu = 00:01:50 ; elapsed = 00:01:28 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86537 ; free virtual = 123767
Phase 5 Delay and Skew Optimization | Checksum: 1f2d4cb22

Time (s): cpu = 00:01:50 ; elapsed = 00:01:28 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86534 ; free virtual = 123765

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Post Restoration Checksum: NetGraph: 2513daa2 NumContArr: a1aebc71 Constraints: f0f78991 Timing: 0

Phase 6.1.1 Update Timing
Phase 2.5 Update Timing | Checksum: 2867e43f6

Time (s): cpu = 00:01:36 ; elapsed = 00:01:20 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86533 ; free virtual = 123764
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.458  | TNS=0.000  | WHS=0.005  | THS=0.000  |

Phase 6.1.1 Update Timing | Checksum: 1e17a3360

Time (s): cpu = 00:01:51 ; elapsed = 00:01:28 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86529 ; free virtual = 123760
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.765  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e17a3360

Time (s): cpu = 00:01:51 ; elapsed = 00:01:29 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86529 ; free virtual = 123760
Phase 6 Post Hold Fix | Checksum: 1e17a3360

Time (s): cpu = 00:01:52 ; elapsed = 00:01:29 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86530 ; free virtual = 123760

Phase 7 Leaf Clock Prog Delay Opt
Phase 2 Router Initialization | Checksum: 2414d21c2

Time (s): cpu = 00:01:36 ; elapsed = 00:01:20 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86513 ; free virtual = 123743

Phase 3 Initial Routing
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 24caac151

Time (s): cpu = 00:01:53 ; elapsed = 00:01:29 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86534 ; free virtual = 123765

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.363864 %
  Global Horizontal Routing Utilization  = 0.604428 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b7ba20a4

Time (s): cpu = 00:01:30 ; elapsed = 00:01:15 . Memory (MB): peak = 3842.309 ; gain = 0.000 ; free physical = 86524 ; free virtual = 123754

Phase 2.2 Fix Topology Constraints
Phase 8 Route finalize | Checksum: 20d26db4b

Time (s): cpu = 00:01:54 ; elapsed = 00:01:30 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86488 ; free virtual = 123718

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 2.2 Fix Topology Constraints | Checksum: 1b7ba20a4

Time (s): cpu = 00:01:31 ; elapsed = 00:01:15 . Memory (MB): peak = 3842.309 ; gain = 0.000 ; free physical = 86486 ; free virtual = 123717

Phase 2.3 Pre Route Cleanup
Phase 9 Verifying routed nets | Checksum: 20d26db4b

Time (s): cpu = 00:01:54 ; elapsed = 00:01:30 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86485 ; free virtual = 123716
Phase 2.3 Pre Route Cleanup | Checksum: 1b7ba20a4

Time (s): cpu = 00:01:31 ; elapsed = 00:01:15 . Memory (MB): peak = 3842.309 ; gain = 0.000 ; free physical = 86485 ; free virtual = 123716

Phase 10 Depositing Routes
Phase 1 Build RT Design | Checksum: 1f5181a0e

Time (s): cpu = 00:01:29 ; elapsed = 00:01:12 . Memory (MB): peak = 3834.719 ; gain = 0.000 ; free physical = 86337 ; free virtual = 123567
Post Restoration Checksum: NetGraph: f5f07233 NumContArr: 2ea9145f Constraints: c797e852 Timing: 0
Phase 10 Depositing Routes | Checksum: 20d26db4b

Time (s): cpu = 00:01:57 ; elapsed = 00:01:33 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86354 ; free virtual = 123585

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.765  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 20d26db4b

Time (s): cpu = 00:01:57 ; elapsed = 00:01:33 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86355 ; free virtual = 123586
INFO: [Route 35-16] Router Completed Successfully

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1048a978c

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86441 ; free virtual = 123672

Phase 2.5 Update Timing
Phase 3 Initial Routing | Checksum: 24df16e93

Time (s): cpu = 00:01:46 ; elapsed = 00:01:25 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86448 ; free virtual = 123679

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 1 Build RT Design | Checksum: 1ea6f632d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3834.402 ; gain = 0.000 ; free physical = 86451 ; free virtual = 123682

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ec316ee4

Time (s): cpu = 00:01:32 ; elapsed = 00:01:15 . Memory (MB): peak = 3834.719 ; gain = 0.000 ; free physical = 86451 ; free virtual = 123682

Phase 2.2 Fix Topology Constraints
Post Restoration Checksum: NetGraph: c04790a9 NumContArr: e8633a79 Constraints: a1388f42 Timing: 0
Phase 2.5 Update Timing | Checksum: 106837da1

Time (s): cpu = 00:01:36 ; elapsed = 00:01:20 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86414 ; free virtual = 123645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.596  | TNS=0.000  | WHS=-0.031 | THS=-0.056 |

Phase 2.2 Fix Topology Constraints | Checksum: 1ec316ee4

Time (s): cpu = 00:01:32 ; elapsed = 00:01:15 . Memory (MB): peak = 3843.062 ; gain = 8.344 ; free physical = 86412 ; free virtual = 123643

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ec316ee4

Time (s): cpu = 00:01:32 ; elapsed = 00:01:15 . Memory (MB): peak = 3843.062 ; gain = 8.344 ; free physical = 86408 ; free virtual = 123639
Phase 2 Router Initialization | Checksum: 1152a1a77

Time (s): cpu = 00:01:36 ; elapsed = 00:01:20 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86386 ; free virtual = 123617

Phase 3 Initial Routing
 Number of Nodes with overlaps = 253
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 249e35a64

Time (s): cpu = 00:01:30 ; elapsed = 00:01:14 . Memory (MB): peak = 3834.402 ; gain = 0.000 ; free physical = 86445 ; free virtual = 123675

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 249e35a64

Time (s): cpu = 00:01:30 ; elapsed = 00:01:14 . Memory (MB): peak = 3841.746 ; gain = 7.344 ; free physical = 86415 ; free virtual = 123646

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 249e35a64

Time (s): cpu = 00:01:30 ; elapsed = 00:01:15 . Memory (MB): peak = 3841.746 ; gain = 7.344 ; free physical = 86415 ; free virtual = 123646
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.092  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 31c3607d3

Time (s): cpu = 00:01:53 ; elapsed = 00:01:29 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86376 ; free virtual = 123607

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 314d1cdca

Time (s): cpu = 00:01:53 ; elapsed = 00:01:29 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86356 ; free virtual = 123587
Phase 4 Rip-up And Reroute | Checksum: 314d1cdca

Time (s): cpu = 00:01:53 ; elapsed = 00:01:29 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86347 ; free virtual = 123578

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 2.4 Global Clock Net Routing
Phase 5.1 Delay CleanUp | Checksum: 314d1cdca

Time (s): cpu = 00:01:53 ; elapsed = 00:01:29 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86366 ; free virtual = 123597

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 314d1cdca

Time (s): cpu = 00:01:53 ; elapsed = 00:01:29 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86358 ; free virtual = 123589
Phase 5 Delay and Skew Optimization | Checksum: 314d1cdca

Time (s): cpu = 00:01:53 ; elapsed = 00:01:29 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86348 ; free virtual = 123579

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1c6a1410a

Time (s): cpu = 00:01:35 ; elapsed = 00:01:19 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86305 ; free virtual = 123536

Phase 2.5 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f57ab64e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:30 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86311 ; free virtual = 123542
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.092  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2f57ab64e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:31 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86311 ; free virtual = 123542
Phase 6 Post Hold Fix | Checksum: 2f57ab64e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:31 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86311 ; free virtual = 123542

Phase 7 Leaf Clock Prog Delay Opt
Phase 1 Build RT Design | Checksum: 1ac586124

Time (s): cpu = 00:01:29 ; elapsed = 00:01:14 . Memory (MB): peak = 3828.004 ; gain = 0.000 ; free physical = 86287 ; free virtual = 123518
Phase 2.5 Update Timing | Checksum: 1da3ee37a

Time (s): cpu = 00:01:38 ; elapsed = 00:01:20 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86283 ; free virtual = 123514
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.183  | TNS=0.000  | WHS=-0.013 | THS=-0.016 |

Post Restoration Checksum: NetGraph: 55fc6234 NumContArr: 58adc2cb Constraints: a9a3eec8 Timing: 0

Phase 2.4 Global Clock Net Routing
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 2adb76bf5

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86316 ; free virtual = 123547

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.250387 %
  Global Horizontal Routing Utilization  = 0.531751 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 200bf1cf5

Time (s): cpu = 00:01:33 ; elapsed = 00:01:18 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86309 ; free virtual = 123540
Phase 2 Router Initialization | Checksum: 209ed0eee

Time (s): cpu = 00:01:39 ; elapsed = 00:01:21 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86305 ; free virtual = 123536

Phase 3 Initial Routing

Phase 2.5 Update Timing
Phase 8 Route finalize | Checksum: 2e92e2a92

Time (s): cpu = 00:01:58 ; elapsed = 00:01:32 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86307 ; free virtual = 123538

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2e92e2a92

Time (s): cpu = 00:01:58 ; elapsed = 00:01:32 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86308 ; free virtual = 123539

Phase 10 Depositing Routes
Phase 2.5 Update Timing | Checksum: 249db7ffc

Time (s): cpu = 00:01:35 ; elapsed = 00:01:19 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86326 ; free virtual = 123557
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.589  | TNS=0.000  | WHS=-0.029 | THS=-0.126 |


Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1584e13c7

Time (s): cpu = 00:01:32 ; elapsed = 00:01:17 . Memory (MB): peak = 3828.004 ; gain = 0.000 ; free physical = 86321 ; free virtual = 123552

Phase 2.2 Fix Topology Constraints
Phase 2 Router Initialization | Checksum: 26976381f

Time (s): cpu = 00:01:36 ; elapsed = 00:01:20 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86284 ; free virtual = 123514
Phase 2.2 Fix Topology Constraints | Checksum: 1584e13c7

Time (s): cpu = 00:01:32 ; elapsed = 00:01:17 . Memory (MB): peak = 3841.355 ; gain = 13.352 ; free physical = 86284 ; free virtual = 123514

Phase 2.3 Pre Route Cleanup

Phase 3 Initial Routing
Phase 2.3 Pre Route Cleanup | Checksum: 1584e13c7

Time (s): cpu = 00:01:32 ; elapsed = 00:01:17 . Memory (MB): peak = 3841.355 ; gain = 13.352 ; free physical = 86292 ; free virtual = 123523
Phase 3 Initial Routing | Checksum: 1bc34556e

Time (s): cpu = 00:01:50 ; elapsed = 00:01:28 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86236 ; free virtual = 123467

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 10 Depositing Routes | Checksum: 2e92e2a92

Time (s): cpu = 00:02:00 ; elapsed = 00:01:35 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86188 ; free virtual = 123419

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.092  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2e92e2a92

Time (s): cpu = 00:02:01 ; elapsed = 00:01:35 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86173 ; free virtual = 123404
INFO: [Route 35-16] Router Completed Successfully
 Number of Nodes with overlaps = 235
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0

Phase 2.4 Global Clock Net Routing
Phase 3 Initial Routing | Checksum: 1f6ead218

Time (s): cpu = 00:01:49 ; elapsed = 00:01:27 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86251 ; free virtual = 123482

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: d4e2bbd0

Time (s): cpu = 00:01:36 ; elapsed = 00:01:21 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86252 ; free virtual = 123483

Phase 2.5 Update Timing
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.508  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 17fc38bf8

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86251 ; free virtual = 123482

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1eb74d823

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86252 ; free virtual = 123483
Phase 4 Rip-up And Reroute | Checksum: 1eb74d823

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86251 ; free virtual = 123482

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1eb74d823

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86251 ; free virtual = 123482

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1eb74d823

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86252 ; free virtual = 123483
Phase 5 Delay and Skew Optimization | Checksum: 1eb74d823

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86252 ; free virtual = 123483

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 2.5 Update Timing | Checksum: 13d2bc749

Time (s): cpu = 00:01:38 ; elapsed = 00:01:23 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86274 ; free virtual = 123504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.416  | TNS=0.000  | WHS=-0.013 | THS=-0.025 |

Phase 6.1.1 Update Timing | Checksum: 16fbdc56f

Time (s): cpu = 00:01:59 ; elapsed = 00:01:33 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86268 ; free virtual = 123499
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.508  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16fbdc56f

Time (s): cpu = 00:01:59 ; elapsed = 00:01:33 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86267 ; free virtual = 123498
Phase 6 Post Hold Fix | Checksum: 16fbdc56f

Time (s): cpu = 00:01:59 ; elapsed = 00:01:33 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86262 ; free virtual = 123492

Phase 7 Leaf Clock Prog Delay Opt
 Number of Nodes with overlaps = 797
Phase 2 Router Initialization | Checksum: e6959947

Time (s): cpu = 00:01:39 ; elapsed = 00:01:23 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86247 ; free virtual = 123478

Phase 3 Initial Routing
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 1e0fef6ac

Time (s): cpu = 00:02:01 ; elapsed = 00:01:34 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86256 ; free virtual = 123487

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.358793 %
  Global Horizontal Routing Utilization  = 0.593012 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 5
Phase 8 Route finalize | Checksum: 1ed0cfdcf

Time (s): cpu = 00:02:02 ; elapsed = 00:01:35 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86251 ; free virtual = 123482

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1ed0cfdcf

Time (s): cpu = 00:02:02 ; elapsed = 00:01:35 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86251 ; free virtual = 123482

Phase 10 Depositing Routes
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
Phase 3 Initial Routing | Checksum: 284851d8f

Time (s): cpu = 00:01:53 ; elapsed = 00:01:29 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86229 ; free virtual = 123460

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
Phase 10 Depositing Routes | Checksum: 1ed0cfdcf

Time (s): cpu = 00:02:04 ; elapsed = 00:01:38 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86243 ; free virtual = 123474

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.508  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1ed0cfdcf

Time (s): cpu = 00:02:05 ; elapsed = 00:01:38 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86239 ; free virtual = 123470
INFO: [Route 35-16] Router Completed Successfully
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 772
 Number of Nodes with overlaps = 1
Phase 1 Build RT Design | Checksum: 21e7eb08a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 3874.543 ; gain = 0.000 ; free physical = 86319 ; free virtual = 123549
 Number of Nodes with overlaps = 1
Post Restoration Checksum: NetGraph: 415a03aa NumContArr: 6829013a Constraints: b266ac6a Timing: 0
 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 144
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.062  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1e00d68c0

Time (s): cpu = 00:02:04 ; elapsed = 00:01:37 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86322 ; free virtual = 123552

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 21fd82f74

Time (s): cpu = 00:02:04 ; elapsed = 00:01:37 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86320 ; free virtual = 123551
Phase 4 Rip-up And Reroute | Checksum: 21fd82f74

Time (s): cpu = 00:02:05 ; elapsed = 00:01:37 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86320 ; free virtual = 123551

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 21fd82f74

Time (s): cpu = 00:02:05 ; elapsed = 00:01:38 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86323 ; free virtual = 123554

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21fd82f74

Time (s): cpu = 00:02:05 ; elapsed = 00:01:38 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86322 ; free virtual = 123553
 Number of Nodes with overlaps = 18
Phase 5 Delay and Skew Optimization | Checksum: 21fd82f74

Time (s): cpu = 00:02:05 ; elapsed = 00:01:38 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86318 ; free virtual = 123549

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15be9b14e

Time (s): cpu = 00:01:30 ; elapsed = 00:01:14 . Memory (MB): peak = 3874.543 ; gain = 0.000 ; free physical = 86332 ; free virtual = 123563

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15be9b14e

Time (s): cpu = 00:01:30 ; elapsed = 00:01:15 . Memory (MB): peak = 3874.543 ; gain = 0.000 ; free physical = 86291 ; free virtual = 123522

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15be9b14e

Time (s): cpu = 00:01:31 ; elapsed = 00:01:15 . Memory (MB): peak = 3874.543 ; gain = 0.000 ; free physical = 86286 ; free virtual = 123517
Phase 6.1.1 Update Timing | Checksum: 2413c1636

Time (s): cpu = 00:02:07 ; elapsed = 00:01:39 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86243 ; free virtual = 123474
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.062  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2413c1636

Time (s): cpu = 00:02:07 ; elapsed = 00:01:39 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86239 ; free virtual = 123470
 Number of Nodes with overlaps = 4
Phase 6 Post Hold Fix | Checksum: 2413c1636

Time (s): cpu = 00:02:07 ; elapsed = 00:01:39 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86227 ; free virtual = 123458

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 1bce6d55a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86133 ; free virtual = 123363

Phase 8 Route finalize
 Number of Nodes with overlaps = 2

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.396995 %
  Global Horizontal Routing Utilization  = 0.642112 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

 Number of Nodes with overlaps = 0
Phase 8 Route finalize | Checksum: 232c81ffa

Time (s): cpu = 00:02:10 ; elapsed = 00:01:41 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86154 ; free virtual = 123385

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 232c81ffa

Time (s): cpu = 00:02:10 ; elapsed = 00:01:41 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86156 ; free virtual = 123387

Phase 10 Depositing Routes
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.516  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 22f05112d

Time (s): cpu = 00:02:06 ; elapsed = 00:01:38 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86149 ; free virtual = 123380

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2aefe2ed9

Time (s): cpu = 00:02:07 ; elapsed = 00:01:38 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86146 ; free virtual = 123377
Phase 4 Rip-up And Reroute | Checksum: 2aefe2ed9

Time (s): cpu = 00:02:07 ; elapsed = 00:01:38 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86145 ; free virtual = 123376

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 2.4 Global Clock Net Routing
Phase 5.1 Delay CleanUp | Checksum: 2aefe2ed9

Time (s): cpu = 00:02:07 ; elapsed = 00:01:38 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86177 ; free virtual = 123408

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2aefe2ed9

Time (s): cpu = 00:02:07 ; elapsed = 00:01:39 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86177 ; free virtual = 123408
Phase 5 Delay and Skew Optimization | Checksum: 2aefe2ed9

Time (s): cpu = 00:02:07 ; elapsed = 00:01:39 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86177 ; free virtual = 123407

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 26670c93f

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86184 ; free virtual = 123415
Phase 3 Initial Routing | Checksum: 27b84e627

Time (s): cpu = 00:02:01 ; elapsed = 00:01:36 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86183 ; free virtual = 123414

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 2.5 Update Timing
Phase 6.1.1 Update Timing | Checksum: 220f252d2

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86189 ; free virtual = 123420
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.516  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 220f252d2

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86189 ; free virtual = 123419
Phase 6 Post Hold Fix | Checksum: 220f252d2

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86190 ; free virtual = 123421

Phase 7 Leaf Clock Prog Delay Opt
Phase 10 Depositing Routes | Checksum: 232c81ffa

Time (s): cpu = 00:02:13 ; elapsed = 00:01:44 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86179 ; free virtual = 123409

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.062  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 232c81ffa

Time (s): cpu = 00:02:13 ; elapsed = 00:01:44 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86185 ; free virtual = 123416

Time (s): cpu = 00:02:27 ; elapsed = 00:02:04 . Memory (MB): peak = 3872.316 ; gain = 50.672 ; free physical = 86208 ; free virtual = 123439

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:54 ; elapsed = 00:02:26 . Memory (MB): peak = 3872.316 ; gain = 197.672 ; free physical = 86215 ; free virtual = 123445
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X1Y3_routed.dcp
INFO: [Route 35-16] Router Completed Successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 2a0121ed7

Time (s): cpu = 00:02:11 ; elapsed = 00:01:41 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86252 ; free virtual = 123493

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.509132 %
  Global Horizontal Routing Utilization  = 0.692828 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

 Number of Nodes with overlaps = 396
Phase 2.5 Update Timing | Checksum: 2c9b63b22

Time (s): cpu = 00:01:38 ; elapsed = 00:01:21 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86217 ; free virtual = 123488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.171  | TNS=0.000  | WHS=-0.016 | THS=-0.035 |

Phase 8 Route finalize | Checksum: 21d770603

Time (s): cpu = 00:02:12 ; elapsed = 00:01:42 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86209 ; free virtual = 123482

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21d770603

Time (s): cpu = 00:02:12 ; elapsed = 00:01:42 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86206 ; free virtual = 123482

Phase 10 Depositing Routes
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 2d12c362f

Time (s): cpu = 00:01:41 ; elapsed = 00:01:22 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86191 ; free virtual = 123483

Phase 3 Initial Routing
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.747  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 4.1 Global Iteration 0 | Checksum: 233c12556

Time (s): cpu = 00:02:09 ; elapsed = 00:01:41 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86184 ; free virtual = 123488

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 22688f177

Time (s): cpu = 00:02:09 ; elapsed = 00:01:41 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86170 ; free virtual = 123481
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3872.316 ; gain = 0.000 ; free physical = 86166 ; free virtual = 123482
Phase 4 Rip-up And Reroute | Checksum: 22688f177

Time (s): cpu = 00:02:09 ; elapsed = 00:01:41 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86166 ; free virtual = 123482

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 22688f177

Time (s): cpu = 00:02:09 ; elapsed = 00:01:41 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86165 ; free virtual = 123480

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22688f177

Time (s): cpu = 00:02:10 ; elapsed = 00:01:42 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86165 ; free virtual = 123481
Phase 5 Delay and Skew Optimization | Checksum: 22688f177

Time (s): cpu = 00:02:10 ; elapsed = 00:01:42 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86165 ; free virtual = 123481

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 10 Depositing Routes | Checksum: 21d770603

Time (s): cpu = 00:02:15 ; elapsed = 00:01:44 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86165 ; free virtual = 123480

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.516  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 21d770603

Time (s): cpu = 00:02:15 ; elapsed = 00:01:45 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86167 ; free virtual = 123483
INFO: [Route 35-16] Router Completed Successfully
Phase 6.1.1 Update Timing | Checksum: 1ca20e0f7

Time (s): cpu = 00:02:11 ; elapsed = 00:01:43 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86232 ; free virtual = 123548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.747  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ca20e0f7

Time (s): cpu = 00:02:12 ; elapsed = 00:01:43 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86231 ; free virtual = 123547
Phase 6 Post Hold Fix | Checksum: 1ca20e0f7

Time (s): cpu = 00:02:12 ; elapsed = 00:01:43 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86231 ; free virtual = 123547

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 280f3f7f5

Time (s): cpu = 00:02:13 ; elapsed = 00:01:44 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86212 ; free virtual = 123533

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.423431 %
  Global Horizontal Routing Utilization  = 0.617749 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X1Y3/X1Y3_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3872.316 ; gain = 0.000 ; free physical = 86299 ; free virtual = 123538
# report_timing_summary > ./timing.rpt
Phase 8 Route finalize | Checksum: 1c778c483

Time (s): cpu = 00:02:15 ; elapsed = 00:01:45 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86295 ; free virtual = 123533

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c778c483

Time (s): cpu = 00:02:15 ; elapsed = 00:01:45 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86294 ; free virtual = 123532

Phase 10 Depositing Routes
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X1Y3/inst ../../F005_bits_rendering/leaf_X1Y3
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X1Y3/inst ../../F005_bits_rendering/leaf_X1Y3
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Phase 3 Initial Routing | Checksum: 26c7a9e41

Time (s): cpu = 00:01:51 ; elapsed = 00:01:28 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86285 ; free virtual = 123524

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Phase 10 Depositing Routes | Checksum: 1c778c483

Time (s): cpu = 00:02:17 ; elapsed = 00:01:48 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86278 ; free virtual = 123517

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.747  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1c778c483

Time (s): cpu = 00:02:18 ; elapsed = 00:01:48 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86287 ; free virtual = 123525
INFO: [Route 35-16] Router Completed Successfully
 Number of Nodes with overlaps = 1280

Time (s): cpu = 00:02:33 ; elapsed = 00:02:07 . Memory (MB): peak = 3881.309 ; gain = 55.008 ; free physical = 86356 ; free virtual = 123594

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:00 ; elapsed = 00:02:29 . Memory (MB): peak = 3881.309 ; gain = 164.008 ; free physical = 86356 ; free virtual = 123594
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X2Y5_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
Writing XDEF routing.
Writing XDEF routing logical nets.
 Number of Nodes with overlaps = 0
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3881.309 ; gain = 0.000 ; free physical = 86261 ; free virtual = 123586
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=-0.001 | THS=-0.001 |

Phase 4.1 Global Iteration 0 | Checksum: 14c0588d2

Time (s): cpu = 00:02:07 ; elapsed = 00:01:37 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86273 ; free virtual = 123598

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1fed01d94

Time (s): cpu = 00:02:07 ; elapsed = 00:01:37 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86273 ; free virtual = 123598
Phase 4 Rip-up And Reroute | Checksum: 1fed01d94

Time (s): cpu = 00:02:07 ; elapsed = 00:01:37 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86273 ; free virtual = 123598

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13d3dcac3

Time (s): cpu = 00:02:10 ; elapsed = 00:01:39 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86269 ; free virtual = 123600
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 13d3dcac3

Time (s): cpu = 00:02:10 ; elapsed = 00:01:39 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86268 ; free virtual = 123601

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13d3dcac3

Time (s): cpu = 00:02:10 ; elapsed = 00:01:39 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86267 ; free virtual = 123600
Phase 5 Delay and Skew Optimization | Checksum: 13d3dcac3

Time (s): cpu = 00:02:11 ; elapsed = 00:01:39 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86267 ; free virtual = 123601

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X2Y5/X2Y5_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3881.309 ; gain = 0.000 ; free physical = 86357 ; free virtual = 123604

Phase 6.1.1 Update Timing
# report_timing_summary > ./timing.rpt
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X2Y5/inst ../../F005_bits_rendering/leaf_X2Y5
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X2Y5/inst ../../F005_bits_rendering/leaf_X2Y5
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Phase 6.1.1 Update Timing | Checksum: 11ec565d1

Time (s): cpu = 00:02:12 ; elapsed = 00:01:40 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86359 ; free virtual = 123606
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Running DRC as a precondition to command write_bitstream
Phase 6.1 Hold Fix Iter | Checksum: 11fc6613a

Time (s): cpu = 00:02:12 ; elapsed = 00:01:40 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86359 ; free virtual = 123606

Time (s): cpu = 00:02:36 ; elapsed = 00:02:09 . Memory (MB): peak = 3881.637 ; gain = 39.328 ; free physical = 86370 ; free virtual = 123616

Routing Is Done.
Phase 6 Post Hold Fix | Checksum: 11fc6613a

Time (s): cpu = 00:02:12 ; elapsed = 00:01:40 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86370 ; free virtual = 123616

Phase 7 Leaf Clock Prog Delay Opt
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:03 ; elapsed = 00:02:30 . Memory (MB): peak = 3881.637 ; gain = 166.328 ; free physical = 86370 ; free virtual = 123616
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X2Y4_routed.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 15cbeccb6

Time (s): cpu = 00:02:15 ; elapsed = 00:01:42 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86307 ; free virtual = 123609

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.538794 %
  Global Horizontal Routing Utilization  = 0.787817 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1f4fccf9e

Time (s): cpu = 00:02:16 ; elapsed = 00:01:43 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86283 ; free virtual = 123598

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1f4fccf9e

Time (s): cpu = 00:02:16 ; elapsed = 00:01:43 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86280 ; free virtual = 123596

Phase 10 Depositing Routes
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3881.637 ; gain = 0.000 ; free physical = 86258 ; free virtual = 123592
Phase 10 Depositing Routes | Checksum: 1f4fccf9e

Time (s): cpu = 00:02:19 ; elapsed = 00:01:46 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86261 ; free virtual = 123597

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.688  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1f4fccf9e

Time (s): cpu = 00:02:19 ; elapsed = 00:01:46 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86264 ; free virtual = 123603
INFO: [Route 35-16] Router Completed Successfully
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X2Y4/X2Y4_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3881.637 ; gain = 0.000 ; free physical = 86404 ; free virtual = 123659
# report_timing_summary > ./timing.rpt
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X2Y4/inst ../../F005_bits_rendering/leaf_X2Y4
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X2Y4/inst ../../F005_bits_rendering/leaf_X2Y4
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.

Time (s): cpu = 00:02:45 ; elapsed = 00:02:15 . Memory (MB): peak = 3887.719 ; gain = 53.000 ; free physical = 86382 ; free virtual = 123637

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:12 ; elapsed = 00:02:37 . Memory (MB): peak = 3887.719 ; gain = 294.695 ; free physical = 86383 ; free virtual = 123638
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X2Y3_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.

Time (s): cpu = 00:02:45 ; elapsed = 00:02:15 . Memory (MB): peak = 3884.402 ; gain = 50.000 ; free physical = 86306 ; free virtual = 123641

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:12 ; elapsed = 00:02:37 . Memory (MB): peak = 3884.402 ; gain = 206.000 ; free physical = 86306 ; free virtual = 123641
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X3Y4_routed.dcp
Writing XDEF routing special nets.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3887.719 ; gain = 0.000 ; free physical = 86295 ; free virtual = 123640
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3884.402 ; gain = 0.000 ; free physical = 86202 ; free virtual = 123641
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X2Y3/X2Y3_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3887.719 ; gain = 0.000 ; free physical = 86290 ; free virtual = 123642
# report_timing_summary > ./timing.rpt
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X2Y3/inst ../../F005_bits_rendering/leaf_X2Y3
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X2Y3/inst ../../F005_bits_rendering/leaf_X2Y3
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.

Time (s): cpu = 00:02:48 ; elapsed = 00:02:19 . Memory (MB): peak = 3883.012 ; gain = 55.008 ; free physical = 86306 ; free virtual = 123665

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:16 ; elapsed = 00:02:41 . Memory (MB): peak = 3883.012 ; gain = 167.008 ; free physical = 86308 ; free virtual = 123668
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X3Y5_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X3Y4/X3Y4_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3884.402 ; gain = 0.000 ; free physical = 86391 ; free virtual = 123664
# report_timing_summary > ./timing.rpt
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X3Y4/inst ../../F005_bits_rendering/leaf_X3Y4
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X3Y4/inst ../../F005_bits_rendering/leaf_X3Y4
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3883.012 ; gain = 0.000 ; free physical = 86288 ; free virtual = 123647
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X3Y5/X3Y5_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3883.012 ; gain = 0.000 ; free physical = 86369 ; free virtual = 123649
# report_timing_summary > ./timing.rpt
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X3Y5/inst ../../F005_bits_rendering/leaf_X3Y5
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X3Y5/inst ../../F005_bits_rendering/leaf_X3Y5
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.

Time (s): cpu = 00:02:50 ; elapsed = 00:02:16 . Memory (MB): peak = 3905.199 ; gain = 30.656 ; free physical = 86364 ; free virtual = 123644

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:18 ; elapsed = 00:02:39 . Memory (MB): peak = 3905.199 ; gain = 212.961 ; free physical = 86364 ; free virtual = 123644
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X3Y3_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3905.199 ; gain = 0.000 ; free physical = 86256 ; free virtual = 123635
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_rendering/page_X3Y3/X3Y3_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3905.199 ; gain = 0.000 ; free physical = 86352 ; free virtual = 123643
# report_timing_summary > ./timing.rpt
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X3Y3/inst ../../F005_bits_rendering/leaf_X3Y3
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X3Y3/inst ../../F005_bits_rendering/leaf_X3Y3
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X1Y3"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
INFO: [DRC 23-27] Running DRC with 2 threads
Loading route data...
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y23:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y27:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y34:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y36:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y43:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y45:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y46:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y73:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y75:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y85:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y87:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y88:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y36:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y43:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y45:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y46:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y73:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y87:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X37Y43:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X37Y46:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X37Y87:A5LUT. For this programming the O5 output pin should have a signal.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X2Y5/inst/stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X2Y5/inst/stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X2Y5/inst/stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 21 Warnings, 3 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X2Y5"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Processing options...
INFO: [DRC 23-27] Running DRC with 2 threads
Loading data files...
Loading site data...
INFO: [DRC 23-27] Running DRC with 2 threads
Loading route data...
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X49Y243:A5LUT. For this programming the O5 output pin should have a signal.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X2Y4/inst/stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X2Y4/inst/stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X2Y4"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
INFO: [DRC 23-27] Running DRC with 2 threads
Loading site data...
Processing options...
Loading route data...
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X53Y225:C5LUT. For this programming the O5 output pin should have a signal.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X2Y3/inst/stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X2Y3"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Creating bitmap...
Loading data files...
Loading site data...
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X3Y4/inst/stream_in_link5/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X3Y4/inst/stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X3Y4"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Processing options...
Creating bitstream...
Loading route data...
Loading data files...
Partial bitstream contains 5296832 bits.
Writing bitstream ../../F005_bits_rendering/leaf_X1Y3.bit...
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
Loading site data...
Loading route data...
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X3Y5/inst/stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X3Y5"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:14 ; elapsed = 00:03:16 . Memory (MB): peak = 4266.535 ; gain = 394.219 ; free physical = 84976 ; free virtual = 122267
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "bit_gen: $total_seconds seconds"
# report_utilization -pblocks p_X1Y3 > utilization.rpt
Loading site data...
Processing options...
Creating bitmap...
Loading route data...
# report_timing_summary > timing.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:43:56 2021...
Processing options...
Creating bitstream...
Partial bitstream contains 7748096 bits.
Writing bitstream ../../F005_bits_rendering/leaf_X2Y5.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
Creating bitmap...
Processing options...
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X79Y230:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X73Y205:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X76Y210:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X76Y235:A5LUT. For this programming the O5 output pin should have a signal.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X3Y3/inst/stream_in_link2/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X3Y3/inst/stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X3Y3"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:20 ; elapsed = 00:03:19 . Memory (MB): peak = 4287.527 ; gain = 406.219 ; free physical = 87785 ; free virtual = 125077
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "bit_gen: $total_seconds seconds"
# report_utilization -pblocks p_X2Y5 > utilization.rpt
Loading site data...
Creating bitstream...
Loading route data...
Partial bitstream contains 7748096 bits.
Writing bitstream ../../F005_bits_rendering/leaf_X2Y4.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
# report_timing_summary > timing.rpt
Creating bitmap...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:44:12 2021...
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:21 ; elapsed = 00:03:21 . Memory (MB): peak = 4267.855 ; gain = 386.219 ; free physical = 90777 ; free virtual = 128070
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "bit_gen: $total_seconds seconds"
# report_utilization -pblocks p_X2Y4 > utilization.rpt
Creating bitmap...
Creating bitstream...
Processing options...
Partial bitstream contains 7748096 bits.
Writing bitstream ../../F005_bits_rendering/leaf_X2Y3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
# report_timing_summary > timing.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:44:22 2021...
Creating bitmap...
Creating bitstream...
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:21 ; elapsed = 00:03:20 . Memory (MB): peak = 4312.938 ; gain = 425.219 ; free physical = 93837 ; free virtual = 131131
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "bit_gen: $total_seconds seconds"
# report_utilization -pblocks p_X2Y3 > utilization.rpt
Partial bitstream contains 9554240 bits.
Writing bitstream ../../F005_bits_rendering/leaf_X3Y4.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
Creating bitstream...
# report_timing_summary > timing.rpt
Partial bitstream contains 9554240 bits.
Writing bitstream ../../F005_bits_rendering/leaf_X3Y5.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:22 ; elapsed = 00:03:23 . Memory (MB): peak = 4292.621 ; gain = 408.219 ; free physical = 94412 ; free virtual = 131709
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "bit_gen: $total_seconds seconds"
# report_utilization -pblocks p_X3Y4 > utilization.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:44:32 2021...
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:21 ; elapsed = 00:03:22 . Memory (MB): peak = 4263.230 ; gain = 380.219 ; free physical = 97404 ; free virtual = 134700
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "bit_gen: $total_seconds seconds"
# report_utilization -pblocks p_X3Y5 > utilization.rpt
Creating bitmap...
# report_timing_summary > timing.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:44:38 2021...
# report_timing_summary > timing.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:44:43 2021...
Creating bitstream...
/tmp/direct_wires/workspace/F004_pr_rendering
