library ieee;
use ieee.std_logic_1164.all;

enity sumrest is
port (a,b: in std_logic_vector(2 down to 0);
		sel: in std_logic_vector(1 downto 0);
		cin: in std_logic;
		sal: out std_logic_vector(2 down to 0);
		cout: out std_logic
);
end;

architecture arqsumrest of sumrest is
signal salmuxb: std_logic_vector(2 down to 0);
	begin
		u1: entity work.mux2x1(arqmux2x1)
