Time resolution is 1 ps
Note: Starting preamble generation...
Time: 40 ns  Iteration: 0  Process: /tb_simple_preamble/stim_proc  File: C:/Users/yy/Downloads/Zhou_337564/FSM design VHDL 2 process/FSM design VHDL 2 process.srcs/sources_1/new/tb.vhd
Note: Cycle 0: data_out = '0'
Time: 60 ns  Iteration: 0  Process: /tb_simple_preamble/stim_proc  File: C:/Users/yy/Downloads/Zhou_337564/FSM design VHDL 2 process/FSM design VHDL 2 process.srcs/sources_1/new/tb.vhd
Note: Cycle 1: data_out = '1'
Time: 70 ns  Iteration: 0  Process: /tb_simple_preamble/stim_proc  File: C:/Users/yy/Downloads/Zhou_337564/FSM design VHDL 2 process/FSM design VHDL 2 process.srcs/sources_1/new/tb.vhd
Note: Cycle 2: data_out = '0'
Time: 80 ns  Iteration: 0  Process: /tb_simple_preamble/stim_proc  File: C:/Users/yy/Downloads/Zhou_337564/FSM design VHDL 2 process/FSM design VHDL 2 process.srcs/sources_1/new/tb.vhd
Note: Cycle 3: data_out = '1'
Time: 90 ns  Iteration: 0  Process: /tb_simple_preamble/stim_proc  File: C:/Users/yy/Downloads/Zhou_337564/FSM design VHDL 2 process/FSM design VHDL 2 process.srcs/sources_1/new/tb.vhd
Note: Cycle 4: data_out = '0'
Time: 100 ns  Iteration: 0  Process: /tb_simple_preamble/stim_proc  File: C:/Users/yy/Downloads/Zhou_337564/FSM design VHDL 2 process/FSM design VHDL 2 process.srcs/sources_1/new/tb.vhd
Note: Cycle 5: data_out = '1'
Time: 110 ns  Iteration: 0  Process: /tb_simple_preamble/stim_proc  File: C:/Users/yy/Downloads/Zhou_337564/FSM design VHDL 2 process/FSM design VHDL 2 process.srcs/sources_1/new/tb.vhd
Note: Cycle 6: data_out = '0'
Time: 120 ns  Iteration: 0  Process: /tb_simple_preamble/stim_proc  File: C:/Users/yy/Downloads/Zhou_337564/FSM design VHDL 2 process/FSM design VHDL 2 process.srcs/sources_1/new/tb.vhd
Note: Cycle 7: data_out = '0'
Time: 130 ns  Iteration: 0  Process: /tb_simple_preamble/stim_proc  File: C:/Users/yy/Downloads/Zhou_337564/FSM design VHDL 2 process/FSM design VHDL 2 process.srcs/sources_1/new/tb.vhd
Note: Test completed. Check console output and waveform.
Time: 160 ns  Iteration: 0  Process: /tb_simple_preamble/stim_proc  File: C:/Users/yy/Downloads/Zhou_337564/FSM design VHDL 2 process/FSM design VHDL 2 process.srcs/sources_1/new/tb.vhd
