$date
	Fri Jul 04 14:47:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module d_ff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#5
1"
#8
0$
#10
0"
#13
1#
#15
1!
1"
#20
0"
#23
0#
#25
0!
1"
#30
0"
#33
1#
#35
1!
1"
#40
0"
#43
0#
#45
0!
1"
#50
0"
#53
