// Seed: 3456494989
module module_0 #(
    parameter id_3 = 32'd59,
    parameter id_4 = 32'd81
);
  logic [1 : 1] id_1;
  ;
  task id_2;
    begin : LABEL_0
      id_2 = -1;
    end
  endtask
  assign id_2 = id_2;
  assign id_1 = -1;
  assign id_1 = 1 < -1;
  parameter id_3 = 1;
  wire [id_3 : 1 'b0] _id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  wire id_15;
  logic [7:0] id_16;
  ;
  assign id_4 = id_8;
  wire [id_4 : 1] id_17;
  parameter id_18 = 1'b0;
  assign id_16[-1] = -1'b0;
  assign id_10 = id_1;
  assign id_11 = id_10;
  always
    repeat (id_12)
      if (1) begin : LABEL_1
        $signed(id_3);
        ;
      end
endmodule
module module_0 (
    id_1,
    module_1,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  module_0 modCall_1 ();
  output wire id_16;
  inout logic [7:0] id_15;
  input wire id_14;
  output wire id_13;
  inout uwire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wand id_2;
  input wire id_1;
  assign id_12 = id_17 << id_17;
  assign id_2  = 1 && 1'b0 && id_17 ? 1 : 1;
  assign id_2  = id_15[1];
endmodule
