#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 27 12:41:43 2025
# Process ID: 37516
# Current directory: C:/Users/owner/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36156
# Log file: C:/Users/owner/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/owner/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/owner/ECE532/_archive_proj5_update2.xpr/proj5/proj5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:02:14 . Memory (MB): peak = 1016.797 ; gain = 362.883
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/owner/ECE532/_archive_proj5_update2.xpr/proj5/proj5.sdk -hwspec C:/Users/owner/ECE532/_archive_proj5_update2.xpr/proj5/proj5.sdk/lwip_server_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/owner/ECE532/_archive_proj5_update2.xpr/proj5/proj5.sdk -hwspec C:/Users/owner/ECE532/_archive_proj5_update2.xpr/proj5/proj5.sdk/lwip_server_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/owner/ECE532/_archive_proj5_update2.xpr/proj5/proj5.srcs/sources_1/bd/lwip_server/lwip_server.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_ethernet:7.1 - axi_ethernet_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_ethernet_0_dma
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_sw
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_button
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Successfully read diagram <lwip_server> from BD file <C:/Users/owner/ECE532/_archive_proj5_update2.xpr/proj5/proj5.srcs/sources_1/bd/lwip_server/lwip_server.bd>
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/THRESH0(data) and /c_shift_ram_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_shift_ram_0/Q(data) and /phy_rst_n(rst)
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1906.688 ; gain = 0.000
archive_project C:/Users/owner/ECE532/_archive_proj5_update2.xpr/proj5.xpr.zip -temp_dir C:/Users/owner/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37516-LAPTOP-NJNF6T5J -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/owner/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37516-LAPTOP-NJNF6T5J' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/owner/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-37516-LAPTOP-NJNF6T5J/PrjAr/_X_'.
WARNING: [IP_Flow 19-5178] IP bd_98b9_mac_0 will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
WARNING: [IP_Flow 19-5178] IP lwip_server_axi_ethernet_0_0 will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_dlmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_dlmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_lmb_bram_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_microblaze_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'bd_98b9_util_vector_logic_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_axi_smc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_axi_uartlite_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_axi_ethernet_0_dma_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'bd_98b9_c_counter_binary_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_microblaze_0_axi_intc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_mdm_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'bd_98b9_mac_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_clk_wiz_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'bd_98b9_eth_buf_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'bd_98b9_c_shift_ram_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_rst_mig_7series_0_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_ilmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_rst_clk_wiz_1_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_axi_timer_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_axi_ethernet_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_axi_gpio_2_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_axi_gpio_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_axi_gpio_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'lwip_server_ila_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'lwip_server_dlmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_98b9_util_vector_logic_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_axi_smc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_axi_uartlite_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_axi_ethernet_0_dma_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_98b9_c_counter_binary_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_microblaze_0_axi_intc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_mdm_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_98b9_mac_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_clk_wiz_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_98b9_eth_buf_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'bd_98b9_c_shift_ram_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_rst_mig_7series_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_ilmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_rst_clk_wiz_1_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_axi_timer_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_axi_ethernet_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_axi_gpio_2_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_axi_gpio_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_axi_gpio_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'lwip_server_ila_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'bd_98b9_c_counter_binary_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'bd_98b9_c_counter_binary_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'bd_98b9_c_shift_ram_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'bd_98b9_c_shift_ram_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'bd_98b9_eth_buf_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'bd_98b9_eth_buf_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'bd_98b9_mac_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'bd_98b9_mac_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'bd_98b9_util_vector_logic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'bd_98b9_util_vector_logic_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_axi_ethernet_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_axi_ethernet_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_axi_ethernet_0_dma_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_axi_ethernet_0_dma_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_axi_gpio_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_axi_gpio_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_axi_gpio_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_axi_gpio_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_axi_gpio_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_axi_gpio_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_axi_smc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_axi_smc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_axi_timer_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_axi_timer_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_axi_uartlite_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_axi_uartlite_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_clk_wiz_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_clk_wiz_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_dlmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_dlmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_ila_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_ila_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_ilmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_ilmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_lmb_bram_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_lmb_bram_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_mdm_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_mdm_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_microblaze_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_microblaze_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_microblaze_0_axi_intc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_microblaze_0_axi_intc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_rst_clk_wiz_1_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_rst_clk_wiz_1_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_rst_mig_7series_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_rst_mig_7series_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'lwip_server_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'lwip_server_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
