{
  "family": "SKEAZN642",
  "architecture": "arm-cortex-m0plus",
  "vendor": "Freescale Semiconductor, Inc.",
  "mcus": {
    "SKEAZN642": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTMRH_FlashConfig",
              "base": "0x00000400"
            }
          ],
          "registers": {
            "BACKKEY0": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 0"
            },
            "BACKKEY1": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 1"
            },
            "BACKKEY2": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 2"
            },
            "BACKKEY3": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 3"
            },
            "BACKKEY4": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 4"
            },
            "BACKKEY5": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 5"
            },
            "BACKKEY6": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 6"
            },
            "BACKKEY7": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 7"
            },
            "EEPROT": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile E-Flash Protection Register"
            },
            "FPROT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile P-Flash Protection Register"
            },
            "FSEC": {
              "offset": "0x0E",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0F",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            }
          },
          "bits": {
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "EEPROT": {
              "DPS": {
                "bit": 0,
                "description": "no description available",
                "width": 3
              },
              "DPOPEN": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "FPROT": {
              "FPLS": {
                "bit": 0,
                "description": "no description available",
                "width": 2
              },
              "FPLDIS": {
                "bit": 2,
                "description": "no description available"
              },
              "FPHS": {
                "bit": 3,
                "description": "no description available",
                "width": 2
              },
              "FPHDIS": {
                "bit": 5,
                "description": "no description available"
              },
              "FPOPEN": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            }
          }
        },
        "FTMRH": {
          "instances": [
            {
              "name": "FTMRH",
              "base": "0x40020000",
              "irq": 5
            }
          ],
          "registers": {
            "FCLKDIV": {
              "offset": "0x00",
              "size": 8,
              "description": "Flash Clock Divider Register"
            },
            "FSEC": {
              "offset": "0x01",
              "size": 8,
              "description": "Flash Security Register"
            },
            "FCCOBIX": {
              "offset": "0x02",
              "size": 8,
              "description": "Flash CCOB Index Register"
            },
            "FCNFG": {
              "offset": "0x04",
              "size": 8,
              "description": "Flash Configuration Register"
            },
            "FERCNFG": {
              "offset": "0x05",
              "size": 8,
              "description": "Flash Error Configuration Register"
            },
            "FSTAT": {
              "offset": "0x06",
              "size": 8,
              "description": "Flash Status Register"
            },
            "FERSTAT": {
              "offset": "0x07",
              "size": 8,
              "description": "Flash Error Status Register"
            },
            "FPROT": {
              "offset": "0x08",
              "size": 8,
              "description": "Flash Protection Register"
            },
            "EEPROT": {
              "offset": "0x09",
              "size": 8,
              "description": "EEPROM Protection Register"
            },
            "FCCOBHI": {
              "offset": "0x0A",
              "size": 8,
              "description": "Flash Common Command Object Register:High"
            },
            "FCCOBLO": {
              "offset": "0x0B",
              "size": 8,
              "description": "Flash Common Command Object Register: Low"
            },
            "FOPT": {
              "offset": "0x0C",
              "size": 8,
              "description": "Flash Option Register"
            }
          },
          "bits": {
            "FCLKDIV": {
              "FDIV": {
                "bit": 0,
                "description": "Clock Divider Bits",
                "width": 6
              },
              "FDIVLCK": {
                "bit": 6,
                "description": "Clock Divider Locked"
              },
              "FDIVLD": {
                "bit": 7,
                "description": "Clock Divider Loaded"
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security Bits",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable Bits",
                "width": 2
              }
            },
            "FCCOBIX": {
              "CCOBIX": {
                "bit": 0,
                "description": "Common Command Register Index",
                "width": 3
              }
            },
            "FCNFG": {
              "FSFD": {
                "bit": 0,
                "description": "Force Single Bit Fault Detect"
              },
              "FDFD": {
                "bit": 1,
                "description": "Force Double Bit Fault Detect"
              },
              "IGNSF": {
                "bit": 4,
                "description": "Ignore Single Bit Fault"
              },
              "CCIE": {
                "bit": 7,
                "description": "Command Complete Interrupt Enable"
              }
            },
            "FERCNFG": {
              "SFDIE": {
                "bit": 0,
                "description": "Single Bit Fault Detect Interrupt Enable"
              },
              "DFDIE": {
                "bit": 1,
                "description": "Double Bit Fault Detect Interrupt Enable"
              }
            },
            "FSTAT": {
              "MGSTAT": {
                "bit": 0,
                "description": "Memory Controller Command Completion Status Flag",
                "width": 2
              },
              "MGBUSY": {
                "bit": 3,
                "description": "Memory Controller Busy Flag"
              },
              "FPVIOL": {
                "bit": 4,
                "description": "Flash Protection Violation Flag"
              },
              "ACCERR": {
                "bit": 5,
                "description": "Flash Access Error Flag"
              },
              "CCIF": {
                "bit": 7,
                "description": "Command Complete Interrupt Flag"
              }
            },
            "FERSTAT": {
              "SFDIF": {
                "bit": 0,
                "description": "Single Bit Fault Detect Interrupt Flag"
              },
              "DFDIF": {
                "bit": 1,
                "description": "Double Bit Fault Detect Interrupt Flag"
              }
            },
            "FPROT": {
              "FPLS": {
                "bit": 0,
                "description": "Flash Protection Lower Address Size",
                "width": 2
              },
              "FPLDIS": {
                "bit": 2,
                "description": "Flash Protection Lower Address Range Disable"
              },
              "FPHS": {
                "bit": 3,
                "description": "Flash Protection Higher Address Size",
                "width": 2
              },
              "FPHDIS": {
                "bit": 5,
                "description": "Flash Protection Higher Address Range Disable"
              },
              "RNV6": {
                "bit": 6,
                "description": "Reserved Nonvolatile Bit"
              },
              "FPOPEN": {
                "bit": 7,
                "description": "Flash Protection Operation Enable"
              }
            },
            "EEPROT": {
              "DPS": {
                "bit": 0,
                "description": "EEPROM Protection Size",
                "width": 3
              },
              "DPOPEN": {
                "bit": 7,
                "description": "EEPROM Protection Control"
              }
            },
            "FCCOBHI": {
              "CCOB": {
                "bit": 0,
                "description": "Common Command Object Bit 15:8",
                "width": 8
              }
            },
            "FCCOBLO": {
              "CCOB": {
                "bit": 0,
                "description": "Common Command Object Bit 7:0",
                "width": 8
              }
            },
            "FOPT": {
              "NV": {
                "bit": 0,
                "description": "Nonvolatile Bits",
                "width": 8
              }
            }
          }
        },
        "IRQ": {
          "instances": [
            {
              "name": "IRQ",
              "base": "0x40031000",
              "irq": 7
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 8,
              "description": "Interrupt Pin Request Status and Control Register"
            }
          },
          "bits": {
            "SC": {
              "IRQMOD": {
                "bit": 0,
                "description": "IRQ Detection Mode"
              },
              "IRQIE": {
                "bit": 1,
                "description": "IRQ Interrupt Enable"
              },
              "IRQACK": {
                "bit": 2,
                "description": "IRQ Acknowledge"
              },
              "IRQF": {
                "bit": 3,
                "description": "IRQ Flag"
              },
              "IRQPE": {
                "bit": 4,
                "description": "IRQ Pin Enable"
              },
              "IRQEDG": {
                "bit": 5,
                "description": "Interrupt Request (IRQ) Edge Select"
              },
              "IRQPDD": {
                "bit": 6,
                "description": "Interrupt Request (IRQ) Pull Device Disable"
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40032000"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC Data register"
            },
            "DATAL": {
              "offset": "0x00",
              "size": 16,
              "description": "CRC_DATAL register."
            },
            "DATALL": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC_DATALL register."
            },
            "DATALU": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC_DATALU register."
            },
            "DATAH": {
              "offset": "0x02",
              "size": 16,
              "description": "CRC_DATAH register."
            },
            "DATAHL": {
              "offset": "0x02",
              "size": 8,
              "description": "CRC_DATAHL register."
            },
            "DATAHU": {
              "offset": "0x03",
              "size": 8,
              "description": "CRC_DATAHU register."
            },
            "GPOLY": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Polynomial register"
            },
            "GPOLYL": {
              "offset": "0x04",
              "size": 16,
              "description": "CRC_GPOLYL register."
            },
            "GPOLYLL": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC_GPOLYLL register."
            },
            "GPOLYLU": {
              "offset": "0x05",
              "size": 8,
              "description": "CRC_GPOLYLU register."
            },
            "GPOLYH": {
              "offset": "0x06",
              "size": 16,
              "description": "CRC_GPOLYH register."
            },
            "GPOLYHL": {
              "offset": "0x06",
              "size": 8,
              "description": "CRC_GPOLYHL register."
            },
            "GPOLYHU": {
              "offset": "0x07",
              "size": 8,
              "description": "CRC_GPOLYHU register."
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Control register"
            },
            "CTRLHU": {
              "offset": "0x0B",
              "size": 8,
              "description": "CRC_CTRLHU register."
            }
          },
          "bits": {
            "DATA": {
              "LL": {
                "bit": 0,
                "description": "CRC Low Lower Byte",
                "width": 8
              },
              "LU": {
                "bit": 8,
                "description": "CRC Low Upper Byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "CRC High Lower Byte",
                "width": 8
              },
              "HU": {
                "bit": 24,
                "description": "CRC High Upper Byte",
                "width": 8
              }
            },
            "DATAL": {
              "DATAL": {
                "bit": 0,
                "description": "DATAL stores the lower 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATALL": {
              "DATALL": {
                "bit": 0,
                "description": "CRCLL stores the first 8 bits of the 32 bit DATA",
                "width": 8
              }
            },
            "DATALU": {
              "DATALU": {
                "bit": 0,
                "description": "DATALL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAH": {
              "DATAH": {
                "bit": 0,
                "description": "DATAH stores the high 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATAHL": {
              "DATAHL": {
                "bit": 0,
                "description": "DATAHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAHU": {
              "DATAHU": {
                "bit": 0,
                "description": "DATAHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLY": {
              "LOW": {
                "bit": 0,
                "description": "Low Polynominal Half-word",
                "width": 16
              },
              "HIGH": {
                "bit": 16,
                "description": "High Polynominal Half-word",
                "width": 16
              }
            },
            "GPOLYL": {
              "GPOLYL": {
                "bit": 0,
                "description": "POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYLL": {
              "GPOLYLL": {
                "bit": 0,
                "description": "POLYLL stores the first 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYLU": {
              "GPOLYLU": {
                "bit": 0,
                "description": "POLYLL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYH": {
              "GPOLYH": {
                "bit": 0,
                "description": "POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYHL": {
              "GPOLYHL": {
                "bit": 0,
                "description": "POLYHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYHU": {
              "GPOLYHU": {
                "bit": 0,
                "description": "POLYHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CTRL": {
              "TCRC": {
                "bit": 24,
                "description": "no description available"
              },
              "WAS": {
                "bit": 25,
                "description": "Write CRC Data Register As Seed"
              },
              "FXOR": {
                "bit": 26,
                "description": "Complement Read Of CRC Data Register"
              },
              "TOTR": {
                "bit": 28,
                "description": "Type Of Transpose For Read",
                "width": 2
              },
              "TOT": {
                "bit": 30,
                "description": "Type Of Transpose For Writes",
                "width": 2
              }
            },
            "CTRLHU": {
              "TCRC": {
                "bit": 0,
                "description": "no description available"
              },
              "WAS": {
                "bit": 1,
                "description": "no description available"
              },
              "FXOR": {
                "bit": 2,
                "description": "no description available"
              },
              "TOTR": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "TOT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "PIT",
              "base": "0x40037000",
              "irq": 22
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "PIT Module Control Register"
            },
            "LDVAL%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Timer Load Value Register"
            },
            "CVAL%s": {
              "offset": "0x104",
              "size": 32,
              "description": "Current Timer Value Register"
            },
            "TCTRL%s": {
              "offset": "0x108",
              "size": 32,
              "description": "Timer Control Register"
            },
            "TFLG%s": {
              "offset": "0x10C",
              "size": 32,
              "description": "Timer Flag Register"
            }
          },
          "bits": {
            "MCR": {
              "FRZ": {
                "bit": 0,
                "description": "Freeze"
              },
              "MDIS": {
                "bit": 1,
                "description": "Module Disable - (PIT section)"
              }
            },
            "LDVAL%s": {
              "TSV": {
                "bit": 0,
                "description": "Timer Start Value",
                "width": 32
              }
            },
            "CVAL%s": {
              "TVL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL%s": {
              "TEN": {
                "bit": 0,
                "description": "Timer Enable"
              },
              "TIE": {
                "bit": 1,
                "description": "Timer Interrupt Enable"
              },
              "CHN": {
                "bit": 2,
                "description": "Chain Mode"
              }
            },
            "TFLG%s": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag"
              }
            }
          }
        },
        "FTM0": {
          "instances": [
            {
              "name": "FTM0",
              "base": "0x40038000",
              "irq": 17
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "C%sSC": {
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            }
          }
        },
        "FTM1": {
          "instances": [
            {
              "name": "FTM1",
              "base": "0x40039000",
              "irq": 18
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "C%sSC": {
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            }
          }
        },
        "FTM2": {
          "instances": [
            {
              "name": "FTM2",
              "base": "0x4003A000",
              "irq": 19
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "C%sSC": {
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "Debug Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "no description available"
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "no description available"
              },
              "SWOM": {
                "bit": 10,
                "description": "no description available"
              },
              "SWINVC": {
                "bit": 11,
                "description": "no description available"
              },
              "SWSOC": {
                "bit": 12,
                "description": "no description available"
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "no description available"
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "no description available"
              },
              "HWOM": {
                "bit": 18,
                "description": "no description available"
              },
              "HWINVC": {
                "bit": 19,
                "description": "no description available"
              },
              "HWSOC": {
                "bit": 20,
                "description": "no description available"
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x4003B000",
              "irq": 15
            }
          ],
          "registers": {
            "SC1": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control Register 1"
            },
            "SC2": {
              "offset": "0x04",
              "size": 32,
              "description": "Status and Control Register 2"
            },
            "SC3": {
              "offset": "0x08",
              "size": 32,
              "description": "Status and Control Register 3"
            },
            "SC4": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status and Control Register 4"
            },
            "R": {
              "offset": "0x10",
              "size": 32,
              "description": "Conversion Result Register"
            },
            "CV": {
              "offset": "0x14",
              "size": 32,
              "description": "Compare Value Register"
            },
            "APCTL1": {
              "offset": "0x18",
              "size": 32,
              "description": "Pin Control 1 Register"
            }
          },
          "bits": {
            "SC1": {
              "ADCH": {
                "bit": 0,
                "description": "Input Channel Select",
                "width": 5
              },
              "ADCO": {
                "bit": 5,
                "description": "Continuous Conversion Enable"
              },
              "AIEN": {
                "bit": 6,
                "description": "Interrupt Enable"
              },
              "COCO": {
                "bit": 7,
                "description": "Conversion Complete Flag"
              }
            },
            "SC2": {
              "REFSEL": {
                "bit": 0,
                "description": "Voltage Reference Selection",
                "width": 2
              },
              "FFULL": {
                "bit": 2,
                "description": "Result FIFO full"
              },
              "FEMPTY": {
                "bit": 3,
                "description": "Result FIFO empty"
              },
              "ACFGT": {
                "bit": 4,
                "description": "Compare Function Greater Than Enable"
              },
              "ACFE": {
                "bit": 5,
                "description": "Compare Function Enable"
              },
              "ADTRG": {
                "bit": 6,
                "description": "Conversion Trigger Select"
              },
              "ADACT": {
                "bit": 7,
                "description": "Conversion Active"
              }
            },
            "SC3": {
              "ADICLK": {
                "bit": 0,
                "description": "Input Clock Select",
                "width": 2
              },
              "MODE": {
                "bit": 2,
                "description": "Conversion Mode Selection",
                "width": 2
              },
              "ADLSMP": {
                "bit": 4,
                "description": "Long Sample Time Configuration"
              },
              "ADIV": {
                "bit": 5,
                "description": "Clock Divide Select",
                "width": 2
              },
              "ADLPC": {
                "bit": 7,
                "description": "Low-Power Configuration"
              }
            },
            "SC4": {
              "AFDEP": {
                "bit": 0,
                "description": "no description available",
                "width": 3
              },
              "ACFSEL": {
                "bit": 5,
                "description": "no description available"
              },
              "ASCANE": {
                "bit": 6,
                "description": "FIFO Scan Mode Enable"
              }
            },
            "R": {
              "ADR": {
                "bit": 0,
                "description": "Conversion Result",
                "width": 12
              }
            },
            "CV": {
              "CV": {
                "bit": 0,
                "description": "Conversion Result[11:0]",
                "width": 12
              }
            },
            "APCTL1": {
              "ADPC": {
                "bit": 0,
                "description": "ADC Pin Control",
                "width": 16
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4003D000",
              "irq": 20
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Status and Control Register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Modulo Register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Counter Register"
            }
          },
          "bits": {
            "SC": {
              "RTCO": {
                "bit": 4,
                "description": "Real-Time Counter Output"
              },
              "RTIE": {
                "bit": 6,
                "description": "Real-Time Interrupt Enable"
              },
              "RTIF": {
                "bit": 7,
                "description": "Real-Time Interrupt Flag"
              },
              "RTCPS": {
                "bit": 8,
                "description": "Real-Time Clock Prescaler Select",
                "width": 3
              },
              "RTCLKS": {
                "bit": 14,
                "description": "Real-Time Clock Source Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "RTC Modulo",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "RTC Count",
                "width": 16
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x40048000"
            }
          ],
          "registers": {
            "SRSID": {
              "offset": "0x00",
              "size": 32,
              "description": "System Reset Status and ID Register"
            },
            "SOPT": {
              "offset": "0x04",
              "size": 32,
              "description": "System Options Register"
            },
            "PINSEL": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin Selection Register"
            },
            "SCGC": {
              "offset": "0x0C",
              "size": 32,
              "description": "System Clock Gating Control Register"
            },
            "UUIDL": {
              "offset": "0x10",
              "size": 32,
              "description": "Universally Unique Identifier Low Register"
            },
            "UUIDH": {
              "offset": "0x14",
              "size": 32,
              "description": "Universally Unique Identifier High Register"
            },
            "BUSDIV": {
              "offset": "0x18",
              "size": 32,
              "description": "BUS Clock Divider Register"
            }
          },
          "bits": {
            "SRSID": {
              "LVD": {
                "bit": 1,
                "description": "Low Voltage Detect"
              },
              "LOC": {
                "bit": 2,
                "description": "Internal Clock Source Module Reset"
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog (WDOG)"
              },
              "PIN": {
                "bit": 6,
                "description": "External Reset Pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power-On Reset"
              },
              "LOCKUP": {
                "bit": 9,
                "description": "Core Lockup"
              },
              "SW": {
                "bit": 10,
                "description": "Software"
              },
              "MDMAP": {
                "bit": 11,
                "description": "MDM-AP System Reset Request"
              },
              "SACKERR": {
                "bit": 13,
                "description": "Stop Mode Acknowledge Error Reset"
              },
              "PINID": {
                "bit": 16,
                "description": "Device Pin ID",
                "width": 4
              },
              "RevID": {
                "bit": 20,
                "description": "Device Revision Number",
                "width": 4
              },
              "SUBFAMID": {
                "bit": 24,
                "description": "Kinetis sub-family ID",
                "width": 4
              },
              "FAMID": {
                "bit": 28,
                "description": "Kinetis family ID",
                "width": 4
              }
            },
            "SOPT": {
              "NMIE": {
                "bit": 1,
                "description": "NMI Pin Enable"
              },
              "RSTPE": {
                "bit": 2,
                "description": "RESET Pin Enable"
              },
              "SWDE": {
                "bit": 3,
                "description": "Single Wire Debug Port Pin Enable"
              },
              "ADHWT": {
                "bit": 8,
                "description": "ADC Hardware Trigger Source",
                "width": 2
              },
              "RTCC": {
                "bit": 10,
                "description": "Real-Time Counter Capture"
              },
              "ACIC": {
                "bit": 11,
                "description": "Analog Comparator to Input Capture Enable"
              },
              "RXDCE": {
                "bit": 12,
                "description": "UART0_RX Capture Select"
              },
              "RXDFE": {
                "bit": 13,
                "description": "UART0_RX Filter Select"
              },
              "FTMSYNC": {
                "bit": 14,
                "description": "FTM2 Synchronization Select"
              },
              "TXDME": {
                "bit": 15,
                "description": "UART0_TX Modulation Select"
              },
              "BUSREF": {
                "bit": 16,
                "description": "BUS Clock Output select",
                "width": 3
              },
              "CLKOE": {
                "bit": 19,
                "description": "Bus Clock Output Enable"
              },
              "DLYACT": {
                "bit": 23,
                "description": "FTM2 Trigger Delay Active"
              },
              "DELAY": {
                "bit": 24,
                "description": "FTM2 Trigger Delay",
                "width": 8
              }
            },
            "PINSEL": {
              "RTCPS": {
                "bit": 4,
                "description": "RTCO Pin Select"
              },
              "I2C0PS": {
                "bit": 5,
                "description": "I2C0 Port Pin Select"
              },
              "SPI0PS": {
                "bit": 6,
                "description": "SPI0 Pin Select"
              },
              "UART0PS": {
                "bit": 7,
                "description": "UART0 Pin Select"
              },
              "FTM0PS0": {
                "bit": 8,
                "description": "FTM0[0] Port Pin Select"
              },
              "FTM0PS1": {
                "bit": 9,
                "description": "FTM0[1] Port Pin Select"
              },
              "FTM1PS0": {
                "bit": 10,
                "description": "FTM1[0] Port Pin Select"
              },
              "FTM1PS1": {
                "bit": 11,
                "description": "FTM1[1] Port Pin Select"
              },
              "FTM2PS0": {
                "bit": 12,
                "description": "FTM2[0] Port Pin Select"
              },
              "FTM2PS1": {
                "bit": 13,
                "description": "FTM2[1] Port Pin Select"
              },
              "FTM2PS2": {
                "bit": 14,
                "description": "FTM2[2] Port Pin Select"
              },
              "FTM2PS3": {
                "bit": 15,
                "description": "FTM2[3] Port Pin Select"
              }
            },
            "SCGC": {
              "RTC": {
                "bit": 0,
                "description": "RTC Clock Gate Control"
              },
              "PIT": {
                "bit": 1,
                "description": "PIT Clock Gate Control"
              },
              "FTM0": {
                "bit": 5,
                "description": "FTM0 Clock Gate Control"
              },
              "FTM1": {
                "bit": 6,
                "description": "FTM1 Clock Gate Control"
              },
              "FTM2": {
                "bit": 7,
                "description": "FTM2 Clock Gate Control"
              },
              "CRC": {
                "bit": 10,
                "description": "CRC Clock Gate Control"
              },
              "FLASH": {
                "bit": 12,
                "description": "Flash Clock Gate Control"
              },
              "SWD": {
                "bit": 13,
                "description": "SWD (single wire debugger) Clock Gate Control"
              },
              "I2C": {
                "bit": 17,
                "description": "I2C Clock Gate Control"
              },
              "SPI0": {
                "bit": 18,
                "description": "SPI0 Clock Gate Control"
              },
              "SPI1": {
                "bit": 19,
                "description": "SPI1 Clock Gate Control"
              },
              "UART0": {
                "bit": 20,
                "description": "UART0 Clock Gate Control"
              },
              "UART1": {
                "bit": 21,
                "description": "UART1 Clock Gate Control"
              },
              "UART2": {
                "bit": 22,
                "description": "UART2 Clock Gate Control"
              },
              "KBI0": {
                "bit": 24,
                "description": "KBI0 Clock Gate Control"
              },
              "KBI1": {
                "bit": 25,
                "description": "KBI1 Clock Gate Control"
              },
              "IRQ": {
                "bit": 27,
                "description": "IRQ Clock Gate Control"
              },
              "ADC": {
                "bit": 29,
                "description": "ADC Clock Gate Control"
              },
              "ACMP0": {
                "bit": 30,
                "description": "ACMP0 Clock Gate Control"
              },
              "ACMP1": {
                "bit": 31,
                "description": "ACMP1 Clock Gate Control"
              }
            },
            "UUIDL": {
              "ID": {
                "bit": 0,
                "description": "Universally Unique Identifier",
                "width": 32
              }
            },
            "UUIDH": {
              "ID": {
                "bit": 0,
                "description": "Universally Unique Identifier",
                "width": 32
              }
            },
            "BUSDIV": {
              "BUSDIV": {
                "bit": 0,
                "description": "BUS Clock Divider"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORT",
              "base": "0x40049000"
            },
            {
              "name": "GPIOA",
              "base": "0x400FF000"
            },
            {
              "name": "GPIOB",
              "base": "0x400FF040"
            },
            {
              "name": "FGPIOA",
              "base": "0xF8000000"
            },
            {
              "name": "FGPIOB",
              "base": "0xF8000040"
            }
          ],
          "registers": {
            "IOFLT": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Filter Register"
            },
            "PUEL": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Pullup Enable Low Register"
            },
            "PUEH": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Pullup Enable High Register"
            },
            "HDRVE": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port High Drive Enable Register"
            }
          },
          "bits": {
            "IOFLT": {
              "FLTA": {
                "bit": 0,
                "description": "Filter Selection for Input from PTA",
                "width": 2
              },
              "FLTB": {
                "bit": 2,
                "description": "Filter Selection for Input from PTB",
                "width": 2
              },
              "FLTC": {
                "bit": 4,
                "description": "Filter Selection for Input from PTC",
                "width": 2
              },
              "FLTD": {
                "bit": 6,
                "description": "Filter Selection for Input from PTD",
                "width": 2
              },
              "FLTE": {
                "bit": 8,
                "description": "Filter Selection for Input from PTD",
                "width": 2
              },
              "FLTF": {
                "bit": 10,
                "description": "Filter Selection for Input from PTF",
                "width": 2
              },
              "FLTG": {
                "bit": 12,
                "description": "Filter Selection for Input from PTG",
                "width": 2
              },
              "FLTH": {
                "bit": 14,
                "description": "Filter Selection for Input from PTH",
                "width": 2
              },
              "FLTRST": {
                "bit": 16,
                "description": "Filter Selection for Input from RESET/IRQ",
                "width": 2
              },
              "FLTKBI0": {
                "bit": 18,
                "description": "Filter selection for Input from KBI0",
                "width": 2
              },
              "FLTKBI1": {
                "bit": 20,
                "description": "Filter Selection for Input from KBI1",
                "width": 2
              },
              "FLTNMI": {
                "bit": 22,
                "description": "Filter Selection for Input from NMI",
                "width": 2
              },
              "FLTDIV1": {
                "bit": 24,
                "description": "Filter Division Set 1",
                "width": 2
              },
              "FLTDIV2": {
                "bit": 26,
                "description": "Filter Division Set 2",
                "width": 3
              },
              "FLTDIV3": {
                "bit": 29,
                "description": "Filter Division Set 3",
                "width": 3
              }
            },
            "PUEL": {
              "PTAPE0": {
                "bit": 0,
                "description": "Pull Enable for Port A Bit 0"
              },
              "PTAPE1": {
                "bit": 1,
                "description": "Pull Enable for Port A Bit 1"
              },
              "PTAPE2": {
                "bit": 2,
                "description": "Pull Enable for Port A Bit 2"
              },
              "PTAPE3": {
                "bit": 3,
                "description": "Pull Enable for Port A Bit 3"
              },
              "PTAPE4": {
                "bit": 4,
                "description": "Pull Enable for Port A Bit 4"
              },
              "PTAPE5": {
                "bit": 5,
                "description": "Pull Enable for Port A Bit 5"
              },
              "PTAPE6": {
                "bit": 6,
                "description": "Pull Enable for Port A Bit 6"
              },
              "PTAPE7": {
                "bit": 7,
                "description": "Pull Enable for Port A Bit 7"
              },
              "PTBPE0": {
                "bit": 8,
                "description": "Pull Enable for Port B Bit 0"
              },
              "PTBPE1": {
                "bit": 9,
                "description": "Pull Enable for Port B Bit 1"
              },
              "PTBPE2": {
                "bit": 10,
                "description": "Pull Enable for Port B Bit 2"
              },
              "PTBPE3": {
                "bit": 11,
                "description": "Pull Enable for Port B Bit 3"
              },
              "PTBPE4": {
                "bit": 12,
                "description": "Pull Enable for Port B Bit 4"
              },
              "PTBPE5": {
                "bit": 13,
                "description": "Pull Enable for Port B Bit 5"
              },
              "PTBPE6": {
                "bit": 14,
                "description": "Pull Enable for Port B Bit 6"
              },
              "PTBPE7": {
                "bit": 15,
                "description": "Pull Enable for Port B Bit 7"
              },
              "PTCPE0": {
                "bit": 16,
                "description": "Pull Enable for Port C Bit 0"
              },
              "PTCPE1": {
                "bit": 17,
                "description": "Pull Enable for Port C Bit 1"
              },
              "PTCPE2": {
                "bit": 18,
                "description": "Pull Enable for Port C Bit 2"
              },
              "PTCPE3": {
                "bit": 19,
                "description": "Pull Enable for Port C Bit 3"
              },
              "PTCPE4": {
                "bit": 20,
                "description": "Pull Enable for Port C Bit 4"
              },
              "PTCPE5": {
                "bit": 21,
                "description": "Pull Enable for Port C Bit 5"
              },
              "PTCPE6": {
                "bit": 22,
                "description": "Pull Enable for Port C Bit 6"
              },
              "PTCPE7": {
                "bit": 23,
                "description": "Pull Enable for Port C Bit 7"
              },
              "PTDPE0": {
                "bit": 24,
                "description": "Pull Enable for Port D Bit 0"
              },
              "PTDPE1": {
                "bit": 25,
                "description": "Pull Enable for Port D Bit 1"
              },
              "PTDPE2": {
                "bit": 26,
                "description": "Pull Enable for Port D Bit 2"
              },
              "PTDPE3": {
                "bit": 27,
                "description": "Pull Enable for Port D Bit 3"
              },
              "PTDPE4": {
                "bit": 28,
                "description": "Pull Enable for Port D Bit 4"
              },
              "PTDPE5": {
                "bit": 29,
                "description": "Pull Enable for Port D Bit 5"
              },
              "PTDPE6": {
                "bit": 30,
                "description": "Pull Enable for Port D Bit 6"
              },
              "PTDPE7": {
                "bit": 31,
                "description": "Pull Enable for Port D Bit 7"
              }
            },
            "PUEH": {
              "PTEPE0": {
                "bit": 0,
                "description": "Pull Enable for Port E Bit 0"
              },
              "PTEPE1": {
                "bit": 1,
                "description": "Pull Enable for Port E Bit 1"
              },
              "PTEPE2": {
                "bit": 2,
                "description": "Pull Enable for Port E Bit 2"
              },
              "PTEPE3": {
                "bit": 3,
                "description": "Pull Enable for Port E Bit 3"
              },
              "PTEPE4": {
                "bit": 4,
                "description": "Pull Enable for Port E Bit 4"
              },
              "PTEPE5": {
                "bit": 5,
                "description": "Pull Enable for Port E Bit 5"
              },
              "PTEPE6": {
                "bit": 6,
                "description": "Pull Enable for Port E Bit 6"
              },
              "PTEPE7": {
                "bit": 7,
                "description": "Pull Enable for Port E Bit 7"
              },
              "PTFPE0": {
                "bit": 8,
                "description": "Pull Enable for Port F Bit 0"
              },
              "PTFPE1": {
                "bit": 9,
                "description": "Pull Enable for Port F Bit 1"
              },
              "PTFPE2": {
                "bit": 10,
                "description": "Pull Enable for Port F Bit 2"
              },
              "PTFPE3": {
                "bit": 11,
                "description": "Pull Enable for Port F Bit 3"
              },
              "PTFPE4": {
                "bit": 12,
                "description": "Pull Enable for Port F Bit 4"
              },
              "PTFPE5": {
                "bit": 13,
                "description": "Pull Enable for Port F Bit 5"
              },
              "PTFPE6": {
                "bit": 14,
                "description": "Pull Enable for Port F Bit 6"
              },
              "PTFPE7": {
                "bit": 15,
                "description": "Pull Enable for Port F Bit 7"
              },
              "PTGPE0": {
                "bit": 16,
                "description": "Pull Enable for Port G Bit 0"
              },
              "PTGPE1": {
                "bit": 17,
                "description": "Pull Enable for Port G Bit 1"
              },
              "PTGPE2": {
                "bit": 18,
                "description": "Pull Enable for Port G Bit 2"
              },
              "PTGPE3": {
                "bit": 19,
                "description": "Pull Enable for Port G Bit 3"
              },
              "PTHPE0": {
                "bit": 24,
                "description": "Pull Enable for Port H Bit 0"
              },
              "PTHPE1": {
                "bit": 25,
                "description": "Pull Enable for Port H Bit 1"
              },
              "PTHPE2": {
                "bit": 26,
                "description": "Pull Enable for Port H Bit 2"
              },
              "PTHPE6": {
                "bit": 30,
                "description": "Pull Enable for Port H Bit 6"
              },
              "PTHPE7": {
                "bit": 31,
                "description": "Pull Enable for Port H Bit 7"
              }
            },
            "HDRVE": {
              "PTB4": {
                "bit": 0,
                "description": "High Current Drive Capability of PTB4"
              },
              "PTB5": {
                "bit": 1,
                "description": "High Current Drive Capability of PTB5"
              },
              "PTD0": {
                "bit": 2,
                "description": "High Current Drive Capability of PTD0"
              },
              "PTD1": {
                "bit": 3,
                "description": "High Current Drive Capability of PTD1"
              },
              "PTE0": {
                "bit": 4,
                "description": "High Current Drive Capability of PTE0"
              },
              "PTE1": {
                "bit": 5,
                "description": "High Current Drive Capability of PTE1"
              },
              "PTH0": {
                "bit": 6,
                "description": "High Current Drive Capability of PTH0"
              },
              "PTH1": {
                "bit": 7,
                "description": "High Current Drive Capability of PTH1"
              }
            }
          }
        },
        "WDOG": {
          "instances": [
            {
              "name": "WDOG",
              "base": "0x40052000",
              "irq": 28
            }
          ],
          "registers": {
            "CS1": {
              "offset": "0x00",
              "size": 8,
              "description": "Watchdog Control and Status Register 1"
            },
            "CS2": {
              "offset": "0x01",
              "size": 8,
              "description": "Watchdog Control and Status Register 2"
            },
            "CNT": {
              "offset": "0x02",
              "size": 16,
              "description": "Watchdog Counter Register."
            },
            "CNTH": {
              "offset": "0x02",
              "size": 8,
              "description": "Watchdog Counter Register: High"
            },
            "CNTL": {
              "offset": "0x03",
              "size": 8,
              "description": "Watchdog Counter Register: Low"
            },
            "TOVAL": {
              "offset": "0x04",
              "size": 16,
              "description": "Watchdog Timeout Value Register."
            },
            "TOVALH": {
              "offset": "0x04",
              "size": 8,
              "description": "Watchdog Timeout Value Register: High"
            },
            "TOVALL": {
              "offset": "0x05",
              "size": 8,
              "description": "Watchdog Timeout Value Register: Low"
            },
            "WIN": {
              "offset": "0x06",
              "size": 16,
              "description": "Watchdog Window Register."
            },
            "WINH": {
              "offset": "0x06",
              "size": 8,
              "description": "Watchdog Window Register: High"
            },
            "WINL": {
              "offset": "0x07",
              "size": 8,
              "description": "Watchdog Window Register: Low"
            }
          },
          "bits": {
            "CS1": {
              "STOP": {
                "bit": 0,
                "description": "Stop Enable"
              },
              "WAIT": {
                "bit": 1,
                "description": "Wait Enable"
              },
              "DBG": {
                "bit": 2,
                "description": "Debug Enable"
              },
              "TST": {
                "bit": 3,
                "description": "Watchdog Test",
                "width": 2
              },
              "UPDATE": {
                "bit": 5,
                "description": "Allow updates"
              },
              "INT": {
                "bit": 6,
                "description": "Watchdog Interrupt"
              },
              "EN": {
                "bit": 7,
                "description": "Watchdog Enable"
              }
            },
            "CS2": {
              "CLK": {
                "bit": 0,
                "description": "Watchdog Clock",
                "width": 2
              },
              "PRES": {
                "bit": 4,
                "description": "Watchdog Prescalar"
              },
              "FLG": {
                "bit": 6,
                "description": "Watchdog Interrupt Flag"
              },
              "WIN": {
                "bit": 7,
                "description": "Watchdog Window"
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "Watchdog Counter Value",
                "width": 16
              }
            },
            "CNTH": {
              "CNTHIGH": {
                "bit": 0,
                "description": "High byte of the Watchdog Counter",
                "width": 8
              }
            },
            "CNTL": {
              "CNTLOW": {
                "bit": 0,
                "description": "Low byte of the Watchdog Counter",
                "width": 8
              }
            },
            "TOVAL": {
              "TOVAL": {
                "bit": 0,
                "description": "Watchdog Timeout Value",
                "width": 16
              }
            },
            "TOVALH": {
              "TOVALHIGH": {
                "bit": 0,
                "description": "High byte of the timeout value",
                "width": 8
              }
            },
            "TOVALL": {
              "TOVALLOW": {
                "bit": 0,
                "description": "Low byte of the timeout value",
                "width": 8
              }
            },
            "WIN": {
              "WIN": {
                "bit": 0,
                "description": "Watchdog Window Value",
                "width": 16
              }
            },
            "WINH": {
              "WINHIGH": {
                "bit": 0,
                "description": "High byte of Watchdog Window",
                "width": 8
              }
            },
            "WINL": {
              "WINLOW": {
                "bit": 0,
                "description": "Low byte of Watchdog Window",
                "width": 8
              }
            }
          }
        },
        "ICS": {
          "instances": [
            {
              "name": "ICS",
              "base": "0x40064000",
              "irq": 27
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "ICS Control Register 1"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "ICS Control Register 2"
            },
            "C3": {
              "offset": "0x02",
              "size": 8,
              "description": "ICS Control Register 3"
            },
            "C4": {
              "offset": "0x03",
              "size": 8,
              "description": "ICS Control Register 4"
            },
            "S": {
              "offset": "0x04",
              "size": 8,
              "description": "ICS Status Register"
            }
          },
          "bits": {
            "C1": {
              "IREFSTEN": {
                "bit": 0,
                "description": "Internal Reference Stop Enable"
              },
              "IRCLKEN": {
                "bit": 1,
                "description": "Internal Reference Clock Enable"
              },
              "IREFS": {
                "bit": 2,
                "description": "Internal Reference Select"
              },
              "RDIV": {
                "bit": 3,
                "description": "Reference Divider",
                "width": 3
              },
              "CLKS": {
                "bit": 6,
                "description": "Clock Source Select",
                "width": 2
              }
            },
            "C2": {
              "LP": {
                "bit": 4,
                "description": "Low Power Select"
              },
              "BDIV": {
                "bit": 5,
                "description": "Bus Frequency Divider",
                "width": 3
              }
            },
            "C3": {
              "SCTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Trim Setting",
                "width": 8
              }
            },
            "C4": {
              "SCFTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Fine Trim"
              },
              "CME": {
                "bit": 5,
                "description": "Clock Monitor Enable"
              },
              "LOLIE": {
                "bit": 7,
                "description": "Loss of Lock Interrupt"
              }
            },
            "S": {
              "CLKST": {
                "bit": 2,
                "description": "Clock Mode Status",
                "width": 2
              },
              "IREFST": {
                "bit": 4,
                "description": "Internal Reference Status"
              },
              "LOCK": {
                "bit": 6,
                "description": "Lock Status"
              },
              "LOLS": {
                "bit": 7,
                "description": "Loss of Lock Status"
              }
            }
          }
        },
        "OSC": {
          "instances": [
            {
              "name": "OSC",
              "base": "0x40065000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 8,
              "description": "OSC Control Register"
            }
          },
          "bits": {
            "CR": {
              "OSCINIT": {
                "bit": 0,
                "description": "OSC Initialization"
              },
              "HGO": {
                "bit": 1,
                "description": "High Gain Oscillator Select"
              },
              "RANGE": {
                "bit": 2,
                "description": "Frequency Range Select"
              },
              "OSCOS": {
                "bit": 4,
                "description": "OSC Output Select"
              },
              "OSCSTEN": {
                "bit": 5,
                "description": "OSC Enable in Stop mode"
              },
              "OSCEN": {
                "bit": 7,
                "description": "OSC Enable"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40066000",
              "irq": 8
            }
          ],
          "registers": {
            "A1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Address Register 1"
            },
            "F": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Frequency Divider register"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Control Register 1"
            },
            "S": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Status register"
            },
            "D": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Data I/O register"
            },
            "C2": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Control Register 2"
            },
            "FLT": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Programmable Input Glitch Filter register"
            },
            "RA": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Range Address register"
            },
            "SMB": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C SMBus Control and Status register"
            },
            "A2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Address Register 2"
            },
            "SLTH": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C SCL Low Timeout Register High"
            },
            "SLTL": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C SCL Low Timeout Register Low"
            }
          },
          "bits": {
            "A1": {
              "AD": {
                "bit": 1,
                "description": "Address",
                "width": 7
              }
            },
            "F": {
              "ICR": {
                "bit": 0,
                "description": "ClockRate",
                "width": 6
              },
              "MULT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            },
            "C1": {
              "WUEN": {
                "bit": 1,
                "description": "Wakeup Enable"
              },
              "RSTA": {
                "bit": 2,
                "description": "Repeat START"
              },
              "TXAK": {
                "bit": 3,
                "description": "Transmit Acknowledge Enable"
              },
              "TX": {
                "bit": 4,
                "description": "Transmit Mode Select"
              },
              "MST": {
                "bit": 5,
                "description": "Master Mode Select"
              },
              "IICIE": {
                "bit": 6,
                "description": "I2C Interrupt Enable"
              },
              "IICEN": {
                "bit": 7,
                "description": "I2C Enable"
              }
            },
            "S": {
              "RXAK": {
                "bit": 0,
                "description": "Receive Acknowledge"
              },
              "IICIF": {
                "bit": 1,
                "description": "Interrupt Flag"
              },
              "SRW": {
                "bit": 2,
                "description": "Slave Read/Write"
              },
              "RAM": {
                "bit": 3,
                "description": "Range Address Match"
              },
              "ARBL": {
                "bit": 4,
                "description": "Arbitration Lost"
              },
              "BUSY": {
                "bit": 5,
                "description": "Bus Busy"
              },
              "IAAS": {
                "bit": 6,
                "description": "Addressed As A Slave"
              },
              "TCF": {
                "bit": 7,
                "description": "Transfer Complete Flag"
              }
            },
            "D": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "C2": {
              "AD": {
                "bit": 0,
                "description": "Slave Address",
                "width": 3
              },
              "RMEN": {
                "bit": 3,
                "description": "Range Address Matching Enable"
              },
              "SBRC": {
                "bit": 4,
                "description": "Slave Baud Rate Control"
              },
              "ADEXT": {
                "bit": 6,
                "description": "Address Extension"
              },
              "GCAEN": {
                "bit": 7,
                "description": "General Call Address Enable"
              }
            },
            "FLT": {
              "FLT": {
                "bit": 0,
                "description": "I2C Programmable Filter Factor",
                "width": 4
              },
              "STARTF": {
                "bit": 4,
                "description": "I2C Bus Start Detect Flag"
              },
              "SSIE": {
                "bit": 5,
                "description": "I2C Bus Stop or Start Interrupt Enable"
              },
              "STOPF": {
                "bit": 6,
                "description": "I2C Bus Stop Detect Flag"
              },
              "SHEN": {
                "bit": 7,
                "description": "Stop Hold Enable"
              }
            },
            "RA": {
              "RAD": {
                "bit": 1,
                "description": "Range Slave Address",
                "width": 7
              }
            },
            "SMB": {
              "SHTF2IE": {
                "bit": 0,
                "description": "SHTF2 Interrupt Enable"
              },
              "SHTF2": {
                "bit": 1,
                "description": "SCL High Timeout Flag 2"
              },
              "SHTF1": {
                "bit": 2,
                "description": "SCL High Timeout Flag 1"
              },
              "SLTF": {
                "bit": 3,
                "description": "SCL Low Timeout Flag"
              },
              "TCKSEL": {
                "bit": 4,
                "description": "Timeout Counter Clock Select"
              },
              "SIICAEN": {
                "bit": 5,
                "description": "Second I2C Address Enable"
              },
              "ALERTEN": {
                "bit": 6,
                "description": "SMBus Alert Response Address Enable"
              },
              "FACK": {
                "bit": 7,
                "description": "Fast NACK/ACK Enable"
              }
            },
            "A2": {
              "SAD": {
                "bit": 1,
                "description": "SMBus Address",
                "width": 7
              }
            },
            "SLTH": {
              "SSLT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "SLTL": {
              "SSLT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x4006A000",
              "irq": 12
            },
            {
              "name": "UART1",
              "base": "0x4006B000",
              "irq": 13
            },
            {
              "name": "UART2",
              "base": "0x4006C000",
              "irq": 14
            }
          ],
          "registers": {
            "BDH": {
              "offset": "0x00",
              "size": 8,
              "description": "UART Baud Rate Register: High"
            },
            "BDL": {
              "offset": "0x01",
              "size": 8,
              "description": "UART Baud Rate Register: Low"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "UART Control Register 1"
            },
            "C2": {
              "offset": "0x03",
              "size": 8,
              "description": "UART Control Register 2"
            },
            "S1": {
              "offset": "0x04",
              "size": 8,
              "description": "UART Status Register 1"
            },
            "S2": {
              "offset": "0x05",
              "size": 8,
              "description": "UART Status Register 2"
            },
            "C3": {
              "offset": "0x06",
              "size": 8,
              "description": "UART Control Register 3"
            },
            "D": {
              "offset": "0x07",
              "size": 8,
              "description": "UART Data Register"
            }
          },
          "bits": {
            "BDH": {
              "SBR": {
                "bit": 0,
                "description": "Baud Rate Modulo Divisor.",
                "width": 5
              },
              "SBNS": {
                "bit": 5,
                "description": "Stop Bit Number Select"
              },
              "RXEDGIE": {
                "bit": 6,
                "description": "RxD Input Active Edge Interrupt Enable (for RXEDGIF)"
              },
              "LBKDIE": {
                "bit": 7,
                "description": "LIN Break Detect Interrupt Enable (for LBKDIF)"
              }
            },
            "BDL": {
              "SBR": {
                "bit": 0,
                "description": "Baud Rate Modulo Divisor",
                "width": 8
              }
            },
            "C1": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-Bit or 8-Bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "UARTSWAI": {
                "bit": 6,
                "description": "UART Stops in Wait Mode"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              }
            },
            "C2": {
              "SBK": {
                "bit": 0,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 1,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 4,
                "description": "Idle Line Interrupt Enable for IDLE"
              },
              "RIE": {
                "bit": 5,
                "description": "Receiver Interrupt Enable for RDRF"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission Complete Interrupt Enable for TC"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable for TDRE"
              }
            },
            "S1": {
              "PF": {
                "bit": 0,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 1,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 2,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 3,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 4,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 6,
                "description": "Transmission Complete Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Register Empty Flag"
              }
            },
            "S2": {
              "RAF": {
                "bit": 0,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 1,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 2,
                "description": "Break Character Generation Length"
              },
              "RWUID": {
                "bit": 3,
                "description": "Receive Wake Up Idle Detect"
              },
              "RXINV": {
                "bit": 4,
                "description": "Receive Data Inversion"
              },
              "RXEDGIF": {
                "bit": 6,
                "description": "RxD Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 7,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "C3": {
              "PEIE": {
                "bit": 0,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 1,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 2,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 3,
                "description": "Overrun Interrupt Enable"
              },
              "TXINV": {
                "bit": 4,
                "description": "Transmit Data Inversion"
              },
              "TXDIR": {
                "bit": 5,
                "description": "TxD Pin Direction in Single-Wire Mode"
              },
              "T8": {
                "bit": 6,
                "description": "Ninth Data Bit for Transmitter"
              },
              "R8": {
                "bit": 7,
                "description": "Ninth Data Bit for Receiver"
              }
            },
            "D": {
              "R0T0": {
                "bit": 0,
                "description": "no description available"
              },
              "R1T1": {
                "bit": 1,
                "description": "no description available"
              },
              "R2T2": {
                "bit": 2,
                "description": "no description available"
              },
              "R3T3": {
                "bit": 3,
                "description": "no description available"
              },
              "R4T4": {
                "bit": 4,
                "description": "no description available"
              },
              "R5T5": {
                "bit": 5,
                "description": "no description available"
              },
              "R6T6": {
                "bit": 6,
                "description": "no description available"
              },
              "R7T7": {
                "bit": 7,
                "description": "no description available"
              }
            }
          }
        },
        "ACMP0": {
          "instances": [
            {
              "name": "ACMP0",
              "base": "0x40073000",
              "irq": 16
            }
          ],
          "registers": {
            "CS": {
              "offset": "0x00",
              "size": 8,
              "description": "ACMP Control and Status Register"
            },
            "C0": {
              "offset": "0x01",
              "size": 8,
              "description": "ACMP Control Register 0"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "ACMP Control Register 1"
            },
            "C2": {
              "offset": "0x03",
              "size": 8,
              "description": "ACMP Control Register 2"
            }
          },
          "bits": {
            "CS": {
              "ACMOD": {
                "bit": 0,
                "description": "ACMP MOD",
                "width": 2
              },
              "ACOPE": {
                "bit": 2,
                "description": "ACMP Output Pin Enable"
              },
              "ACO": {
                "bit": 3,
                "description": "ACMP Output"
              },
              "ACIE": {
                "bit": 4,
                "description": "ACMP Interrupt Enable"
              },
              "ACF": {
                "bit": 5,
                "description": "ACMP Interrupt Flag Bit"
              },
              "HYST": {
                "bit": 6,
                "description": "Analog Comparator Hysterisis Selection"
              },
              "ACE": {
                "bit": 7,
                "description": "Analog Comparator Enable"
              }
            },
            "C0": {
              "ACNSEL": {
                "bit": 0,
                "description": "ACMP Negative Input Select",
                "width": 2
              },
              "ACPSEL": {
                "bit": 4,
                "description": "ACMP Positive Input Select",
                "width": 2
              }
            },
            "C1": {
              "DACVAL": {
                "bit": 0,
                "description": "DAC Output Level Selection",
                "width": 6
              },
              "DACREF": {
                "bit": 6,
                "description": "DAC Reference Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "C2": {
              "ACIPE": {
                "bit": 0,
                "description": "ACMP Input Pin Enable",
                "width": 3
              }
            }
          }
        },
        "ACMP1": {
          "instances": [
            {
              "name": "ACMP1",
              "base": "0x40074000",
              "irq": 21
            }
          ],
          "registers": {
            "CS": {
              "offset": "0x00",
              "size": 8,
              "description": "ACMP Control and Status Register"
            },
            "C0": {
              "offset": "0x01",
              "size": 8,
              "description": "ACMP Control Register 0"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "ACMP Control Register 1"
            },
            "C2": {
              "offset": "0x03",
              "size": 8,
              "description": "ACMP Control Register 2"
            }
          },
          "bits": {
            "CS": {
              "ACMOD": {
                "bit": 0,
                "description": "ACMP MOD",
                "width": 2
              },
              "ACOPE": {
                "bit": 2,
                "description": "ACMP Output Pin Enable"
              },
              "ACO": {
                "bit": 3,
                "description": "ACMP Output"
              },
              "ACIE": {
                "bit": 4,
                "description": "ACMP Interrupt Enable"
              },
              "ACF": {
                "bit": 5,
                "description": "ACMP Interrupt Flag Bit"
              },
              "HYST": {
                "bit": 6,
                "description": "Analog Comparator Hysterisis Selection"
              },
              "ACE": {
                "bit": 7,
                "description": "Analog Comparator Enable"
              }
            },
            "C0": {
              "ACNSEL": {
                "bit": 0,
                "description": "ACMP Negative Input Select",
                "width": 2
              },
              "ACPSEL": {
                "bit": 4,
                "description": "ACMP Positive Input Select",
                "width": 2
              }
            },
            "C1": {
              "DACVAL": {
                "bit": 0,
                "description": "DAC Output Level Selection",
                "width": 6
              },
              "DACREF": {
                "bit": 6,
                "description": "DAC Reference Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "C2": {
              "ACIPE": {
                "bit": 0,
                "description": "ACMP Input Pin Enable",
                "width": 3
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x40076000",
              "irq": 10
            },
            {
              "name": "SPI1",
              "base": "0x40077000",
              "irq": 11
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "SPI Control Register 1"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "SPI Control Register 2"
            },
            "BR": {
              "offset": "0x02",
              "size": 8,
              "description": "SPI Baud Rate Register"
            },
            "S": {
              "offset": "0x03",
              "size": 8,
              "description": "SPI Status Register"
            },
            "D": {
              "offset": "0x05",
              "size": 8,
              "description": "SPI Data Register"
            },
            "M": {
              "offset": "0x07",
              "size": 8,
              "description": "SPI Match Register"
            }
          },
          "bits": {
            "C1": {
              "LSBFE": {
                "bit": 0,
                "description": "LSB First (shifter direction)"
              },
              "SSOE": {
                "bit": 1,
                "description": "Slave Select Output Enable"
              },
              "CPHA": {
                "bit": 2,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 3,
                "description": "Clock Polarity"
              },
              "MSTR": {
                "bit": 4,
                "description": "Master/Slave Mode Select"
              },
              "SPTIE": {
                "bit": 5,
                "description": "SPI Transmit Interrupt Enable"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI System Enable"
              },
              "SPIE": {
                "bit": 7,
                "description": "SPI Interrupt Enable: for SPRF and MODF"
              }
            },
            "C2": {
              "SPC0": {
                "bit": 0,
                "description": "SPI Pin Control 0"
              },
              "SPISWAI": {
                "bit": 1,
                "description": "SPI Stop in Wait Mode"
              },
              "BIDIROE": {
                "bit": 3,
                "description": "Bidirectional Mode Output Enable"
              },
              "MODFEN": {
                "bit": 4,
                "description": "Master Mode-Fault Function Enable"
              },
              "SPMIE": {
                "bit": 7,
                "description": "SPI Match Interrupt Enable"
              }
            },
            "BR": {
              "SPR": {
                "bit": 0,
                "description": "SPI Baud Rate Divisor",
                "width": 4
              },
              "SPPR": {
                "bit": 4,
                "description": "SPI Baud Rate Prescale Divisor",
                "width": 3
              }
            },
            "S": {
              "MODF": {
                "bit": 4,
                "description": "Master Mode Fault Flag"
              },
              "SPTEF": {
                "bit": 5,
                "description": "SPI Transmit Buffer Empty Flag"
              },
              "SPMF": {
                "bit": 6,
                "description": "SPI Match Flag"
              },
              "SPRF": {
                "bit": 7,
                "description": "SPI Read Buffer Full Flag"
              }
            },
            "D": {
              "Bits": {
                "bit": 0,
                "description": "Data (low byte)",
                "width": 8
              }
            },
            "M": {
              "Bits": {
                "bit": 0,
                "description": "Hardware compare value (low byte)",
                "width": 8
              }
            }
          }
        },
        "KBI0": {
          "instances": [
            {
              "name": "KBI0",
              "base": "0x40079000",
              "irq": 24
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 8,
              "description": "KBI Status and Control Register"
            },
            "PE": {
              "offset": "0x01",
              "size": 8,
              "description": "KBIx Pin Enable Register"
            },
            "ES": {
              "offset": "0x02",
              "size": 8,
              "description": "KBIx Edge Select Register"
            }
          },
          "bits": {
            "SC": {
              "KBMOD": {
                "bit": 0,
                "description": "KBI Detection Mode"
              },
              "KBIE": {
                "bit": 1,
                "description": "KBI Interrupt Enable"
              },
              "KBACK": {
                "bit": 2,
                "description": "KBI Acknowledge"
              },
              "KBF": {
                "bit": 3,
                "description": "KBI Interrupt Flag"
              }
            },
            "PE": {
              "KBIPE": {
                "bit": 0,
                "description": "KBI Pin Enables",
                "width": 8
              }
            },
            "ES": {
              "KBEDG": {
                "bit": 0,
                "description": "KBI Edge Selects",
                "width": 8
              }
            }
          }
        },
        "KBI1": {
          "instances": [
            {
              "name": "KBI1",
              "base": "0x4007A000",
              "irq": 25
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 8,
              "description": "KBI Status and Control Register"
            },
            "PE": {
              "offset": "0x01",
              "size": 8,
              "description": "KBIx Pin Enable Register"
            },
            "ES": {
              "offset": "0x02",
              "size": 8,
              "description": "KBIx Edge Select Register"
            }
          },
          "bits": {
            "SC": {
              "KBMOD": {
                "bit": 0,
                "description": "KBI Detection Mode"
              },
              "KBIE": {
                "bit": 1,
                "description": "KBI Interrupt Enable"
              },
              "KBACK": {
                "bit": 2,
                "description": "KBI Acknowledge"
              },
              "KBF": {
                "bit": 3,
                "description": "KBI Interrupt Flag"
              }
            },
            "PE": {
              "KBIPE": {
                "bit": 0,
                "description": "KBI Pin Enables",
                "width": 8
              }
            },
            "ES": {
              "KBEDG": {
                "bit": 0,
                "description": "KBI Edge Selects",
                "width": 8
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x4007D000",
              "irq": 6
            }
          ],
          "registers": {
            "SPMSC1": {
              "offset": "0x00",
              "size": 8,
              "description": "System Power Management Status and Control 1 Register"
            },
            "SPMSC2": {
              "offset": "0x01",
              "size": 8,
              "description": "System Power Management Status and Control 2 Register"
            }
          },
          "bits": {
            "SPMSC1": {
              "BGBE": {
                "bit": 0,
                "description": "Bandgap Buffer Enable"
              },
              "LVDE": {
                "bit": 2,
                "description": "Low-Voltage Detect Enable"
              },
              "LVDSE": {
                "bit": 3,
                "description": "Low-Voltage Detect Stop Enable"
              },
              "LVDRE": {
                "bit": 4,
                "description": "Low-Voltage Detect Reset Enable"
              },
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "SPMSC2": {
              "LVWV": {
                "bit": 4,
                "description": "Low-Voltage Warning Voltage Select",
                "width": 2
              },
              "LVDV": {
                "bit": 6,
                "description": "Low-Voltage Detect Voltage Select"
              }
            }
          }
        },
        "SystemControl": {
          "instances": [
            {
              "name": "SystemControl",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "ACTLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Auxiliary Control Register,"
            },
            "CPUID": {
              "offset": "0xD00",
              "size": 32,
              "description": "CPUID Base Register"
            },
            "ICSR": {
              "offset": "0xD04",
              "size": 32,
              "description": "Interrupt Control and State Register"
            },
            "VTOR": {
              "offset": "0xD08",
              "size": 32,
              "description": "Vector Table Offset Register"
            },
            "AIRCR": {
              "offset": "0xD0C",
              "size": 32,
              "description": "Application Interrupt and Reset Control Register"
            },
            "SCR": {
              "offset": "0xD10",
              "size": 32,
              "description": "System Control Register"
            },
            "CCR": {
              "offset": "0xD14",
              "size": 32,
              "description": "Configuration and Control Register"
            },
            "SHPR2": {
              "offset": "0xD1C",
              "size": 32,
              "description": "System Handler Priority Register 2"
            },
            "SHPR3": {
              "offset": "0xD20",
              "size": 32,
              "description": "System Handler Priority Register 3"
            },
            "SHCSR": {
              "offset": "0xD24",
              "size": 32,
              "description": "System Handler Control and State Register"
            },
            "DFSR": {
              "offset": "0xD30",
              "size": 32,
              "description": "Debug Fault Status Register"
            }
          },
          "bits": {
            "CPUID": {
              "REVISION": {
                "bit": 0,
                "description": "Indicates patch release: 0x0 = Patch 0",
                "width": 4
              },
              "PARTNO": {
                "bit": 4,
                "description": "Indicates part number",
                "width": 12
              },
              "VARIANT": {
                "bit": 20,
                "description": "Indicates processor revision: 0x2 = Revision 2",
                "width": 4
              },
              "IMPLEMENTER": {
                "bit": 24,
                "description": "Implementer code",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active exception number",
                "width": 6
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Exception number of the highest priority pending enabled exception",
                "width": 6
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "no description available"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "no description available"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "no description available"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "no description available"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "no description available"
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "VTOR": {
              "TBLOFF": {
                "bit": 7,
                "description": "Vector table base offset",
                "width": 25
              }
            },
            "AIRCR": {
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "no description available"
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "no description available"
              },
              "ENDIANNESS": {
                "bit": 15,
                "description": "no description available"
              },
              "VECTKEY": {
                "bit": 16,
                "description": "Register key",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "no description available"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "no description available"
              },
              "SEVONPEND": {
                "bit": 4,
                "description": "no description available"
              }
            },
            "CCR": {
              "UNALIGN_TRP": {
                "bit": 3,
                "description": "Always reads as one, indicates that all unaligned accesses generate a HardFault"
              },
              "STKALIGN": {
                "bit": 9,
                "description": "Indicates stack alignment on exception entry"
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 24,
                "description": "Priority of system handler 11, SVCall",
                "width": 8
              }
            },
            "SHPR3": {
              "PRI_14": {
                "bit": 16,
                "description": "Priority of system handler 14, PendSV",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of system handler 15, SysTick exception",
                "width": 8
              }
            },
            "SHCSR": {
              "SVCALLPENDED": {
                "bit": 15,
                "description": "no description available"
              }
            },
            "DFSR": {
              "HALTED": {
                "bit": 0,
                "description": "no description available"
              },
              "BKPT": {
                "bit": 1,
                "description": "no description available"
              },
              "DWTTRAP": {
                "bit": 2,
                "description": "no description available"
              },
              "VCATCH": {
                "bit": 3,
                "description": "no description available"
              },
              "EXTERNAL": {
                "bit": 4,
                "description": "no description available"
              }
            }
          }
        },
        "SysTick": {
          "instances": [
            {
              "name": "SysTick",
              "base": "0xE000E010"
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "SysTick Control and Status Register"
            },
            "RVR": {
              "offset": "0x04",
              "size": 32,
              "description": "SysTick Reload Value Register"
            },
            "CVR": {
              "offset": "0x08",
              "size": 32,
              "description": "SysTick Current Value Register"
            },
            "CALIB": {
              "offset": "0x0C",
              "size": 32,
              "description": "SysTick Calibration Value Register"
            }
          },
          "bits": {
            "CSR": {
              "ENABLE": {
                "bit": 0,
                "description": "no description available"
              },
              "TICKINT": {
                "bit": 1,
                "description": "no description available"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "no description available"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "no description available"
              }
            },
            "RVR": {
              "RELOAD": {
                "bit": 0,
                "description": "Value to load into the SysTick Current Value Register when the counter reaches 0",
                "width": 24
              }
            },
            "CVR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current value at the time the register is accessed",
                "width": 24
              }
            },
            "CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "Reload value to use for 10ms timing",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "no description available"
              },
              "NOREF": {
                "bit": 31,
                "description": "no description available"
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100"
            }
          ],
          "registers": {
            "NVIC_ISER": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set Enable Register"
            },
            "NVIC_ICER": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear Enable Register"
            },
            "NVIC_ISPR": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set Pending Register"
            },
            "NVIC_ICPR": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear Pending Register"
            },
            "NVIC_IPR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Interrupt Priority Register n"
            },
            "NVIC_IPR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt Priority Register n"
            },
            "NVIC_IPR2": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt Priority Register n"
            },
            "NVIC_IPR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "Interrupt Priority Register n"
            },
            "NVIC_IPR4": {
              "offset": "0x310",
              "size": 32,
              "description": "Interrupt Priority Register n"
            },
            "NVIC_IPR5": {
              "offset": "0x314",
              "size": 32,
              "description": "Interrupt Priority Register n"
            },
            "NVIC_IPR6": {
              "offset": "0x318",
              "size": 32,
              "description": "Interrupt Priority Register n"
            },
            "NVIC_IPR7": {
              "offset": "0x31C",
              "size": 32,
              "description": "Interrupt Priority Register n"
            }
          },
          "bits": {
            "NVIC_ISER": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVIC_ICER": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVIC_ISPR": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVIC_ICPR": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVIC_IPR0": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority of interrupt 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority of interrupt 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority of interrupt 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority of interrupt 3",
                "width": 8
              }
            },
            "NVIC_IPR1": {
              "PRI_4": {
                "bit": 0,
                "description": "Priority of interrupt 4",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "Priority of interrupt 5",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "Priority of interrupt 6",
                "width": 8
              },
              "PRI_7": {
                "bit": 24,
                "description": "Priority of interrupt 7",
                "width": 8
              }
            },
            "NVIC_IPR2": {
              "PRI_8": {
                "bit": 0,
                "description": "Priority of interrupt 8",
                "width": 8
              },
              "PRI_9": {
                "bit": 8,
                "description": "Priority of interrupt 9",
                "width": 8
              },
              "PRI_10": {
                "bit": 16,
                "description": "Priority of interrupt 10",
                "width": 8
              },
              "PRI_11": {
                "bit": 24,
                "description": "Priority of interrupt 11",
                "width": 8
              }
            },
            "NVIC_IPR3": {
              "PRI_12": {
                "bit": 0,
                "description": "Priority of interrupt 11",
                "width": 8
              },
              "PRI_13": {
                "bit": 8,
                "description": "Priority of interrupt 12",
                "width": 8
              },
              "PRI_14": {
                "bit": 16,
                "description": "Priority of interrupt 14",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of interrupt 15",
                "width": 8
              }
            },
            "NVIC_IPR4": {
              "PRI_16": {
                "bit": 0,
                "description": "Priority of interrupt 17",
                "width": 8
              },
              "PRI_17": {
                "bit": 8,
                "description": "Priority of interrupt 18",
                "width": 8
              },
              "PRI_18": {
                "bit": 16,
                "description": "Priority of interrupt 19",
                "width": 8
              },
              "PRI_19": {
                "bit": 24,
                "description": "Priority of interrupt 20",
                "width": 8
              }
            },
            "NVIC_IPR5": {
              "PRI_20": {
                "bit": 0,
                "description": "Priority of interrupt 0",
                "width": 8
              },
              "PRI_21": {
                "bit": 8,
                "description": "Priority of interrupt 21",
                "width": 8
              },
              "PRI_22": {
                "bit": 16,
                "description": "Priority of interrupt 22",
                "width": 8
              },
              "PRI_23": {
                "bit": 24,
                "description": "Priority of interrupt 23",
                "width": 8
              }
            },
            "NVIC_IPR6": {
              "PRI_24": {
                "bit": 0,
                "description": "Priority of interrupt 24",
                "width": 8
              },
              "PRI_25": {
                "bit": 8,
                "description": "Priority of interrupt 25",
                "width": 8
              },
              "PRI_26": {
                "bit": 16,
                "description": "Priority of interrupt 26",
                "width": 8
              },
              "PRI_27": {
                "bit": 24,
                "description": "Priority of interrupt 27",
                "width": 8
              }
            },
            "NVIC_IPR7": {
              "PRI_28": {
                "bit": 0,
                "description": "Priority of interrupt 28",
                "width": 8
              },
              "PRI_29": {
                "bit": 8,
                "description": "Priority of interrupt 29",
                "width": 8
              },
              "PRI_30": {
                "bit": 16,
                "description": "Priority of interrupt 30",
                "width": 8
              },
              "PRI_31": {
                "bit": 24,
                "description": "Priority of interrupt 31",
                "width": 8
              }
            }
          }
        },
        "ROM": {
          "instances": [
            {
              "name": "ROM",
              "base": "0xF0002000"
            }
          ],
          "registers": {
            "ENTRY": {
              "offset": "0x00",
              "size": 32,
              "description": "Entry"
            },
            "TABLEMARK": {
              "offset": "0x04",
              "size": 32,
              "description": "End of Table Marker Register"
            },
            "SYSACCESS": {
              "offset": "0xFCC",
              "size": 32,
              "description": "System Access Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "ENTRY": {
              "ENTRY": {
                "bit": 0,
                "description": "ENTRY",
                "width": 32
              }
            },
            "TABLEMARK": {
              "MARK": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "SYSACCESS": {
              "SYSACCESS": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "MCM": {
          "instances": [
            {
              "name": "MCM",
              "base": "0xF0003000"
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Slave Configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Master Configuration"
            },
            "PLACR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Platform Control Register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.",
                "width": 8
              }
            },
            "PLACR": {
              "CFCC": {
                "bit": 10,
                "description": "Clear Flash Controller Cache"
              },
              "DFCDA": {
                "bit": 11,
                "description": "Disable Flash Controller Data Caching"
              },
              "DFCIC": {
                "bit": 12,
                "description": "Disable Flash Controller Instruction Caching"
              },
              "DFCC": {
                "bit": 13,
                "description": "Disable Flash Controller Cache"
              },
              "EFDS": {
                "bit": 14,
                "description": "Enable Flash Data Speculation"
              },
              "DFCS": {
                "bit": 15,
                "description": "Disable Flash Controller Speculation"
              },
              "ESFC": {
                "bit": 16,
                "description": "Enable Stalling Flash Controller"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 45,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 21,
            "name": "FTMRH_IRQHandler"
          },
          {
            "number": 22,
            "name": "LVD_LVW_IRQHandler"
          },
          {
            "number": 23,
            "name": "IRQ_IRQHandler"
          },
          {
            "number": 24,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 26,
            "name": "SPI0_IRQHandler"
          },
          {
            "number": 27,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 28,
            "name": "UART0_IRQHandler"
          },
          {
            "number": 29,
            "name": "UART1_IRQHandler"
          },
          {
            "number": 30,
            "name": "UART2_IRQHandler"
          },
          {
            "number": 31,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 32,
            "name": "ACMP0_IRQHandler"
          },
          {
            "number": 33,
            "name": "FTM0_IRQHandler"
          },
          {
            "number": 34,
            "name": "FTM1_IRQHandler"
          },
          {
            "number": 35,
            "name": "FTM2_IRQHandler"
          },
          {
            "number": 36,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 37,
            "name": "ACMP1_IRQHandler"
          },
          {
            "number": 38,
            "name": "PIT_CH0_IRQHandler"
          },
          {
            "number": 39,
            "name": "PIT_CH1_IRQHandler"
          },
          {
            "number": 40,
            "name": "KBI0_IRQHandler"
          },
          {
            "number": 41,
            "name": "KBI1_IRQHandler"
          },
          {
            "number": 43,
            "name": "ICS_IRQHandler"
          },
          {
            "number": 44,
            "name": "WDOG_EWM_IRQHandler"
          }
        ]
      }
    }
  }
}