{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 17:36:53 2015 " "Info: Processing started: Fri Dec 04 17:36:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off count_1sec -c count_1sec " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off count_1sec -c count_1sec" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Info: Found entity 1: count" {  } { { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_1sec.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count_1sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_1sec " "Info: Found entity 1: count_1sec" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_flash_ctl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dp_flash_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp_flash_ctl " "Info: Found entity 1: dp_flash_ctl" {  } { { "dp_flash_ctl.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/dp_flash_ctl.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Info: Found entity 1: seven_seg" {  } { { "seven_seg.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/seven_seg.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/timer.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "count_1sec " "Info: Elaborating entity \"count_1sec\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:count " "Info: Elaborating entity \"count\" for hierarchy \"count:count\"" {  } { { "count_1sec.v" "count" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer " "Info: Elaborating entity \"timer\" for hierarchy \"timer:timer\"" {  } { { "count_1sec.v" "timer" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:seven_seg " "Info: Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:seven_seg\"" {  } { { "count_1sec.v" "seven_seg" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_flash_ctl dp_flash_ctl:dp_flash_ctl " "Info: Elaborating entity \"dp_flash_ctl\" for hierarchy \"dp_flash_ctl:dp_flash_ctl\"" {  } { { "count_1sec.v" "dp_flash_ctl" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "count:count\|cnt_one_sec\[0\] count:count\|seg_scan_cnt\[0\] " "Info: Duplicate register \"count:count\|cnt_one_sec\[0\]\" merged to single register \"count:count\|seg_scan_cnt\[0\]\"" {  } { { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 65 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "dp_flash_ctl.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/dp_flash_ctl.v" 20 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "com4 VCC " "Warning: Pin \"com4\" stuck at VCC" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "com5 VCC " "Warning: Pin \"com5\" stuck at VCC" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "com6 VCC " "Warning: Pin \"com6\" stuck at VCC" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "com7 VCC " "Warning: Pin \"com7\" stuck at VCC" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[0\] GND " "Warning: Pin \"led\[0\]\" stuck at GND" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[1\] VCC " "Warning: Pin \"led\[1\]\" stuck at VCC" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[2\] GND " "Warning: Pin \"led\[2\]\" stuck at GND" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[3\] VCC " "Warning: Pin \"led\[3\]\" stuck at VCC" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Info: Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Info: Implemented 96 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Allocated 189 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 17:36:54 2015 " "Info: Processing ended: Fri Dec 04 17:36:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
