strict digraph "compose( ,  )" {
	node [label="\N"];
	"10:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fdb93723350>",
		clk_sens=True,
		fillcolor=gold,
		label="10:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'gnt1']"];
	"11:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdb936c5b10>",
		fillcolor=springgreen,
		label="11:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"10:AL" -> "11:IF"	 [cond="[]",
		lineno=None];
	"17:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdb93719350>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fdb9372f3d0>",
		fillcolor=turquoise,
		label="18:BL
gnt1 = req1 & ~req2;
gnt2 = req2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fdb9372f310>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fdb93719b90>]",
		style=filled,
		typ=Block];
	"17:IF" -> "18:BL"	 [cond="['state']",
		label=state,
		lineno=17];
	"23:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fdb93719150>",
		fillcolor=turquoise,
		label="23:BL
gnt1 = req1;
gnt2 = req2 & ~req1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fdb93719a10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fdb93a65c90>]",
		style=filled,
		typ=Block];
	"17:IF" -> "23:BL"	 [cond="['state']",
		label="!(state)",
		lineno=17];
	"Leaf_16:AL"	 [def_var="['gnt2', 'gnt1']",
		label="Leaf_16:AL"];
	"Leaf_16:AL" -> "10:AL";
	"18:BL" -> "Leaf_16:AL"	 [cond="[]",
		lineno=None];
	"16:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fdb93715590>",
		clk_sens=False,
		fillcolor=gold,
		label="16:AL",
		sens="['req1', 'req2']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['state', 'req1', 'req2']"];
	"16:AL" -> "17:IF"	 [cond="[]",
		lineno=None];
	"12:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdb936c5410>",
		fillcolor=firebrick,
		label="12:NS
state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdb936c5410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"11:IF" -> "12:NS"	 [cond="['rst']",
		label=rst,
		lineno=11];
	"14:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdb937151d0>",
		fillcolor=firebrick,
		label="14:NS
state <= gnt1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdb937151d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"11:IF" -> "14:NS"	 [cond="['rst']",
		label="!(rst)",
		lineno=11];
	"Leaf_10:AL"	 [def_var="['state']",
		label="Leaf_10:AL"];
	"12:NS" -> "Leaf_10:AL"	 [cond="[]",
		lineno=None];
	"14:NS" -> "Leaf_10:AL"	 [cond="[]",
		lineno=None];
	"23:BL" -> "Leaf_16:AL"	 [cond="[]",
		lineno=None];
	"Leaf_10:AL" -> "16:AL";
}
