// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for DRA8 SoC Family Main Domain peripherals
 *
 * Copyright (C) 2016-2018 Texas Instruments Incorporated - http://www.ti.com/
 */

/ {
	clk1: dummy1 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <25000000>;
	};

	clk2: dummy2 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <25000000>;
	};

	dssclk: dssclock {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
	};

	vp1clk: vp1clock {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
	};

	vp2clk: vp2clock {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
	};

	vp3clk: vp3clock {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
	};

	vp4clk: vp4clock {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
	};

	coreclk: gpu_core_clock {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
	};

	ctrlclk: gpu_pll_control_clock {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
	};
};

&cbass_main {
	gic500: interrupt-controller@1800000 {
		compatible = "arm,gic-v3";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0x00 0x01800000 0x00 0x10000>,	/* GICD */
		      <0x00 0x01900000 0x00 0x100000>;	/* GICR */
		/*
		 * vcpumntirq:
		 * virtual CPU interface maintenance interrupt
		 */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;

		gic_its: gic-its@18200000 {
			compatible = "arm,gic-v3-its";
			reg = <0x00 0x01820000 0x00 0x10000>;
			socionext,synquacer-pre-its = <0x1000000 0x400000>;
			msi-controller;
			#msi-cells = <1>;
		};
	};

	main_navss_intr: interrupt-controller1 {
		compatible = "ti,sci-intr";
		interrupt-controller;
		interrupt-parent = <&gic500>;
		#interrupt-cells = <3>;
		ti,sci = <&dmsc>;
		ti,sci-dst-id = <13>;
		ti,sci-rm-range-girq = <0>, <2>, <4>;
	};

	secure_proxy_main: mailbox@32c00000 {
		compatible = "ti,am654-secure-proxy";
		#mbox-cells = <1>;
		reg-names = "target_data", "rt", "scfg";
		reg = <0x00 0x32c00000 0x00 0x100000>,
		      <0x00 0x32400000 0x00 0x100000>,
		      <0x00 0x32800000 0x00 0x100000>;
		interrupt-names = "rx_011";
		interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
	};

	pcie0: pcie@2900000 {
		compatible = "ti,k3-dra8-pcie";
		reg = <0x00 0x02900000 0x00 0x1000>,
		      <0x00 0x02907000 0x00 0x400>,
		      <0x0 0x02905000 0x0 0x00000400>;
		reg-names = "intd_cfg", "user_cfg", "vmap";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 7>;
		interrupt-map = <0 0 1 &pcie0_intc 0>, /* INT A */
				<0 0 2 &pcie0_intc 0>, /* INT B */
				<0 0 3 &pcie0_intc 0>, /* INT C */
				<0 0 4 &pcie0_intc 0>; /* INT D */
		status = "disabled";

		pcie0_rc: pcie@d000000 {
			compatible = "cdns,cdns-pcie-host";
			reg = <0x00 0x0d000000 0x00 0x00800000>,
			      <0x00 0x10000000 0x00 0x00001000>,
			      <0x00 0x10000000 0x00 0x08000000>;
			reg-names = "reg", "cfg", "mem";
			device_type = "pci";
			#address-cells = <3>;
			#size-cells = <2>;
			bus-range = <0x0 0xf>;
			linux,pci-domain = <0>;
			cdns,max-outbound-regions = <16>;
			cdns,no-bar-match-nbits = <32>;
			vendor-id = /bits/ 16 <0x17cd>;
			device-id = /bits/ 16 <0x0200>;
			msi-map = <0x0 &gic_its 0x0 0x10000>;
			iommu-map = <0x0 &smmu0 0x0 0x10000>;
			ranges = <0x01000000 0x0 0x10001000  0x00 0x10001000  0x0 0x0010000>,
				 <0x02000000 0x0 0x10011000  0x00 0x10011000  0x0 0x7fef000>;
		};

		pcie0_ep: pcie-ep@d000000 {
			compatible = "cdns,cdns-pcie-ep";
			reg = <0x00 0x0d000000 0x00 0x00800000>,
			      <0x00 0x10000000 0x00 0x08000000>;
			reg-names = "reg", "mem";
			cdns,max-outbound-regions = <16>;
			max-functions = /bits/ 8 <2>;
		};

		pcie0_intc: legacy-interrupt-controller {
			interrupt-controller;
			#interrupt-cells = <1>;
			interrupt-parent = <&gic500>;
			interrupts = <GIC_SPI 312 IRQ_TYPE_EDGE_RISING>;
		};
	};

	pcie1: pcie@2910000 {
		compatible = "ti,k3-dra8-pcie";
		reg = <0x00 0x02910000 0x00 0x1000>,
		      <0x00 0x02917000 0x00 0x400>,
		      <0x0 0x02915000 0x0 0x00000400>;
		reg-names = "intd_cfg", "user_cfg", "vmap";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 7>;
		interrupt-map = <0 0 1 &pcie1_intc 0>, /* INT A */
				<0 0 2 &pcie1_intc 0>, /* INT B */
				<0 0 3 &pcie1_intc 0>, /* INT C */
				<0 0 4 &pcie1_intc 0>; /* INT D */
		status = "disabled";

		pcie1_rc: pcie@d800000 {
			compatible = "cdns,cdns-pcie-host";
			device_type = "pci";
			#address-cells = <3>;
			#size-cells = <2>;
			bus-range = <0x0 0xf>;
			linux,pci-domain = <1>;
			cdns,max-outbound-regions = <16>;
			cdns,no-bar-match-nbits = <32>;
			vendor-id = /bits/ 16 <0x17cd>;
			device-id = /bits/ 16 <0x0200>;
			reg = <0x0 0x0d800000 0x0 0x00800000>,
			      <0x0 0x18000000 0x0 0x00001000>,
			      <0x0 0x18000000 0x0 0x08000000>;
			reg-names = "reg", "cfg", "mem";
			msi-map = <0x0 &gic_its 0x10000 0x10000>;
			iommu-map = <0x0 &smmu0 0x04000 0x10000>;
			ranges = <0x01000000 0x0 0x18001000  0x00 0x18001000  0x0 0x0010000>,
				 <0x02000000 0x0 0x18011000  0x00 0x18011000  0x0 0x7fef000>;
		};

		pcie1_ep: pcie-ep@d800000 {
			compatible = "cdns,cdns-pcie-ep";
			reg = <0x00 0x0d800000 0x00 0x00800000>,
			      <0x00 0x18000000 0x00 0x08000000>;
			reg-names = "reg", "mem";
			cdns,max-outbound-regions = <16>;
			max-functions = /bits/ 8 <2>;
		};

		pcie1_intc: legacy-interrupt-controller {
			interrupt-controller;
			#interrupt-cells = <1>;
			interrupt-parent = <&gic500>;
			interrupts = <GIC_SPI 324 IRQ_TYPE_EDGE_RISING>;
		};
	};

	main_uart0: serial@2800000 {
		compatible = "ti,am654-uart";
		reg = <0x00 0x02800000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
	};

	main_uart1: serial@2810000 {
		compatible = "ti,am654-uart";
		reg = <0x00 0x02810000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
	};

	main_uart2: serial@2820000 {
		compatible = "ti,am654-uart";
		reg = <0x00 0x02820000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
	};

	main_uart3: serial@2830000 {
		compatible = "ti,am654-uart";
		reg = <0x00 0x02830000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
	};

	main_uart4: serial@2840000 {
		compatible = "ti,am654-uart";
		reg = <0x00 0x02840000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
	};

	main_uart5: serial@2850000 {
		compatible = "ti,am654-uart";
		reg = <0x00 0x02850000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
	};

	main_uart6: serial@2860000 {
		compatible = "ti,am654-uart";
		reg = <0x00 0x02860000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
	};

	main_uart7: serial@2870000 {
		compatible = "ti,am654-uart";
		reg = <0x00 0x02870000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
	};

	main_uart8: serial@2880000 {
		compatible = "ti,am654-uart";
		reg = <0x00 0x02880000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
	};

	main_uart9: serial@2890000 {
		compatible = "ti,am654-uart";
		reg = <0x00 0x02890000 0x00 0x100>;
		reg-shift = <2>;
		reg-io-width = <4>;
		interrupts = <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <48000000>;
		current-speed = <115200>;
	};

	main_sdhci0: sdhci@4f80000 {
		compatible = "arasan,sdhci-8.9a";
		reg = <0x0 0x4f80000 0x0 0x1000>;
		interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
		clock-names = "clk_xin", "clk_ahb";
		clocks = <&clk1>, <&clk2>;
		voltage-ranges = <3300 3300>;
		non-removable;
	};

	main_sdhci1: sdhci@4fb0000 {
		compatible = "arasan,sdhci-8.9a";
		reg = <0x0 0x4fb0000 0x0 0x1000>;
		interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
		clock-names = "clk_xin", "clk_ahb";
		clocks = <&clk1>, <&clk2>;
		voltage-ranges = <3300 3300>;
		non-removable;
	};

	dss: dss@04a00000 {
		compatible = "ti,dra8-dss";
		reg =
			<0x00 0x04a00000 0x00 0x10000>, /* common_m */
			<0x00 0x04a10000 0x00 0x10000>, /* common_s0*/
			<0x00 0x04b00000 0x00 0x10000>, /* common_s1*/
			<0x00 0x04b10000 0x00 0x10000>, /* common_s2*/

			<0x00 0x04a20000 0x00 0x10000>, /* vidl1 */
			<0x00 0x04a30000 0x00 0x10000>, /* vidl2 */
			<0x00 0x04a50000 0x00 0x10000>, /* vid1 */
			<0x00 0x04a60000 0x00 0x10000>, /* vid2 */

			<0x00 0x04a70000 0x00 0x10000>, /* ovr1 */
			<0x00 0x04a90000 0x00 0x10000>, /* ovr2 */
			<0x00 0x04ab0000 0x00 0x10000>, /* ovr3 */
			<0x00 0x04ad0000 0x00 0x10000>, /* ovr4 */

			<0x00 0x04a80000 0x00 0x10000>, /* vp1 */
			<0x00 0x04aa0000 0x00 0x10000>, /* vp2 */
			<0x00 0x04ac0000 0x00 0x10000>, /* vp3 */
			<0x00 0x04ae0000 0x00 0x10000>, /* vp4 */
			<0x00 0x04af0000 0x00 0x10000>; /* wb */

		reg-names = "common_m", "common_s0",
			"common_s1", "common_s2",
			"vidl1", "vidl2","vid1","vid2",
			"ovr1", "ovr2", "ovr3", "ovr4",
			"vp1", "vp2", "vp3", "vp4",
			"wb";

		clocks = <&dssclk>, <&vp1clk>, <&vp2clk>, <&vp3clk>,
				<&vp4clk>;
		clock-names = "fck", "vp1", "vp2", "vp3", "vp4";

		interrupts = <GIC_SPI 602 IRQ_TYPE_EDGE_RISING>,
			     <GIC_SPI 603 IRQ_TYPE_EDGE_RISING>,
			     <GIC_SPI 604 IRQ_TYPE_EDGE_RISING>,
			     <GIC_SPI 605 IRQ_TYPE_EDGE_RISING>;

		interrupt-names = "common_m", "common_s0", "common_s1",
			"common_s2";

		status = "disabled";

		dss_ports: ports {
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};

	gpu: gpu@4e20000000 {
		compatible = "ti,dra822-pvr", "img,pvr-ge8430";
		reg = <0x4E 0x20000000 0x00 0x80000>;
		reg-names = "gpu_regs";
		interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&coreclk>, <&ctrlclk>;
		clock-names = "core", "ctrl";
		status = "disabled";
	};

	smmu0: smmu@d0040000 {
		compatible = "arm,smmu-v3";
		reg = <0x0 0x36600000 0x0 0x100000>;
		interrupt-parent = <&gic500>;
		interrupts = <GIC_SPI 772 IRQ_TYPE_EDGE_RISING>,
			     <GIC_SPI 768 IRQ_TYPE_EDGE_RISING>;
		interrupt-names = "eventq", "gerror";
		#iommu-cells = <1>;
	};

	hwspinlock: spinlock@30e00000 {
		compatible = "ti,am654-hwspinlock";
		reg = <0x00 0x30e00000 0x00 0x1000>;
		#hwlock-cells = <1>;
	};

	mailbox0_cluster0: mailbox@31f80000 {
		compatible = "ti,am654-mailbox";
		reg = <0x00 0x31f80000 0x00 0x200>;
		#mbox-cells = <1>;
		ti,mbox-num-users = <4>;
		ti,mbox-num-fifos = <16>;
		interrupt-parent = <&main_navss_intr>;
		interrupts = <211 0 IRQ_TYPE_LEVEL_HIGH>;

		mbox_mcu0_r5f0: mbox-mcu0-r5f0 {
			ti,mbox-rx = <0 0 0>;
			ti,mbox-tx = <1 0 0>;
		};

		mbox_mcu0_r5f1: mbox-mcu0-r5f1 {
			ti,mbox-rx = <2 0 0>;
			ti,mbox-tx = <3 0 0>;
		};

		mbox_loop0: mbox-loop0 {
			ti,mbox-rx = <15 0 0>;
			ti,mbox-tx = <15 0 0>;
		};
	};

	mailbox0_cluster1: mailbox@31f81000 {
		compatible = "ti,am654-mailbox";
		reg = <0x00 0x31f81000 0x00 0x200>;
		#mbox-cells = <1>;
		ti,mbox-num-users = <4>;
		ti,mbox-num-fifos = <16>;
		interrupt-parent = <&main_navss_intr>;
		interrupts = <212 0 IRQ_TYPE_LEVEL_HIGH>;

		mbox_mcu1_r5f0: mbox-mcu1-r5f0 {
			ti,mbox-rx = <0 0 0>;
			ti,mbox-tx = <1 0 0>;
		};

		mbox_mcu1_r5f1: mbox-mcu1-r5f1 {
			ti,mbox-rx = <2 0 0>;
			ti,mbox-tx = <3 0 0>;
		};

		mbox_loop1: mbox-loop1 {
			ti,mbox-rx = <15 0 0>;
			ti,mbox-tx = <15 0 0>;
		};
	};

	mailbox0_cluster2: mailbox@31f82000 {
		compatible = "ti,am654-mailbox";
		reg = <0x00 0x31f82000 0x00 0x200>;
		#mbox-cells = <1>;
		ti,mbox-num-users = <4>;
		ti,mbox-num-fifos = <16>;
		interrupt-parent = <&main_navss_intr>;
		interrupts = <213 0 IRQ_TYPE_LEVEL_HIGH>;

		mbox_mcu2_r5f0: mbox-mcu2-r5f0 {
			ti,mbox-rx = <0 0 0>;
			ti,mbox-tx = <1 0 0>;
		};

		mbox_mcu2_r5f1: mbox-mcu2-r5f1 {
			ti,mbox-rx = <2 0 0>;
			ti,mbox-tx = <3 0 0>;
		};

		mbox_loop2: mbox-loop2 {
			ti,mbox-rx = <15 0 0>;
			ti,mbox-tx = <15 0 0>;
		};
	};

	mailbox0_cluster3: mailbox@31f83000 {
		compatible = "ti,am654-mailbox";
		reg = <0x00 0x31f83000 0x00 0x200>;
		#mbox-cells = <1>;
		ti,mbox-num-users = <4>;
		ti,mbox-num-fifos = <16>;
		interrupt-parent = <&main_navss_intr>;
		interrupts = <214 0 IRQ_TYPE_LEVEL_HIGH>;

		mbox_c660: mbox-c660 {
			ti,mbox-rx = <0 0 0>;
			ti,mbox-tx = <1 0 0>;
		};

		mbox_c661: mbox-c661 {
			ti,mbox-rx = <2 0 0>;
			ti,mbox-tx = <3 0 0>;
		};

		mbox_loop3: mbox-loop3 {
			ti,mbox-rx = <15 0 0>;
			ti,mbox-tx = <15 0 0>;
		};
	};

	mailbox0_cluster4: mailbox@31f84000 {
		compatible = "ti,am654-mailbox";
		reg = <0x00 0x31f84000 0x00 0x200>;
		#mbox-cells = <1>;
		ti,mbox-num-users = <4>;
		ti,mbox-num-fifos = <16>;
		interrupt-parent = <&main_navss_intr>;
		interrupts = <215 0 IRQ_TYPE_LEVEL_HIGH>;

		mbox_c71: mbox-c71 {
			ti,mbox-rx = <0 0 0>;
			ti,mbox-tx = <1 0 0>;
		};

		mbox_loop4: mbox-loop4 {
			ti,mbox-rx = <15 0 0>;
			ti,mbox-tx = <15 0 0>;
		};
	};

	mailbox0_cluster5: mailbox@31f85000 {
		compatible = "ti,am654-mailbox";
		reg = <0x00 0x31f85000 0x00 0x200>;
		#mbox-cells = <1>;
		ti,mbox-num-users = <4>;
		ti,mbox-num-fifos = <16>;
		status = "disabled";
	};

	mailbox0_cluster6: mailbox@31f86000 {
		compatible = "ti,am654-mailbox";
		reg = <0x00 0x31f86000 0x00 0x200>;
		#mbox-cells = <1>;
		ti,mbox-num-users = <4>;
		ti,mbox-num-fifos = <16>;
		status = "disabled";
	};

	mailbox0_cluster7: mailbox@31f87000 {
		compatible = "ti,am654-mailbox";
		reg = <0x00 0x31f87000 0x00 0x200>;
		#mbox-cells = <1>;
		ti,mbox-num-users = <4>;
		ti,mbox-num-fifos = <16>;
		status = "disabled";
	};

	mailbox0_cluster8: mailbox@31f88000 {
		compatible = "ti,am654-mailbox";
		reg = <0x00 0x31f88000 0x00 0x200>;
		#mbox-cells = <1>;
		ti,mbox-num-users = <4>;
		ti,mbox-num-fifos = <16>;
		status = "disabled";
	};

	mailbox0_cluster9: mailbox@31f89000 {
		compatible = "ti,am654-mailbox";
		reg = <0x00 0x31f89000 0x00 0x200>;
		#mbox-cells = <1>;
		ti,mbox-num-users = <4>;
		ti,mbox-num-fifos = <16>;
		status = "disabled";
	};

	mailbox0_cluster10: mailbox@31f8a000 {
		compatible = "ti,am654-mailbox";
		reg = <0x00 0x31f8a000 0x00 0x200>;
		#mbox-cells = <1>;
		ti,mbox-num-users = <4>;
		ti,mbox-num-fifos = <16>;
		status = "disabled";
	};

	mailbox0_cluster11: mailbox@31f8b000 {
		compatible = "ti,am654-mailbox";
		reg = <0x00 0x31f8b000 0x00 0x200>;
		#mbox-cells = <1>;
		ti,mbox-num-users = <4>;
		ti,mbox-num-fifos = <16>;
		status = "disabled";
	};
};
