Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Code/Integrated circuit design/lab01/part2_second_design/part2_second_design_isim_beh.exe -prj D:/Code/Integrated circuit design/lab01/part2_second_design/part2_second_design_beh.prj work.part2_second_design 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "D:/Code/Integrated circuit design/lab01/part2_second_design/main.vhd" into library work
Parsing VHDL file "D:/Code/Integrated circuit design/lab01/part2_second_design/part2_second_design.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity main [main_default]
Compiling architecture behavior of entity part2_second_design
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/Code/Integrated circuit design/lab01/part2_second_design/part2_second_design_isim_beh.exe
Fuse Memory Usage: 34072 KB
Fuse CPU Usage: 405 ms
