****************************************
Report : design
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Sun Jun 29 18:46:56 2025
****************************************

Total number of std cells in library : 881
Total number of dont_use lib cells   : 541
Total number of dont_touch lib cells : 18
Total number of buffers              : 59
Total number of inverters            : 51
Total number of flip-flops           : 171
Total number of latches              : 45
Total number of ICGs                 : 30

Cell Instance Type  Count         Area
--------------------------------------
TOTAL LEAF CELLS    27038    17155.849
Standard cells      24644    15880.326
Hard macro cells        0        0.000
Soft macro cells        0        0.000
Always on cells         0        0.000
Physical only        2394     1275.523
Fixed cells          2437     1289.953
Moveable cells      24601    15865.896
Sequential           2259     3010.453
Buffer/inverter      4424     1096.680
ICG cells               1        0.888

Logic Hierarchies                    : 72
Design Masters count                 : 65
Total Flat nets count                : 26980
Total FloatingNets count             : 27
Total no of Ports                    : 391
Number of Master Clocks in design    : 2
Number of Generated Clocks in design : 0
Number of Path Groups in design      : 14 (2 of them Non Default)
Number of Scan Chains in design      : 5
List of Modes                        : func, scan
List of Corners                      : fast_Cmax, fast_Cmin, slow_Cmax, slow_Cmin
List of Scenarios                    : func_fast_Cmax, func_fast_Cmin, func_slow_Cmax, func_slow_Cmin, scan_fast_Cmax, scan_fast_Cmin, scan_slow_Cmax, scan_slow_Cmin

Core Area                            : 41619.672
Chip Area                            : 45799.852
Total Site Row Area                  : 41619.672
Number of Blockages                  : 0
Total area of Blockages              : 0.000
Number of Power Domains              : 1
Number of Voltage Areas              : 1
Number of Group Bounds               : 0
Number of Exclusive MoveBounds       : 0
Number of Hard or Soft MoveBounds    : 0
Number of Multibit Registers         : 0
Number of Multibit LS/ISO Cells      : 0
Number of Top Level RP Groups        : 0
Number of Tech Layers                : 63 (53 of them have unknown routing dir.)

Total wire length                    : 11392.71 micron
Total number of wires                : 9070
Total number of contacts             : 22042
1
