--------------------------------------------------------------------------------
Release 10.1 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/nfs/sw_cmc/x86_64.EL7/tools/xilinx_10.1/ISE/bin/lin64/unwrapped/trce
nonpipeline_circuit_8b_nega_out_out nonpipeline_circuit_8b_nega_out.pcf -v 10
-o nonpipeline_circuit_8b_nega_out_out

Design file:              nonpipeline_circuit_8b_nega_out_out.ncd
Physical constraint file: nonpipeline_circuit_8b_nega_out.pcf
Device,package,speed:     xc2vp20,ff896,-7 (PRODUCTION 1.94 2008-01-09)
Report level:             verbose report, limited to 10 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock load
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a(0)        |   -0.199(F)|    0.963(F)|load_int          |   0.000|
a(1)        |    0.244(F)|    0.600(F)|load_int          |   0.000|
a(2)        |   -0.148(F)|    0.923(F)|load_int          |   0.000|
a(3)        |    0.072(F)|    0.744(F)|load_int          |   0.000|
a(4)        |   -0.231(F)|    0.997(F)|load_int          |   0.000|
a(5)        |   -0.288(F)|    1.029(F)|load_int          |   0.000|
a(6)        |   -0.378(F)|    1.108(F)|load_int          |   0.000|
a(7)        |   -0.075(F)|    0.858(F)|load_int          |   0.000|
b(0)        |   -0.125(F)|    0.885(F)|load_int          |   0.000|
b(1)        |    0.514(F)|    0.372(F)|load_int          |   0.000|
b(2)        |    0.110(F)|    0.709(F)|load_int          |   0.000|
b(3)        |    0.849(F)|    0.119(F)|load_int          |   0.000|
b(4)        |   -0.135(F)|    0.905(F)|load_int          |   0.000|
b(5)        |   -0.296(F)|    1.029(F)|load_int          |   0.000|
b(6)        |    0.420(F)|    0.457(F)|load_int          |   0.000|
b(7)        |   -0.136(F)|    0.903(F)|load_int          |   0.000|
clr         |    2.809(F)|   -1.406(F)|load_int          |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
end_flag    |    4.842(F)|clk_int           |   0.000|
z(0)        |    4.891(F)|clk_int           |   0.000|
z(1)        |    5.199(F)|clk_int           |   0.000|
z(2)        |    4.851(F)|clk_int           |   0.000|
z(3)        |    4.792(F)|clk_int           |   0.000|
z(4)        |    5.502(F)|clk_int           |   0.000|
z(5)        |    4.641(F)|clk_int           |   0.000|
z(6)        |    6.244(F)|clk_int           |   0.000|
z(7)        |    5.292(F)|clk_int           |   0.000|
z(8)        |    4.836(F)|clk_int           |   0.000|
z(9)        |    5.035(F)|clk_int           |   0.000|
z(10)       |    4.842(F)|clk_int           |   0.000|
z(11)       |    4.914(F)|clk_int           |   0.000|
z(12)       |    5.070(F)|clk_int           |   0.000|
z(13)       |    4.663(F)|clk_int           |   0.000|
z(14)       |    5.238(F)|clk_int           |   0.000|
z(15)       |    5.274(F)|clk_int           |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
load           |         |         |         |   31.846|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock load
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    1.854|
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec  6 09:58:52 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 283 MB



