
freeRTOSHuerta.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008eb4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000344  08009054  08009054  00019054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009398  08009398  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08009398  08009398  00019398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093a0  080093a0  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093a0  080093a0  000193a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080093a4  080093a4  000193a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  080093a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000440c  2000008c  08009434  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004498  08009434  00024498  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019a8d  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f6b  00000000  00000000  00039b49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017c0  00000000  00000000  0003dab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001610  00000000  00000000  0003f278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005e93  00000000  00000000  00040888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b663  00000000  00000000  0004671b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a16d1  00000000  00000000  00061d7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010344f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000668c  00000000  00000000  001034a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000008c 	.word	0x2000008c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800903c 	.word	0x0800903c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000090 	.word	0x20000090
 80001dc:	0800903c 	.word	0x0800903c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <TimerDelay_Init>:
volatile static uint32_t gu32_ticks = 0;

void Error_Handler();

void TimerDelay_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b086      	sub	sp, #24
 8000598:	af00      	add	r7, sp, #0
	gu32_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
 800059a:	f004 fc21 	bl	8004de0 <HAL_RCC_GetHCLKFreq>
 800059e:	4603      	mov	r3, r0
 80005a0:	4a28      	ldr	r2, [pc, #160]	; (8000644 <TimerDelay_Init+0xb0>)
 80005a2:	fba2 2303 	umull	r2, r3, r2, r3
 80005a6:	0c9b      	lsrs	r3, r3, #18
 80005a8:	4a27      	ldr	r2, [pc, #156]	; (8000648 <TimerDelay_Init+0xb4>)
 80005aa:	6013      	str	r3, [r2, #0]
	HTIMx.Instance = TIMER;
 80005ac:	4b27      	ldr	r3, [pc, #156]	; (800064c <TimerDelay_Init+0xb8>)
 80005ae:	4a28      	ldr	r2, [pc, #160]	; (8000650 <TimerDelay_Init+0xbc>)
 80005b0:	601a      	str	r2, [r3, #0]

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005b2:	f107 0308 	add.w	r3, r7, #8
 80005b6:	2200      	movs	r2, #0
 80005b8:	601a      	str	r2, [r3, #0]
 80005ba:	605a      	str	r2, [r3, #4]
 80005bc:	609a      	str	r2, [r3, #8]
 80005be:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005c0:	463b      	mov	r3, r7
 80005c2:	2200      	movs	r2, #0
 80005c4:	601a      	str	r2, [r3, #0]
 80005c6:	605a      	str	r2, [r3, #4]


    HTIMx.Init.Prescaler = gu32_ticks-1;
 80005c8:	4b1f      	ldr	r3, [pc, #124]	; (8000648 <TimerDelay_Init+0xb4>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	3b01      	subs	r3, #1
 80005ce:	4a1f      	ldr	r2, [pc, #124]	; (800064c <TimerDelay_Init+0xb8>)
 80005d0:	6053      	str	r3, [r2, #4]
    HTIMx.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005d2:	4b1e      	ldr	r3, [pc, #120]	; (800064c <TimerDelay_Init+0xb8>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	609a      	str	r2, [r3, #8]
    HTIMx.Init.Period = 65535;
 80005d8:	4b1c      	ldr	r3, [pc, #112]	; (800064c <TimerDelay_Init+0xb8>)
 80005da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80005de:	60da      	str	r2, [r3, #12]
    HTIMx.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005e0:	4b1a      	ldr	r3, [pc, #104]	; (800064c <TimerDelay_Init+0xb8>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	611a      	str	r2, [r3, #16]
    HTIMx.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80005e6:	4b19      	ldr	r3, [pc, #100]	; (800064c <TimerDelay_Init+0xb8>)
 80005e8:	2280      	movs	r2, #128	; 0x80
 80005ea:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&HTIMx) != HAL_OK)
 80005ec:	4817      	ldr	r0, [pc, #92]	; (800064c <TimerDelay_Init+0xb8>)
 80005ee:	f005 f933 	bl	8005858 <HAL_TIM_Base_Init>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <TimerDelay_Init+0x68>
    {
      Error_Handler();
 80005f8:	f000 fcec 	bl	8000fd4 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000600:	60bb      	str	r3, [r7, #8]
    if (HAL_TIM_ConfigClockSource(&HTIMx, &sClockSourceConfig) != HAL_OK)
 8000602:	f107 0308 	add.w	r3, r7, #8
 8000606:	4619      	mov	r1, r3
 8000608:	4810      	ldr	r0, [pc, #64]	; (800064c <TimerDelay_Init+0xb8>)
 800060a:	f005 fbcd 	bl	8005da8 <HAL_TIM_ConfigClockSource>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <TimerDelay_Init+0x84>
    {
      Error_Handler();
 8000614:	f000 fcde 	bl	8000fd4 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000618:	2300      	movs	r3, #0
 800061a:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800061c:	2300      	movs	r3, #0
 800061e:	607b      	str	r3, [r7, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&HTIMx, &sMasterConfig) != HAL_OK)
 8000620:	463b      	mov	r3, r7
 8000622:	4619      	mov	r1, r3
 8000624:	4809      	ldr	r0, [pc, #36]	; (800064c <TimerDelay_Init+0xb8>)
 8000626:	f005 ff77 	bl	8006518 <HAL_TIMEx_MasterConfigSynchronization>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <TimerDelay_Init+0xa0>
    {
      Error_Handler();
 8000630:	f000 fcd0 	bl	8000fd4 <Error_Handler>
    }

    HAL_TIM_Base_Start(&HTIMx);
 8000634:	4805      	ldr	r0, [pc, #20]	; (800064c <TimerDelay_Init+0xb8>)
 8000636:	f005 f93a 	bl	80058ae <HAL_TIM_Base_Start>

}
 800063a:	bf00      	nop
 800063c:	3718      	adds	r7, #24
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	431bde83 	.word	0x431bde83
 8000648:	200000e8 	.word	0x200000e8
 800064c:	200000a8 	.word	0x200000a8
 8000650:	40000400 	.word	0x40000400

08000654 <BSP_Init>:
static void MX_TIM3_Init(void);
static void MX_ADC1_Init(void);
static void MX_TIM2_Init(void);
static void MX_RTC_Init(void);

void BSP_Init() {
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
    HAL_Init();
 8000658:	f002 f82a 	bl	80026b0 <HAL_Init>
    SystemClock_Config();
 800065c:	f000 f932 	bl	80008c4 <SystemClock_Config>
    MX_GPIO_Init();
 8000660:	f000 fba4 	bl	8000dac <MX_GPIO_Init>
    MX_DMA_Init();
 8000664:	f000 fb82 	bl	8000d6c <MX_DMA_Init>
    MX_I2C1_Init();
 8000668:	f000 fa02 	bl	8000a70 <MX_I2C1_Init>
    MX_TIM3_Init();
 800066c:	f000 fb30 	bl	8000cd0 <MX_TIM3_Init>
    MX_ADC1_Init();
 8000670:	f000 f9ac 	bl	80009cc <MX_ADC1_Init>
    MX_TIM2_Init();
 8000674:	f000 fab6 	bl	8000be4 <MX_TIM2_Init>
    MX_RTC_Init();
 8000678:	f000 fa28 	bl	8000acc <MX_RTC_Init>
    TimerDelay_Init();
 800067c:	f7ff ff8a 	bl	8000594 <TimerDelay_Init>
    LCD_Init();
 8000680:	f001 f8d2 	bl	8001828 <LCD_Init>
    keypad_init();
 8000684:	f000 fcc8 	bl	8001018 <keypad_init>
    //BSP_Output_Init();

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // Init PWM
 8000688:	2100      	movs	r1, #0
 800068a:	4808      	ldr	r0, [pc, #32]	; (80006ac <BSP_Init+0x58>)
 800068c:	f005 f98c 	bl	80059a8 <HAL_TIM_PWM_Start>

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET); //  ENA1
 8000690:	2200      	movs	r2, #0
 8000692:	2110      	movs	r1, #16
 8000694:	4806      	ldr	r0, [pc, #24]	; (80006b0 <BSP_Init+0x5c>)
 8000696:	f003 f9b5 	bl	8003a04 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET); //  ENA2
 800069a:	2200      	movs	r2, #0
 800069c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006a0:	4804      	ldr	r0, [pc, #16]	; (80006b4 <BSP_Init+0x60>)
 80006a2:	f003 f9af 	bl	8003a04 <HAL_GPIO_WritePin>
}
 80006a6:	bf00      	nop
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	20000208 	.word	0x20000208
 80006b0:	40020c00 	.word	0x40020c00
 80006b4:	40020800 	.word	0x40020800

080006b8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){  //Duda si anda este callback
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
    static uint32_t App_1000msTimeout = 1000;
    static uint32_t App_100msTimeout = 100;
    static uint32_t App_10msTimeout = 10;
    static uint32_t App_10sTimeout = 10000;

    if(htim->Instance == TIM5){
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a25      	ldr	r2, [pc, #148]	; (800075c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80006c6:	4293      	cmp	r3, r2
 80006c8:	d10c      	bne.n	80006e4 <HAL_TIM_PeriodElapsedCallback+0x2c>
    	HAL_IncTick();
 80006ca:	f002 f813 	bl	80026f4 <HAL_IncTick>
        if(App_100msTimeout){
 80006ce:	4b24      	ldr	r3, [pc, #144]	; (8000760 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d006      	beq.n	80006e4 <HAL_TIM_PeriodElapsedCallback+0x2c>
            App_100msTimeout--;
 80006d6:	4b22      	ldr	r3, [pc, #136]	; (8000760 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	3b01      	subs	r3, #1
 80006dc:	4a20      	ldr	r2, [pc, #128]	; (8000760 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80006de:	6013      	str	r3, [r2, #0]
            APP_Timer100ms();
 80006e0:	f001 fd29 	bl	8002136 <APP_Timer100ms>

            //codigo
        }
    }
    if(App_10msTimeout){
 80006e4:	4b1f      	ldr	r3, [pc, #124]	; (8000764 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d00d      	beq.n	8000708 <HAL_TIM_PeriodElapsedCallback+0x50>
        App_10msTimeout--;
 80006ec:	4b1d      	ldr	r3, [pc, #116]	; (8000764 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	3b01      	subs	r3, #1
 80006f2:	4a1c      	ldr	r2, [pc, #112]	; (8000764 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80006f4:	6013      	str	r3, [r2, #0]
        if(App_10msTimeout == 0){
 80006f6:	4b1b      	ldr	r3, [pc, #108]	; (8000764 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d104      	bne.n	8000708 <HAL_TIM_PeriodElapsedCallback+0x50>
            App_10msTimeout = 10;
 80006fe:	4b19      	ldr	r3, [pc, #100]	; (8000764 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000700:	220a      	movs	r2, #10
 8000702:	601a      	str	r2, [r3, #0]
            APP_Timer10ms();
 8000704:	f001 fd10 	bl	8002128 <APP_Timer10ms>
        }
    }
    if(App_1000msTimeout){
 8000708:	4b17      	ldr	r3, [pc, #92]	; (8000768 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	2b00      	cmp	r3, #0
 800070e:	d00e      	beq.n	800072e <HAL_TIM_PeriodElapsedCallback+0x76>
        App_1000msTimeout--;
 8000710:	4b15      	ldr	r3, [pc, #84]	; (8000768 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	3b01      	subs	r3, #1
 8000716:	4a14      	ldr	r2, [pc, #80]	; (8000768 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000718:	6013      	str	r3, [r2, #0]
        if(App_1000msTimeout == 0){
 800071a:	4b13      	ldr	r3, [pc, #76]	; (8000768 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d105      	bne.n	800072e <HAL_TIM_PeriodElapsedCallback+0x76>
            App_1000msTimeout = 1000;
 8000722:	4b11      	ldr	r3, [pc, #68]	; (8000768 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000724:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000728:	601a      	str	r2, [r3, #0]
            APP_Timer1000ms();
 800072a:	f001 fd0b 	bl	8002144 <APP_Timer1000ms>
        }
    }
    if(App_10sTimeout){
 800072e:	4b0f      	ldr	r3, [pc, #60]	; (800076c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d00e      	beq.n	8000754 <HAL_TIM_PeriodElapsedCallback+0x9c>
        App_10sTimeout--;
 8000736:	4b0d      	ldr	r3, [pc, #52]	; (800076c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	3b01      	subs	r3, #1
 800073c:	4a0b      	ldr	r2, [pc, #44]	; (800076c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800073e:	6013      	str	r3, [r2, #0]
        if(App_10sTimeout == 0){
 8000740:	4b0a      	ldr	r3, [pc, #40]	; (800076c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	2b00      	cmp	r3, #0
 8000746:	d105      	bne.n	8000754 <HAL_TIM_PeriodElapsedCallback+0x9c>
            App_10sTimeout = 10000;
 8000748:	4b08      	ldr	r3, [pc, #32]	; (800076c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800074a:	f242 7210 	movw	r2, #10000	; 0x2710
 800074e:	601a      	str	r2, [r3, #0]
            APP_Timer10s();
 8000750:	f001 fcff 	bl	8002152 <APP_Timer10s>
        }
    }
}
 8000754:	bf00      	nop
 8000756:	3708      	adds	r7, #8
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	40000c00 	.word	0x40000c00
 8000760:	20000000 	.word	0x20000000
 8000764:	20000004 	.word	0x20000004
 8000768:	20000008 	.word	0x20000008
 800076c:	2000000c 	.word	0x2000000c

08000770 <BSP_LCD_Temperature>:

void BSP_Delay(uint16_t Delay){
    delay_ms(Delay);
}

void BSP_LCD_Temperature(uint32_t temperatura) {
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
    LCD_SetCursor(1, 4);
 8000778:	2104      	movs	r1, #4
 800077a:	2001      	movs	r0, #1
 800077c:	f000 ff3a 	bl	80015f4 <LCD_SetCursor>
    LCD_Print("Grados:%1uC", temperatura);
 8000780:	6879      	ldr	r1, [r7, #4]
 8000782:	4803      	ldr	r0, [pc, #12]	; (8000790 <BSP_LCD_Temperature+0x20>)
 8000784:	f001 f81c 	bl	80017c0 <LCD_Print>
}
 8000788:	bf00      	nop
 800078a:	3708      	adds	r7, #8
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	08009054 	.word	0x08009054

08000794 <BSP_LCD_Humidity>:

void BSP_LCD_Humidity(uint32_t humedad) {
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
    LCD_SetCursor(2, 1);
 800079c:	2101      	movs	r1, #1
 800079e:	2002      	movs	r0, #2
 80007a0:	f000 ff28 	bl	80015f4 <LCD_SetCursor>
    LCD_Print("HA:%1u%%", humedad);
 80007a4:	6879      	ldr	r1, [r7, #4]
 80007a6:	4803      	ldr	r0, [pc, #12]	; (80007b4 <BSP_LCD_Humidity+0x20>)
 80007a8:	f001 f80a 	bl	80017c0 <LCD_Print>
}
 80007ac:	bf00      	nop
 80007ae:	3708      	adds	r7, #8
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	08009060 	.word	0x08009060

080007b8 <BSP_LCD_SoilHumidity>:

void BSP_LCD_SoilHumidity(uint32_t soilHumidity){
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
	LCD_SetCursor(2, 10);
 80007c0:	210a      	movs	r1, #10
 80007c2:	2002      	movs	r0, #2
 80007c4:	f000 ff16 	bl	80015f4 <LCD_SetCursor>
	LCD_Print("HS:%1u%%", soilHumidity);
 80007c8:	6879      	ldr	r1, [r7, #4]
 80007ca:	4803      	ldr	r0, [pc, #12]	; (80007d8 <BSP_LCD_SoilHumidity+0x20>)
 80007cc:	f000 fff8 	bl	80017c0 <LCD_Print>
}
 80007d0:	bf00      	nop
 80007d2:	3708      	adds	r7, #8
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	0800906c 	.word	0x0800906c

080007dc <BSP_Get_percentageHS>:


uint32_t BSP_Get_percentageHS(uint32_t value){
 80007dc:	b480      	push	{r7}
 80007de:	b087      	sub	sp, #28
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
    int hummin = 4095;                      //REVISAR TIPO DE DATO
 80007e4:	f640 73ff 	movw	r3, #4095	; 0xfff
 80007e8:	617b      	str	r3, [r7, #20]
    int hummax = 2300;                      //REVISAR Maximo y Minimo en especial maximo
 80007ea:	f640 03fc 	movw	r3, #2300	; 0x8fc
 80007ee:	613b      	str	r3, [r7, #16]
//#define humminp = 0
    int hummaxp = 100;
 80007f0:	2364      	movs	r3, #100	; 0x64
 80007f2:	60fb      	str	r3, [r7, #12]
    if (value > hummin)
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	687a      	ldr	r2, [r7, #4]
 80007f8:	429a      	cmp	r2, r3
 80007fa:	d901      	bls.n	8000800 <BSP_Get_percentageHS+0x24>
        value = hummin;
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	607b      	str	r3, [r7, #4]
    if (value <= hummax)
 8000800:	693b      	ldr	r3, [r7, #16]
 8000802:	687a      	ldr	r2, [r7, #4]
 8000804:	429a      	cmp	r2, r3
 8000806:	d802      	bhi.n	800080e <BSP_Get_percentageHS+0x32>
        value = hummax + 1;
 8000808:	693b      	ldr	r3, [r7, #16]
 800080a:	3301      	adds	r3, #1
 800080c:	607b      	str	r3, [r7, #4]
    value = value - hummax;
 800080e:	693b      	ldr	r3, [r7, #16]
 8000810:	687a      	ldr	r2, [r7, #4]
 8000812:	1ad3      	subs	r3, r2, r3
 8000814:	607b      	str	r3, [r7, #4]
    return 100 - ((value * hummaxp) / (hummin - hummax));
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	687a      	ldr	r2, [r7, #4]
 800081a:	fb02 f303 	mul.w	r3, r2, r3
 800081e:	6979      	ldr	r1, [r7, #20]
 8000820:	693a      	ldr	r2, [r7, #16]
 8000822:	1a8a      	subs	r2, r1, r2
 8000824:	fbb3 f3f2 	udiv	r3, r3, r2
 8000828:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
}
 800082c:	4618      	mov	r0, r3
 800082e:	371c      	adds	r7, #28
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr

08000838 <BSP_SoilHumidity>:
            estado_cortina = 0;                                                    //cambio de estado
        }
    }
}

uint32_t BSP_SoilHumidity(){
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
	uint32_t value_adc[3];
    HAL_ADC_Start(&hadc1);
 800083e:	480e      	ldr	r0, [pc, #56]	; (8000878 <BSP_SoilHumidity+0x40>)
 8000840:	f001 ffe0 	bl	8002804 <HAL_ADC_Start>
    if(HAL_ADC_PollForConversion(&hadc1, 5) == HAL_OK){     //incilur esta parte en el solenoide para hecr while?
 8000844:	2105      	movs	r1, #5
 8000846:	480c      	ldr	r0, [pc, #48]	; (8000878 <BSP_SoilHumidity+0x40>)
 8000848:	f002 f8b5 	bl	80029b6 <HAL_ADC_PollForConversion>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d10d      	bne.n	800086e <BSP_SoilHumidity+0x36>
        value_adc[0] = HAL_ADC_GetValue(&hadc1);
 8000852:	4809      	ldr	r0, [pc, #36]	; (8000878 <BSP_SoilHumidity+0x40>)
 8000854:	f002 f933 	bl	8002abe <HAL_ADC_GetValue>
 8000858:	4603      	mov	r3, r0
 800085a:	607b      	str	r3, [r7, #4]
        value_adc[0] = BSP_Get_percentageHS(value_adc[0]);
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	4618      	mov	r0, r3
 8000860:	f7ff ffbc 	bl	80007dc <BSP_Get_percentageHS>
 8000864:	4603      	mov	r3, r0
 8000866:	607b      	str	r3, [r7, #4]
        HAL_ADC_Stop(&hadc1);
 8000868:	4803      	ldr	r0, [pc, #12]	; (8000878 <BSP_SoilHumidity+0x40>)
 800086a:	f002 f871 	bl	8002950 <HAL_ADC_Stop>
    }
    return value_adc[0];
 800086e:	687b      	ldr	r3, [r7, #4]
}
 8000870:	4618      	mov	r0, r3
 8000872:	3710      	adds	r7, #16
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	200000ec 	.word	0x200000ec

0800087c <BSP_TurnOn_Valve>:
    }
    while (value_adc[0] <= rangohmax && value_adc[0] >= rangohmin);
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET); //  ENA
}

void BSP_TurnOn_Valve(){
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);   //  ENA
 8000880:	2201      	movs	r2, #1
 8000882:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000886:	4808      	ldr	r0, [pc, #32]	; (80008a8 <BSP_TurnOn_Valve+0x2c>)
 8000888:	f003 f8bc 	bl	8003a04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET);   //  IN1
 800088c:	2201      	movs	r2, #1
 800088e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000892:	4805      	ldr	r0, [pc, #20]	; (80008a8 <BSP_TurnOn_Valve+0x2c>)
 8000894:	f003 f8b6 	bl	8003a04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET); //  IN2
 8000898:	2200      	movs	r2, #0
 800089a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800089e:	4802      	ldr	r0, [pc, #8]	; (80008a8 <BSP_TurnOn_Valve+0x2c>)
 80008a0:	f003 f8b0 	bl	8003a04 <HAL_GPIO_WritePin>
}
 80008a4:	bf00      	nop
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	40020800 	.word	0x40020800

080008ac <BSP_TurnOff_Valve>:

void BSP_TurnOff_Valve(){
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET); //  ENA
 80008b0:	2200      	movs	r2, #0
 80008b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008b6:	4802      	ldr	r0, [pc, #8]	; (80008c0 <BSP_TurnOff_Valve+0x14>)
 80008b8:	f003 f8a4 	bl	8003a04 <HAL_GPIO_WritePin>
}
 80008bc:	bf00      	nop
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	40020800 	.word	0x40020800

080008c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b09a      	sub	sp, #104	; 0x68
 80008c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80008ce:	2230      	movs	r2, #48	; 0x30
 80008d0:	2100      	movs	r1, #0
 80008d2:	4618      	mov	r0, r3
 80008d4:	f007 ff4a 	bl	800876c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
 80008e4:	60da      	str	r2, [r3, #12]
 80008e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008e8:	f107 030c 	add.w	r3, r7, #12
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
 80008f2:	609a      	str	r2, [r3, #8]
 80008f4:	60da      	str	r2, [r3, #12]
 80008f6:	611a      	str	r2, [r3, #16]
 80008f8:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	60bb      	str	r3, [r7, #8]
 80008fe:	4b31      	ldr	r3, [pc, #196]	; (80009c4 <SystemClock_Config+0x100>)
 8000900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000902:	4a30      	ldr	r2, [pc, #192]	; (80009c4 <SystemClock_Config+0x100>)
 8000904:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000908:	6413      	str	r3, [r2, #64]	; 0x40
 800090a:	4b2e      	ldr	r3, [pc, #184]	; (80009c4 <SystemClock_Config+0x100>)
 800090c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800090e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000912:	60bb      	str	r3, [r7, #8]
 8000914:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000916:	2300      	movs	r3, #0
 8000918:	607b      	str	r3, [r7, #4]
 800091a:	4b2b      	ldr	r3, [pc, #172]	; (80009c8 <SystemClock_Config+0x104>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4a2a      	ldr	r2, [pc, #168]	; (80009c8 <SystemClock_Config+0x104>)
 8000920:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000924:	6013      	str	r3, [r2, #0]
 8000926:	4b28      	ldr	r3, [pc, #160]	; (80009c8 <SystemClock_Config+0x104>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800092e:	607b      	str	r3, [r7, #4]
 8000930:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000932:	230a      	movs	r3, #10
 8000934:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000936:	2301      	movs	r3, #1
 8000938:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800093a:	2310      	movs	r3, #16
 800093c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800093e:	2301      	movs	r3, #1
 8000940:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000942:	2302      	movs	r3, #2
 8000944:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000946:	2300      	movs	r3, #0
 8000948:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 8;
 800094a:	2308      	movs	r3, #8
 800094c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 100;
 800094e:	2364      	movs	r3, #100	; 0x64
 8000950:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000952:	2302      	movs	r3, #2
 8000954:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000956:	2308      	movs	r3, #8
 8000958:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800095a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800095e:	4618      	mov	r0, r3
 8000960:	f003 fde4 	bl	800452c <HAL_RCC_OscConfig>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800096a:	f000 fb33 	bl	8000fd4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800096e:	230f      	movs	r3, #15
 8000970:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000972:	2302      	movs	r3, #2
 8000974:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000976:	2300      	movs	r3, #0
 8000978:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800097a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800097e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000980:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000984:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000986:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800098a:	2103      	movs	r1, #3
 800098c:	4618      	mov	r0, r3
 800098e:	f004 f83b 	bl	8004a08 <HAL_RCC_ClockConfig>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8000998:	f000 fb1c 	bl	8000fd4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800099c:	2302      	movs	r3, #2
 800099e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80009a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009a4:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009a6:	f107 030c 	add.w	r3, r7, #12
 80009aa:	4618      	mov	r0, r3
 80009ac:	f004 fa6a 	bl	8004e84 <HAL_RCCEx_PeriphCLKConfig>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <SystemClock_Config+0xf6>
  {
    Error_Handler();
 80009b6:	f000 fb0d 	bl	8000fd4 <Error_Handler>
  }
}
 80009ba:	bf00      	nop
 80009bc:	3768      	adds	r7, #104	; 0x68
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	40023800 	.word	0x40023800
 80009c8:	40007000 	.word	0x40007000

080009cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b084      	sub	sp, #16
 80009d0:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig = {0};
 80009d2:	463b      	mov	r3, r7
 80009d4:	2200      	movs	r2, #0
 80009d6:	601a      	str	r2, [r3, #0]
 80009d8:	605a      	str	r2, [r3, #4]
 80009da:	609a      	str	r2, [r3, #8]
 80009dc:	60da      	str	r2, [r3, #12]
    /* USER CODE BEGIN ADC1_Init 1 */

    /* USER CODE END ADC1_Init 1 */
    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
    */
    hadc1.Instance = ADC1;
 80009de:	4b21      	ldr	r3, [pc, #132]	; (8000a64 <MX_ADC1_Init+0x98>)
 80009e0:	4a21      	ldr	r2, [pc, #132]	; (8000a68 <MX_ADC1_Init+0x9c>)
 80009e2:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80009e4:	4b1f      	ldr	r3, [pc, #124]	; (8000a64 <MX_ADC1_Init+0x98>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009ea:	4b1e      	ldr	r3, [pc, #120]	; (8000a64 <MX_ADC1_Init+0x98>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = ENABLE;
 80009f0:	4b1c      	ldr	r3, [pc, #112]	; (8000a64 <MX_ADC1_Init+0x98>)
 80009f2:	2201      	movs	r2, #1
 80009f4:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = DISABLE;
 80009f6:	4b1b      	ldr	r3, [pc, #108]	; (8000a64 <MX_ADC1_Init+0x98>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	761a      	strb	r2, [r3, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009fc:	4b19      	ldr	r3, [pc, #100]	; (8000a64 <MX_ADC1_Init+0x98>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a04:	4b17      	ldr	r3, [pc, #92]	; (8000a64 <MX_ADC1_Init+0x98>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a0a:	4b16      	ldr	r3, [pc, #88]	; (8000a64 <MX_ADC1_Init+0x98>)
 8000a0c:	4a17      	ldr	r2, [pc, #92]	; (8000a6c <MX_ADC1_Init+0xa0>)
 8000a0e:	629a      	str	r2, [r3, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a10:	4b14      	ldr	r3, [pc, #80]	; (8000a64 <MX_ADC1_Init+0x98>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 1;
 8000a16:	4b13      	ldr	r3, [pc, #76]	; (8000a64 <MX_ADC1_Init+0x98>)
 8000a18:	2201      	movs	r2, #1
 8000a1a:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a1c:	4b11      	ldr	r3, [pc, #68]	; (8000a64 <MX_ADC1_Init+0x98>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a24:	4b0f      	ldr	r3, [pc, #60]	; (8000a64 <MX_ADC1_Init+0x98>)
 8000a26:	2201      	movs	r2, #1
 8000a28:	615a      	str	r2, [r3, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a2a:	480e      	ldr	r0, [pc, #56]	; (8000a64 <MX_ADC1_Init+0x98>)
 8000a2c:	f001 fea6 	bl	800277c <HAL_ADC_Init>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_ADC1_Init+0x6e>
    {
        Error_Handler();
 8000a36:	f000 facd 	bl	8000fd4 <Error_Handler>
    }
    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
    sConfig.Channel = ADC_CHANNEL_1;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 1;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a42:	2300      	movs	r3, #0
 8000a44:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a46:	463b      	mov	r3, r7
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4806      	ldr	r0, [pc, #24]	; (8000a64 <MX_ADC1_Init+0x98>)
 8000a4c:	f002 f844 	bl	8002ad8 <HAL_ADC_ConfigChannel>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_ADC1_Init+0x8e>
    {
        Error_Handler();
 8000a56:	f000 fabd 	bl	8000fd4 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */

}
 8000a5a:	bf00      	nop
 8000a5c:	3710      	adds	r7, #16
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	200000ec 	.word	0x200000ec
 8000a68:	40012000 	.word	0x40012000
 8000a6c:	0f000001 	.word	0x0f000001

08000a70 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
    /* USER CODE END I2C1_Init 0 */

    /* USER CODE BEGIN I2C1_Init 1 */

    /* USER CODE END I2C1_Init 1 */
    hi2c1.Instance = I2C1;
 8000a74:	4b12      	ldr	r3, [pc, #72]	; (8000ac0 <MX_I2C1_Init+0x50>)
 8000a76:	4a13      	ldr	r2, [pc, #76]	; (8000ac4 <MX_I2C1_Init+0x54>)
 8000a78:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 100000;
 8000a7a:	4b11      	ldr	r3, [pc, #68]	; (8000ac0 <MX_I2C1_Init+0x50>)
 8000a7c:	4a12      	ldr	r2, [pc, #72]	; (8000ac8 <MX_I2C1_Init+0x58>)
 8000a7e:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a80:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <MX_I2C1_Init+0x50>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 8000a86:	4b0e      	ldr	r3, [pc, #56]	; (8000ac0 <MX_I2C1_Init+0x50>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <MX_I2C1_Init+0x50>)
 8000a8e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a92:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a94:	4b0a      	ldr	r3, [pc, #40]	; (8000ac0 <MX_I2C1_Init+0x50>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 8000a9a:	4b09      	ldr	r3, [pc, #36]	; (8000ac0 <MX_I2C1_Init+0x50>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000aa0:	4b07      	ldr	r3, [pc, #28]	; (8000ac0 <MX_I2C1_Init+0x50>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000aa6:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <MX_I2C1_Init+0x50>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000aac:	4804      	ldr	r0, [pc, #16]	; (8000ac0 <MX_I2C1_Init+0x50>)
 8000aae:	f002 ffc3 	bl	8003a38 <HAL_I2C_Init>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_I2C1_Init+0x4c>
    {
        Error_Handler();
 8000ab8:	f000 fa8c 	bl	8000fd4 <Error_Handler>
    }
    /* USER CODE BEGIN I2C1_Init 2 */

    /* USER CODE END I2C1_Init 2 */

}
 8000abc:	bf00      	nop
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	20000194 	.word	0x20000194
 8000ac4:	40005400 	.word	0x40005400
 8000ac8:	000186a0 	.word	0x000186a0

08000acc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b090      	sub	sp, #64	; 0x40
 8000ad0:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN RTC_Init 0 */

    /* USER CODE END RTC_Init 0 */

    RTC_TimeTypeDef sTime = {0};
 8000ad2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	601a      	str	r2, [r3, #0]
 8000ada:	605a      	str	r2, [r3, #4]
 8000adc:	609a      	str	r2, [r3, #8]
 8000ade:	60da      	str	r2, [r3, #12]
 8000ae0:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	62bb      	str	r3, [r7, #40]	; 0x28
    RTC_AlarmTypeDef sAlarm = {0};
 8000ae6:	463b      	mov	r3, r7
 8000ae8:	2228      	movs	r2, #40	; 0x28
 8000aea:	2100      	movs	r1, #0
 8000aec:	4618      	mov	r0, r3
 8000aee:	f007 fe3d 	bl	800876c <memset>
    /* USER CODE BEGIN RTC_Init 1 */

    /* USER CODE END RTC_Init 1 */
    /** Initialize RTC Only
    */
    hrtc.Instance = RTC;
 8000af2:	4b3a      	ldr	r3, [pc, #232]	; (8000bdc <MX_RTC_Init+0x110>)
 8000af4:	4a3a      	ldr	r2, [pc, #232]	; (8000be0 <MX_RTC_Init+0x114>)
 8000af6:	601a      	str	r2, [r3, #0]
    hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000af8:	4b38      	ldr	r3, [pc, #224]	; (8000bdc <MX_RTC_Init+0x110>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	605a      	str	r2, [r3, #4]
    hrtc.Init.AsynchPrediv = 127;
 8000afe:	4b37      	ldr	r3, [pc, #220]	; (8000bdc <MX_RTC_Init+0x110>)
 8000b00:	227f      	movs	r2, #127	; 0x7f
 8000b02:	609a      	str	r2, [r3, #8]
    hrtc.Init.SynchPrediv = 255;
 8000b04:	4b35      	ldr	r3, [pc, #212]	; (8000bdc <MX_RTC_Init+0x110>)
 8000b06:	22ff      	movs	r2, #255	; 0xff
 8000b08:	60da      	str	r2, [r3, #12]
    hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000b0a:	4b34      	ldr	r3, [pc, #208]	; (8000bdc <MX_RTC_Init+0x110>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	611a      	str	r2, [r3, #16]
    hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000b10:	4b32      	ldr	r3, [pc, #200]	; (8000bdc <MX_RTC_Init+0x110>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	615a      	str	r2, [r3, #20]
    hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000b16:	4b31      	ldr	r3, [pc, #196]	; (8000bdc <MX_RTC_Init+0x110>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b1c:	482f      	ldr	r0, [pc, #188]	; (8000bdc <MX_RTC_Init+0x110>)
 8000b1e:	f004 faa1 	bl	8005064 <HAL_RTC_Init>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_RTC_Init+0x60>
    {
        Error_Handler();
 8000b28:	f000 fa54 	bl	8000fd4 <Error_Handler>

    /* USER CODE END Check_RTC_BKUP */

    /** Initialize RTC and set the Time and Date
    */
    sTime.Hours = 23;
 8000b2c:	2317      	movs	r3, #23
 8000b2e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    sTime.Minutes = 59;
 8000b32:	233b      	movs	r3, #59	; 0x3b
 8000b34:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    sTime.Seconds = 45;
 8000b38:	232d      	movs	r3, #45	; 0x2d
 8000b3a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	63bb      	str	r3, [r7, #56]	; 0x38
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000b42:	2300      	movs	r3, #0
 8000b44:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000b46:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4823      	ldr	r0, [pc, #140]	; (8000bdc <MX_RTC_Init+0x110>)
 8000b50:	f004 fb19 	bl	8005186 <HAL_RTC_SetTime>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_RTC_Init+0x92>
    {
        Error_Handler();
 8000b5a:	f000 fa3b 	bl	8000fd4 <Error_Handler>
    }
    sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8000b5e:	2303      	movs	r3, #3
 8000b60:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    sDate.Month = RTC_MONTH_OCTOBER;
 8000b64:	2310      	movs	r3, #16
 8000b66:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    sDate.Date = 28;
 8000b6a:	231c      	movs	r3, #28
 8000b6c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    sDate.Year = 0;
 8000b70:	2300      	movs	r3, #0
 8000b72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000b76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	4817      	ldr	r0, [pc, #92]	; (8000bdc <MX_RTC_Init+0x110>)
 8000b80:	f004 fbbe 	bl	8005300 <HAL_RTC_SetDate>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <MX_RTC_Init+0xc2>
    {
        Error_Handler();
 8000b8a:	f000 fa23 	bl	8000fd4 <Error_Handler>
    }
    /** Enable the Alarm A
    */
    sAlarm.AlarmTime.Hours = 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	703b      	strb	r3, [r7, #0]
    sAlarm.AlarmTime.Minutes = 0;
 8000b92:	2300      	movs	r3, #0
 8000b94:	707b      	strb	r3, [r7, #1]
    sAlarm.AlarmTime.Seconds = 0;
 8000b96:	2300      	movs	r3, #0
 8000b98:	70bb      	strb	r3, [r7, #2]
    sAlarm.AlarmTime.SubSeconds = 0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	607b      	str	r3, [r7, #4]
    sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60fb      	str	r3, [r7, #12]
    sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	613b      	str	r3, [r7, #16]
    sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	617b      	str	r3, [r7, #20]
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000baa:	2300      	movs	r3, #0
 8000bac:	61bb      	str	r3, [r7, #24]
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61fb      	str	r3, [r7, #28]
    sAlarm.AlarmDateWeekDay = 1;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	f887 3020 	strb.w	r3, [r7, #32]
    sAlarm.Alarm = RTC_ALARM_A;
 8000bb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bbc:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8000bbe:	463b      	mov	r3, r7
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4805      	ldr	r0, [pc, #20]	; (8000bdc <MX_RTC_Init+0x110>)
 8000bc6:	f004 fc43 	bl	8005450 <HAL_RTC_SetAlarm_IT>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_RTC_Init+0x108>
    {
        Error_Handler();
 8000bd0:	f000 fa00 	bl	8000fd4 <Error_Handler>
    }
    /* USER CODE BEGIN RTC_Init 2 */

    /* USER CODE END RTC_Init 2 */

}
 8000bd4:	bf00      	nop
 8000bd6:	3740      	adds	r7, #64	; 0x40
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	200001e8 	.word	0x200001e8
 8000be0:	40002800 	.word	0x40002800

08000be4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08e      	sub	sp, #56	; 0x38
 8000be8:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM2_Init 0 */

    /* USER CODE END TIM2_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	605a      	str	r2, [r3, #4]
 8000bf4:	609a      	str	r2, [r3, #8]
 8000bf6:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bf8:	f107 0320 	add.w	r3, r7, #32
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8000c02:	1d3b      	adds	r3, r7, #4
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
 8000c0e:	611a      	str	r2, [r3, #16]
 8000c10:	615a      	str	r2, [r3, #20]
 8000c12:	619a      	str	r2, [r3, #24]

    /* USER CODE BEGIN TIM2_Init 1 */

    /* USER CODE END TIM2_Init 1 */
    htim2.Instance = TIM2;
 8000c14:	4b2d      	ldr	r3, [pc, #180]	; (8000ccc <MX_TIM2_Init+0xe8>)
 8000c16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c1a:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 1000-1;
 8000c1c:	4b2b      	ldr	r3, [pc, #172]	; (8000ccc <MX_TIM2_Init+0xe8>)
 8000c1e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c22:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c24:	4b29      	ldr	r3, [pc, #164]	; (8000ccc <MX_TIM2_Init+0xe8>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 1000-1;
 8000c2a:	4b28      	ldr	r3, [pc, #160]	; (8000ccc <MX_TIM2_Init+0xe8>)
 8000c2c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c30:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c32:	4b26      	ldr	r3, [pc, #152]	; (8000ccc <MX_TIM2_Init+0xe8>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c38:	4b24      	ldr	r3, [pc, #144]	; (8000ccc <MX_TIM2_Init+0xe8>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c3e:	4823      	ldr	r0, [pc, #140]	; (8000ccc <MX_TIM2_Init+0xe8>)
 8000c40:	f004 fe0a 	bl	8005858 <HAL_TIM_Base_Init>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_TIM2_Init+0x6a>
    {
        Error_Handler();
 8000c4a:	f000 f9c3 	bl	8000fd4 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c52:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c54:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c58:	4619      	mov	r1, r3
 8000c5a:	481c      	ldr	r0, [pc, #112]	; (8000ccc <MX_TIM2_Init+0xe8>)
 8000c5c:	f005 f8a4 	bl	8005da8 <HAL_TIM_ConfigClockSource>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_TIM2_Init+0x86>
    {
        Error_Handler();
 8000c66:	f000 f9b5 	bl	8000fd4 <Error_Handler>
    }
    if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000c6a:	4818      	ldr	r0, [pc, #96]	; (8000ccc <MX_TIM2_Init+0xe8>)
 8000c6c:	f004 fe67 	bl	800593e <HAL_TIM_PWM_Init>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_TIM2_Init+0x96>
    {
        Error_Handler();
 8000c76:	f000 f9ad 	bl	8000fd4 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c82:	f107 0320 	add.w	r3, r7, #32
 8000c86:	4619      	mov	r1, r3
 8000c88:	4810      	ldr	r0, [pc, #64]	; (8000ccc <MX_TIM2_Init+0xe8>)
 8000c8a:	f005 fc45 	bl	8006518 <HAL_TIMEx_MasterConfigSynchronization>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <MX_TIM2_Init+0xb4>
    {
        Error_Handler();
 8000c94:	f000 f99e 	bl	8000fd4 <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c98:	2360      	movs	r3, #96	; 0x60
 8000c9a:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = 0;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	617b      	str	r3, [r7, #20]
    if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ca8:	1d3b      	adds	r3, r7, #4
 8000caa:	2200      	movs	r2, #0
 8000cac:	4619      	mov	r1, r3
 8000cae:	4807      	ldr	r0, [pc, #28]	; (8000ccc <MX_TIM2_Init+0xe8>)
 8000cb0:	f004 ffb4 	bl	8005c1c <HAL_TIM_PWM_ConfigChannel>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_TIM2_Init+0xda>
    {
        Error_Handler();
 8000cba:	f000 f98b 	bl	8000fd4 <Error_Handler>
    }
    /* USER CODE BEGIN TIM2_Init 2 */

    /* USER CODE END TIM2_Init 2 */
    HAL_TIM_MspPostInit(&htim2);
 8000cbe:	4803      	ldr	r0, [pc, #12]	; (8000ccc <MX_TIM2_Init+0xe8>)
 8000cc0:	f001 fba8 	bl	8002414 <HAL_TIM_MspPostInit>

}
 8000cc4:	bf00      	nop
 8000cc6:	3738      	adds	r7, #56	; 0x38
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	20000208 	.word	0x20000208

08000cd0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b086      	sub	sp, #24
 8000cd4:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM3_Init 0 */

    /* USER CODE END TIM3_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cd6:	f107 0308 	add.w	r3, r7, #8
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
 8000cde:	605a      	str	r2, [r3, #4]
 8000ce0:	609a      	str	r2, [r3, #8]
 8000ce2:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ce4:	463b      	mov	r3, r7
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	605a      	str	r2, [r3, #4]

    /* USER CODE BEGIN TIM3_Init 1 */

    /* USER CODE END TIM3_Init 1 */
    htim3.Instance = TIM3;
 8000cec:	4b1d      	ldr	r3, [pc, #116]	; (8000d64 <MX_TIM3_Init+0x94>)
 8000cee:	4a1e      	ldr	r2, [pc, #120]	; (8000d68 <MX_TIM3_Init+0x98>)
 8000cf0:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 0;
 8000cf2:	4b1c      	ldr	r3, [pc, #112]	; (8000d64 <MX_TIM3_Init+0x94>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cf8:	4b1a      	ldr	r3, [pc, #104]	; (8000d64 <MX_TIM3_Init+0x94>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = 65535;
 8000cfe:	4b19      	ldr	r3, [pc, #100]	; (8000d64 <MX_TIM3_Init+0x94>)
 8000d00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d04:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d06:	4b17      	ldr	r3, [pc, #92]	; (8000d64 <MX_TIM3_Init+0x94>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	611a      	str	r2, [r3, #16]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d0c:	4b15      	ldr	r3, [pc, #84]	; (8000d64 <MX_TIM3_Init+0x94>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d12:	4814      	ldr	r0, [pc, #80]	; (8000d64 <MX_TIM3_Init+0x94>)
 8000d14:	f004 fda0 	bl	8005858 <HAL_TIM_Base_Init>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <MX_TIM3_Init+0x52>
    {
        Error_Handler();
 8000d1e:	f000 f959 	bl	8000fd4 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d26:	60bb      	str	r3, [r7, #8]
    if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d28:	f107 0308 	add.w	r3, r7, #8
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	480d      	ldr	r0, [pc, #52]	; (8000d64 <MX_TIM3_Init+0x94>)
 8000d30:	f005 f83a 	bl	8005da8 <HAL_TIM_ConfigClockSource>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <MX_TIM3_Init+0x6e>
    {
        Error_Handler();
 8000d3a:	f000 f94b 	bl	8000fd4 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d42:	2300      	movs	r3, #0
 8000d44:	607b      	str	r3, [r7, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d46:	463b      	mov	r3, r7
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4806      	ldr	r0, [pc, #24]	; (8000d64 <MX_TIM3_Init+0x94>)
 8000d4c:	f005 fbe4 	bl	8006518 <HAL_TIMEx_MasterConfigSynchronization>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <MX_TIM3_Init+0x8a>
    {
        Error_Handler();
 8000d56:	f000 f93d 	bl	8000fd4 <Error_Handler>
    }
    /* USER CODE BEGIN TIM3_Init 2 */

    /* USER CODE END TIM3_Init 2 */

}
 8000d5a:	bf00      	nop
 8000d5c:	3718      	adds	r7, #24
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	20000248 	.word	0x20000248
 8000d68:	40000400 	.word	0x40000400

08000d6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0

    /* DMA controller clock enable */
    __HAL_RCC_DMA2_CLK_ENABLE();
 8000d72:	2300      	movs	r3, #0
 8000d74:	607b      	str	r3, [r7, #4]
 8000d76:	4b0c      	ldr	r3, [pc, #48]	; (8000da8 <MX_DMA_Init+0x3c>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7a:	4a0b      	ldr	r2, [pc, #44]	; (8000da8 <MX_DMA_Init+0x3c>)
 8000d7c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d80:	6313      	str	r3, [r2, #48]	; 0x30
 8000d82:	4b09      	ldr	r3, [pc, #36]	; (8000da8 <MX_DMA_Init+0x3c>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d8a:	607b      	str	r3, [r7, #4]
 8000d8c:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init */
    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2100      	movs	r1, #0
 8000d92:	2038      	movs	r0, #56	; 0x38
 8000d94:	f002 f986 	bl	80030a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000d98:	2038      	movs	r0, #56	; 0x38
 8000d9a:	f002 f99f 	bl	80030dc <HAL_NVIC_EnableIRQ>

}
 8000d9e:	bf00      	nop
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	40023800 	.word	0x40023800

08000dac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b08c      	sub	sp, #48	; 0x30
 8000db0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db2:	f107 031c 	add.w	r3, r7, #28
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
 8000dba:	605a      	str	r2, [r3, #4]
 8000dbc:	609a      	str	r2, [r3, #8]
 8000dbe:	60da      	str	r2, [r3, #12]
 8000dc0:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	61bb      	str	r3, [r7, #24]
 8000dc6:	4b7d      	ldr	r3, [pc, #500]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dca:	4a7c      	ldr	r2, [pc, #496]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000dcc:	f043 0310 	orr.w	r3, r3, #16
 8000dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000dd2:	4b7a      	ldr	r3, [pc, #488]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd6:	f003 0310 	and.w	r3, r3, #16
 8000dda:	61bb      	str	r3, [r7, #24]
 8000ddc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	617b      	str	r3, [r7, #20]
 8000de2:	4b76      	ldr	r3, [pc, #472]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de6:	4a75      	ldr	r2, [pc, #468]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000de8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dec:	6313      	str	r3, [r2, #48]	; 0x30
 8000dee:	4b73      	ldr	r3, [pc, #460]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000df6:	617b      	str	r3, [r7, #20]
 8000df8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	613b      	str	r3, [r7, #16]
 8000dfe:	4b6f      	ldr	r3, [pc, #444]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e02:	4a6e      	ldr	r2, [pc, #440]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000e04:	f043 0304 	orr.w	r3, r3, #4
 8000e08:	6313      	str	r3, [r2, #48]	; 0x30
 8000e0a:	4b6c      	ldr	r3, [pc, #432]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0e:	f003 0304 	and.w	r3, r3, #4
 8000e12:	613b      	str	r3, [r7, #16]
 8000e14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	4b68      	ldr	r3, [pc, #416]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1e:	4a67      	ldr	r2, [pc, #412]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000e20:	f043 0301 	orr.w	r3, r3, #1
 8000e24:	6313      	str	r3, [r2, #48]	; 0x30
 8000e26:	4b65      	ldr	r3, [pc, #404]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2a:	f003 0301 	and.w	r3, r3, #1
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	60bb      	str	r3, [r7, #8]
 8000e36:	4b61      	ldr	r3, [pc, #388]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3a:	4a60      	ldr	r2, [pc, #384]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000e3c:	f043 0302 	orr.w	r3, r3, #2
 8000e40:	6313      	str	r3, [r2, #48]	; 0x30
 8000e42:	4b5e      	ldr	r3, [pc, #376]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e46:	f003 0302 	and.w	r3, r3, #2
 8000e4a:	60bb      	str	r3, [r7, #8]
 8000e4c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	607b      	str	r3, [r7, #4]
 8000e52:	4b5a      	ldr	r3, [pc, #360]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e56:	4a59      	ldr	r2, [pc, #356]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000e58:	f043 0308 	orr.w	r3, r3, #8
 8000e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e5e:	4b57      	ldr	r3, [pc, #348]	; (8000fbc <MX_GPIO_Init+0x210>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e62:	f003 0308 	and.w	r3, r3, #8
 8000e66:	607b      	str	r3, [r7, #4]
 8000e68:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f641 4108 	movw	r1, #7176	; 0x1c08
 8000e70:	4853      	ldr	r0, [pc, #332]	; (8000fc0 <MX_GPIO_Init+0x214>)
 8000e72:	f002 fdc7 	bl	8003a04 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14, GPIO_PIN_RESET);
 8000e76:	2200      	movs	r2, #0
 8000e78:	f44f 41a8 	mov.w	r1, #21504	; 0x5400
 8000e7c:	4851      	ldr	r0, [pc, #324]	; (8000fc4 <MX_GPIO_Init+0x218>)
 8000e7e:	f002 fdc1 	bl	8003a04 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000e82:	2200      	movs	r2, #0
 8000e84:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e88:	484f      	ldr	r0, [pc, #316]	; (8000fc8 <MX_GPIO_Init+0x21c>)
 8000e8a:	f002 fdbb 	bl	8003a04 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOD, LD4_Pin|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	f241 011c 	movw	r1, #4124	; 0x101c
 8000e94:	484d      	ldr	r0, [pc, #308]	; (8000fcc <MX_GPIO_Init+0x220>)
 8000e96:	f002 fdb5 	bl	8003a04 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2104      	movs	r1, #4
 8000e9e:	484c      	ldr	r0, [pc, #304]	; (8000fd0 <MX_GPIO_Init+0x224>)
 8000ea0:	f002 fdb0 	bl	8003a04 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : PE3 PE5 */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8000ea4:	2328      	movs	r3, #40	; 0x28
 8000ea6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000eb0:	f107 031c 	add.w	r3, r7, #28
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4843      	ldr	r0, [pc, #268]	; (8000fc4 <MX_GPIO_Init+0x218>)
 8000eb8:	f002 fc08 	bl	80036cc <HAL_GPIO_Init>

    /*Configure GPIO pins : PC3 PC10 PC11 PC12 */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000ebc:	f641 4308 	movw	r3, #7176	; 0x1c08
 8000ec0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ece:	f107 031c 	add.w	r3, r7, #28
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	483a      	ldr	r0, [pc, #232]	; (8000fc0 <MX_GPIO_Init+0x214>)
 8000ed6:	f002 fbf9 	bl	80036cc <HAL_GPIO_Init>

    /*Configure GPIO pins : PA0 PA2 */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000eda:	2301      	movs	r3, #1
 8000edc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee6:	f107 031c 	add.w	r3, r7, #28
 8000eea:	4619      	mov	r1, r3
 8000eec:	4838      	ldr	r0, [pc, #224]	; (8000fd0 <MX_GPIO_Init+0x224>)
 8000eee:	f002 fbed 	bl	80036cc <HAL_GPIO_Init>

    /*Configure GPIO pin : PC4 */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ef2:	2310      	movs	r3, #16
 8000ef4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000efa:	2301      	movs	r3, #1
 8000efc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000efe:	f107 031c 	add.w	r3, r7, #28
 8000f02:	4619      	mov	r1, r3
 8000f04:	482e      	ldr	r0, [pc, #184]	; (8000fc0 <MX_GPIO_Init+0x214>)
 8000f06:	f002 fbe1 	bl	80036cc <HAL_GPIO_Init>

    /*Configure GPIO pins : PB0 PB2 */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8000f0a:	2305      	movs	r3, #5
 8000f0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f12:	2301      	movs	r3, #1
 8000f14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f16:	f107 031c 	add.w	r3, r7, #28
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	482a      	ldr	r0, [pc, #168]	; (8000fc8 <MX_GPIO_Init+0x21c>)
 8000f1e:	f002 fbd5 	bl	80036cc <HAL_GPIO_Init>

    /*Configure GPIO pin : PE8 */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000f22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f30:	f107 031c 	add.w	r3, r7, #28
 8000f34:	4619      	mov	r1, r3
 8000f36:	4823      	ldr	r0, [pc, #140]	; (8000fc4 <MX_GPIO_Init+0x218>)
 8000f38:	f002 fbc8 	bl	80036cc <HAL_GPIO_Init>

    /*Configure GPIO pins : PE10 PE12 PE14 */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14;
 8000f3c:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8000f40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f42:	2301      	movs	r3, #1
 8000f44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f4e:	f107 031c 	add.w	r3, r7, #28
 8000f52:	4619      	mov	r1, r3
 8000f54:	481b      	ldr	r0, [pc, #108]	; (8000fc4 <MX_GPIO_Init+0x218>)
 8000f56:	f002 fbb9 	bl	80036cc <HAL_GPIO_Init>

    /*Configure GPIO pin : PB10 */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f60:	2301      	movs	r3, #1
 8000f62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f6c:	f107 031c 	add.w	r3, r7, #28
 8000f70:	4619      	mov	r1, r3
 8000f72:	4815      	ldr	r0, [pc, #84]	; (8000fc8 <MX_GPIO_Init+0x21c>)
 8000f74:	f002 fbaa 	bl	80036cc <HAL_GPIO_Init>

    /*Configure GPIO pins : LD4_Pin PD2 PD3 PD4 */
    GPIO_InitStruct.Pin = LD4_Pin|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000f78:	f241 031c 	movw	r3, #4124	; 0x101c
 8000f7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f82:	2300      	movs	r3, #0
 8000f84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f86:	2300      	movs	r3, #0
 8000f88:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f8a:	f107 031c 	add.w	r3, r7, #28
 8000f8e:	4619      	mov	r1, r3
 8000f90:	480e      	ldr	r0, [pc, #56]	; (8000fcc <MX_GPIO_Init+0x220>)
 8000f92:	f002 fb9b 	bl	80036cc <HAL_GPIO_Init>

    /*Configure GPIO pins : PA2 */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f96:	2304      	movs	r3, #4
 8000f98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa6:	f107 031c 	add.w	r3, r7, #28
 8000faa:	4619      	mov	r1, r3
 8000fac:	4808      	ldr	r0, [pc, #32]	; (8000fd0 <MX_GPIO_Init+0x224>)
 8000fae:	f002 fb8d 	bl	80036cc <HAL_GPIO_Init>

}
 8000fb2:	bf00      	nop
 8000fb4:	3730      	adds	r7, #48	; 0x30
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	40023800 	.word	0x40023800
 8000fc0:	40020800 	.word	0x40020800
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	40020400 	.word	0x40020400
 8000fcc:	40020c00 	.word	0x40020c00
 8000fd0:	40020000 	.word	0x40020000

08000fd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */

    /* USER CODE END Error_Handler_Debug */
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
	...

08000fe4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	4a07      	ldr	r2, [pc, #28]	; (8001010 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ff4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ff6:	68bb      	ldr	r3, [r7, #8]
 8000ff8:	4a06      	ldr	r2, [pc, #24]	; (8001014 <vApplicationGetIdleTaskMemory+0x30>)
 8000ffa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2280      	movs	r2, #128	; 0x80
 8001000:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001002:	bf00      	nop
 8001004:	3714      	adds	r7, #20
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	20000288 	.word	0x20000288
 8001014:	200002dc 	.word	0x200002dc

08001018 <keypad_init>:
#include "stm32f4xx_hal.h"
#include "keypad.h"

void keypad_init(void){
 8001018:	b580      	push	{r7, lr}
 800101a:	b088      	sub	sp, #32
 800101c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	60bb      	str	r3, [r7, #8]
 8001022:	4b51      	ldr	r3, [pc, #324]	; (8001168 <keypad_init+0x150>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001026:	4a50      	ldr	r2, [pc, #320]	; (8001168 <keypad_init+0x150>)
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	6313      	str	r3, [r2, #48]	; 0x30
 800102e:	4b4e      	ldr	r3, [pc, #312]	; (8001168 <keypad_init+0x150>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	f003 0301 	and.w	r3, r3, #1
 8001036:	60bb      	str	r3, [r7, #8]
 8001038:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	607b      	str	r3, [r7, #4]
 800103e:	4b4a      	ldr	r3, [pc, #296]	; (8001168 <keypad_init+0x150>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	4a49      	ldr	r2, [pc, #292]	; (8001168 <keypad_init+0x150>)
 8001044:	f043 0302 	orr.w	r3, r3, #2
 8001048:	6313      	str	r3, [r2, #48]	; 0x30
 800104a:	4b47      	ldr	r3, [pc, #284]	; (8001168 <keypad_init+0x150>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	f003 0302 	and.w	r3, r3, #2
 8001052:	607b      	str	r3, [r7, #4]
 8001054:	687b      	ldr	r3, [r7, #4]
	
	
  GPIO_InitStruct.Pin 	= ROW1_PIN;
 8001056:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800105a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 800105c:	2301      	movs	r3, #1
 800105e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001064:	2300      	movs	r3, #0
 8001066:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ROW1_PORT, &GPIO_InitStruct);
 8001068:	f107 030c 	add.w	r3, r7, #12
 800106c:	4619      	mov	r1, r3
 800106e:	483f      	ldr	r0, [pc, #252]	; (800116c <keypad_init+0x154>)
 8001070:	f002 fb2c 	bl	80036cc <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= ROW2_PIN;
 8001074:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001078:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 800107a:	2301      	movs	r3, #1
 800107c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 800107e:	2300      	movs	r3, #0
 8001080:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001082:	2300      	movs	r3, #0
 8001084:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ROW2_PORT, &GPIO_InitStruct);
 8001086:	f107 030c 	add.w	r3, r7, #12
 800108a:	4619      	mov	r1, r3
 800108c:	4838      	ldr	r0, [pc, #224]	; (8001170 <keypad_init+0x158>)
 800108e:	f002 fb1d 	bl	80036cc <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= ROW3_PIN;
 8001092:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001096:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 8001098:	2301      	movs	r3, #1
 800109a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ROW3_PORT, &GPIO_InitStruct);
 80010a4:	f107 030c 	add.w	r3, r7, #12
 80010a8:	4619      	mov	r1, r3
 80010aa:	4831      	ldr	r0, [pc, #196]	; (8001170 <keypad_init+0x158>)
 80010ac:	f002 fb0e 	bl	80036cc <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= ROW4_PIN;
 80010b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 80010b6:	2301      	movs	r3, #1
 80010b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010be:	2300      	movs	r3, #0
 80010c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ROW4_PORT, &GPIO_InitStruct);
 80010c2:	f107 030c 	add.w	r3, r7, #12
 80010c6:	4619      	mov	r1, r3
 80010c8:	4829      	ldr	r0, [pc, #164]	; (8001170 <keypad_init+0x158>)
 80010ca:	f002 faff 	bl	80036cc <HAL_GPIO_Init>
	
	HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN, GPIO_PIN_RESET);
 80010ce:	2200      	movs	r2, #0
 80010d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010d4:	4825      	ldr	r0, [pc, #148]	; (800116c <keypad_init+0x154>)
 80010d6:	f002 fc95 	bl	8003a04 <HAL_GPIO_WritePin>
	
  HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN, GPIO_PIN_RESET);
 80010da:	2200      	movs	r2, #0
 80010dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010e0:	4823      	ldr	r0, [pc, #140]	; (8001170 <keypad_init+0x158>)
 80010e2:	f002 fc8f 	bl	8003a04 <HAL_GPIO_WritePin>
	
	HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN, GPIO_PIN_RESET);
 80010e6:	2200      	movs	r2, #0
 80010e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010ec:	4820      	ldr	r0, [pc, #128]	; (8001170 <keypad_init+0x158>)
 80010ee:	f002 fc89 	bl	8003a04 <HAL_GPIO_WritePin>
	
	HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN, GPIO_PIN_RESET);
 80010f2:	2200      	movs	r2, #0
 80010f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010f8:	481d      	ldr	r0, [pc, #116]	; (8001170 <keypad_init+0x158>)
 80010fa:	f002 fc83 	bl	8003a04 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin 	= COL1_PIN;
 80010fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001102:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 8001104:	2300      	movs	r3, #0
 8001106:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 8001108:	2301      	movs	r3, #1
 800110a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(COL1_PORT, &GPIO_InitStruct);
 800110c:	f107 030c 	add.w	r3, r7, #12
 8001110:	4619      	mov	r1, r3
 8001112:	4817      	ldr	r0, [pc, #92]	; (8001170 <keypad_init+0x158>)
 8001114:	f002 fada 	bl	80036cc <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= COL2_PIN;
 8001118:	2304      	movs	r3, #4
 800111a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 800111c:	2300      	movs	r3, #0
 800111e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 8001120:	2301      	movs	r3, #1
 8001122:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(COL2_PORT, &GPIO_InitStruct);
 8001124:	f107 030c 	add.w	r3, r7, #12
 8001128:	4619      	mov	r1, r3
 800112a:	4810      	ldr	r0, [pc, #64]	; (800116c <keypad_init+0x154>)
 800112c:	f002 face 	bl	80036cc <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= COL3_PIN;
 8001130:	2301      	movs	r3, #1
 8001132:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 8001134:	2300      	movs	r3, #0
 8001136:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 8001138:	2301      	movs	r3, #1
 800113a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(COL3_PORT, &GPIO_InitStruct);
 800113c:	f107 030c 	add.w	r3, r7, #12
 8001140:	4619      	mov	r1, r3
 8001142:	480a      	ldr	r0, [pc, #40]	; (800116c <keypad_init+0x154>)
 8001144:	f002 fac2 	bl	80036cc <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= COL4_PIN;
 8001148:	2310      	movs	r3, #16
 800114a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 800114c:	2300      	movs	r3, #0
 800114e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 8001150:	2301      	movs	r3, #1
 8001152:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(COL4_PORT, &GPIO_InitStruct);
 8001154:	f107 030c 	add.w	r3, r7, #12
 8001158:	4619      	mov	r1, r3
 800115a:	4806      	ldr	r0, [pc, #24]	; (8001174 <keypad_init+0x15c>)
 800115c:	f002 fab6 	bl	80036cc <HAL_GPIO_Init>
		
}
 8001160:	bf00      	nop
 8001162:	3720      	adds	r7, #32
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40023800 	.word	0x40023800
 800116c:	40020400 	.word	0x40020400
 8001170:	40021000 	.word	0x40021000
 8001174:	40020800 	.word	0x40020800

08001178 <keypad_read>:

char keypad_read(void){
 8001178:	b590      	push	{r4, r7, lr}
 800117a:	b087      	sub	sp, #28
 800117c:	af00      	add	r7, sp, #0
	char letras[4][4]={	{'1','2','3','A'},
 800117e:	4b9a      	ldr	r3, [pc, #616]	; (80013e8 <keypad_read+0x270>)
 8001180:	463c      	mov	r4, r7
 8001182:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001184:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                      {'4','5','6','B'},
                      {'7','8','9','C'},
                      {'*','0','#','D'}};
	int  i=0;
 8001188:	2300      	movs	r3, #0
 800118a:	617b      	str	r3, [r7, #20]
	char valor=0;
 800118c:	2300      	movs	r3, #0
 800118e:	74fb      	strb	r3, [r7, #19]


	for(i=0;i<4;i++){
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]
 8001194:	e11e      	b.n	80013d4 <keypad_read+0x25c>
		if(i==0){
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d143      	bne.n	8001224 <keypad_read+0xac>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,  GPIO_PIN_SET);
 800119c:	2201      	movs	r2, #1
 800119e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011a2:	4892      	ldr	r0, [pc, #584]	; (80013ec <keypad_read+0x274>)
 80011a4:	f002 fc2e 	bl	8003a04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,	GPIO_PIN_SET);
 80011a8:	2201      	movs	r2, #1
 80011aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011ae:	488f      	ldr	r0, [pc, #572]	; (80013ec <keypad_read+0x274>)
 80011b0:	f002 fc28 	bl	8003a04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_SET);
 80011b4:	2201      	movs	r2, #1
 80011b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011ba:	488c      	ldr	r0, [pc, #560]	; (80013ec <keypad_read+0x274>)
 80011bc:	f002 fc22 	bl	8003a04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_RESET);
 80011c0:	2200      	movs	r2, #0
 80011c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011c6:	488a      	ldr	r0, [pc, #552]	; (80013f0 <keypad_read+0x278>)
 80011c8:	f002 fc1c 	bl	8003a04 <HAL_GPIO_WritePin>
			
			HAL_Delay(10);
 80011cc:	200a      	movs	r0, #10
 80011ce:	f001 fab1 	bl	8002734 <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[0][0];}	//1
 80011d2:	e001      	b.n	80011d8 <keypad_read+0x60>
 80011d4:	783b      	ldrb	r3, [r7, #0]
 80011d6:	74fb      	strb	r3, [r7, #19]
 80011d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011dc:	4883      	ldr	r0, [pc, #524]	; (80013ec <keypad_read+0x274>)
 80011de:	f002 fbf9 	bl	80039d4 <HAL_GPIO_ReadPin>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d0f5      	beq.n	80011d4 <keypad_read+0x5c>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[0][1];}	//2
 80011e8:	e001      	b.n	80011ee <keypad_read+0x76>
 80011ea:	787b      	ldrb	r3, [r7, #1]
 80011ec:	74fb      	strb	r3, [r7, #19]
 80011ee:	2104      	movs	r1, #4
 80011f0:	487f      	ldr	r0, [pc, #508]	; (80013f0 <keypad_read+0x278>)
 80011f2:	f002 fbef 	bl	80039d4 <HAL_GPIO_ReadPin>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d0f6      	beq.n	80011ea <keypad_read+0x72>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[0][2];}	//3
 80011fc:	e001      	b.n	8001202 <keypad_read+0x8a>
 80011fe:	78bb      	ldrb	r3, [r7, #2]
 8001200:	74fb      	strb	r3, [r7, #19]
 8001202:	2101      	movs	r1, #1
 8001204:	487a      	ldr	r0, [pc, #488]	; (80013f0 <keypad_read+0x278>)
 8001206:	f002 fbe5 	bl	80039d4 <HAL_GPIO_ReadPin>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d0f6      	beq.n	80011fe <keypad_read+0x86>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[0][3];}	//A
 8001210:	e001      	b.n	8001216 <keypad_read+0x9e>
 8001212:	78fb      	ldrb	r3, [r7, #3]
 8001214:	74fb      	strb	r3, [r7, #19]
 8001216:	2110      	movs	r1, #16
 8001218:	4876      	ldr	r0, [pc, #472]	; (80013f4 <keypad_read+0x27c>)
 800121a:	f002 fbdb 	bl	80039d4 <HAL_GPIO_ReadPin>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d0f6      	beq.n	8001212 <keypad_read+0x9a>
		}

		if(i==1){
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	2b01      	cmp	r3, #1
 8001228:	d143      	bne.n	80012b2 <keypad_read+0x13a>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_SET);
 800122a:	2201      	movs	r2, #1
 800122c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001230:	486f      	ldr	r0, [pc, #444]	; (80013f0 <keypad_read+0x278>)
 8001232:	f002 fbe7 	bl	8003a04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,	GPIO_PIN_SET);
 8001236:	2201      	movs	r2, #1
 8001238:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800123c:	486b      	ldr	r0, [pc, #428]	; (80013ec <keypad_read+0x274>)
 800123e:	f002 fbe1 	bl	8003a04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_SET);
 8001242:	2201      	movs	r2, #1
 8001244:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001248:	4868      	ldr	r0, [pc, #416]	; (80013ec <keypad_read+0x274>)
 800124a:	f002 fbdb 	bl	8003a04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,  GPIO_PIN_RESET);
 800124e:	2200      	movs	r2, #0
 8001250:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001254:	4865      	ldr	r0, [pc, #404]	; (80013ec <keypad_read+0x274>)
 8001256:	f002 fbd5 	bl	8003a04 <HAL_GPIO_WritePin>

			HAL_Delay(10);
 800125a:	200a      	movs	r0, #10
 800125c:	f001 fa6a 	bl	8002734 <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[1][0];}	//4
 8001260:	e001      	b.n	8001266 <keypad_read+0xee>
 8001262:	793b      	ldrb	r3, [r7, #4]
 8001264:	74fb      	strb	r3, [r7, #19]
 8001266:	f44f 7180 	mov.w	r1, #256	; 0x100
 800126a:	4860      	ldr	r0, [pc, #384]	; (80013ec <keypad_read+0x274>)
 800126c:	f002 fbb2 	bl	80039d4 <HAL_GPIO_ReadPin>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d0f5      	beq.n	8001262 <keypad_read+0xea>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[1][1];}	//5
 8001276:	e001      	b.n	800127c <keypad_read+0x104>
 8001278:	797b      	ldrb	r3, [r7, #5]
 800127a:	74fb      	strb	r3, [r7, #19]
 800127c:	2104      	movs	r1, #4
 800127e:	485c      	ldr	r0, [pc, #368]	; (80013f0 <keypad_read+0x278>)
 8001280:	f002 fba8 	bl	80039d4 <HAL_GPIO_ReadPin>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d0f6      	beq.n	8001278 <keypad_read+0x100>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[1][2];}	//6
 800128a:	e001      	b.n	8001290 <keypad_read+0x118>
 800128c:	79bb      	ldrb	r3, [r7, #6]
 800128e:	74fb      	strb	r3, [r7, #19]
 8001290:	2101      	movs	r1, #1
 8001292:	4857      	ldr	r0, [pc, #348]	; (80013f0 <keypad_read+0x278>)
 8001294:	f002 fb9e 	bl	80039d4 <HAL_GPIO_ReadPin>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d0f6      	beq.n	800128c <keypad_read+0x114>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[1][3];}	//B
 800129e:	e001      	b.n	80012a4 <keypad_read+0x12c>
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	74fb      	strb	r3, [r7, #19]
 80012a4:	2110      	movs	r1, #16
 80012a6:	4853      	ldr	r0, [pc, #332]	; (80013f4 <keypad_read+0x27c>)
 80012a8:	f002 fb94 	bl	80039d4 <HAL_GPIO_ReadPin>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d0f6      	beq.n	80012a0 <keypad_read+0x128>
		}

		if(i==2){
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d143      	bne.n	8001340 <keypad_read+0x1c8>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_SET);
 80012b8:	2201      	movs	r2, #1
 80012ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012be:	484c      	ldr	r0, [pc, #304]	; (80013f0 <keypad_read+0x278>)
 80012c0:	f002 fba0 	bl	8003a04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,	GPIO_PIN_SET);
 80012c4:	2201      	movs	r2, #1
 80012c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012ca:	4848      	ldr	r0, [pc, #288]	; (80013ec <keypad_read+0x274>)
 80012cc:	f002 fb9a 	bl	8003a04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_SET);
 80012d0:	2201      	movs	r2, #1
 80012d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012d6:	4845      	ldr	r0, [pc, #276]	; (80013ec <keypad_read+0x274>)
 80012d8:	f002 fb94 	bl	8003a04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,  GPIO_PIN_RESET);
 80012dc:	2200      	movs	r2, #0
 80012de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012e2:	4842      	ldr	r0, [pc, #264]	; (80013ec <keypad_read+0x274>)
 80012e4:	f002 fb8e 	bl	8003a04 <HAL_GPIO_WritePin>
			
			HAL_Delay(10);
 80012e8:	200a      	movs	r0, #10
 80012ea:	f001 fa23 	bl	8002734 <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[2][0];}	//7
 80012ee:	e001      	b.n	80012f4 <keypad_read+0x17c>
 80012f0:	7a3b      	ldrb	r3, [r7, #8]
 80012f2:	74fb      	strb	r3, [r7, #19]
 80012f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012f8:	483c      	ldr	r0, [pc, #240]	; (80013ec <keypad_read+0x274>)
 80012fa:	f002 fb6b 	bl	80039d4 <HAL_GPIO_ReadPin>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d0f5      	beq.n	80012f0 <keypad_read+0x178>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[2][1];}	//8
 8001304:	e001      	b.n	800130a <keypad_read+0x192>
 8001306:	7a7b      	ldrb	r3, [r7, #9]
 8001308:	74fb      	strb	r3, [r7, #19]
 800130a:	2104      	movs	r1, #4
 800130c:	4838      	ldr	r0, [pc, #224]	; (80013f0 <keypad_read+0x278>)
 800130e:	f002 fb61 	bl	80039d4 <HAL_GPIO_ReadPin>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d0f6      	beq.n	8001306 <keypad_read+0x18e>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[2][2];}	//9
 8001318:	e001      	b.n	800131e <keypad_read+0x1a6>
 800131a:	7abb      	ldrb	r3, [r7, #10]
 800131c:	74fb      	strb	r3, [r7, #19]
 800131e:	2101      	movs	r1, #1
 8001320:	4833      	ldr	r0, [pc, #204]	; (80013f0 <keypad_read+0x278>)
 8001322:	f002 fb57 	bl	80039d4 <HAL_GPIO_ReadPin>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d0f6      	beq.n	800131a <keypad_read+0x1a2>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[2][3];}	//C
 800132c:	e001      	b.n	8001332 <keypad_read+0x1ba>
 800132e:	7afb      	ldrb	r3, [r7, #11]
 8001330:	74fb      	strb	r3, [r7, #19]
 8001332:	2110      	movs	r1, #16
 8001334:	482f      	ldr	r0, [pc, #188]	; (80013f4 <keypad_read+0x27c>)
 8001336:	f002 fb4d 	bl	80039d4 <HAL_GPIO_ReadPin>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d0f6      	beq.n	800132e <keypad_read+0x1b6>
		}

		if(i==3){
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	2b03      	cmp	r3, #3
 8001344:	d143      	bne.n	80013ce <keypad_read+0x256>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_SET);
 8001346:	2201      	movs	r2, #1
 8001348:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800134c:	4828      	ldr	r0, [pc, #160]	; (80013f0 <keypad_read+0x278>)
 800134e:	f002 fb59 	bl	8003a04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,	GPIO_PIN_SET);
 8001352:	2201      	movs	r2, #1
 8001354:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001358:	4824      	ldr	r0, [pc, #144]	; (80013ec <keypad_read+0x274>)
 800135a:	f002 fb53 	bl	8003a04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,  GPIO_PIN_SET);
 800135e:	2201      	movs	r2, #1
 8001360:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001364:	4821      	ldr	r0, [pc, #132]	; (80013ec <keypad_read+0x274>)
 8001366:	f002 fb4d 	bl	8003a04 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_RESET);
 800136a:	2200      	movs	r2, #0
 800136c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001370:	481e      	ldr	r0, [pc, #120]	; (80013ec <keypad_read+0x274>)
 8001372:	f002 fb47 	bl	8003a04 <HAL_GPIO_WritePin>
			
			HAL_Delay(10);
 8001376:	200a      	movs	r0, #10
 8001378:	f001 f9dc 	bl	8002734 <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[3][0];}	//*
 800137c:	e001      	b.n	8001382 <keypad_read+0x20a>
 800137e:	7b3b      	ldrb	r3, [r7, #12]
 8001380:	74fb      	strb	r3, [r7, #19]
 8001382:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001386:	4819      	ldr	r0, [pc, #100]	; (80013ec <keypad_read+0x274>)
 8001388:	f002 fb24 	bl	80039d4 <HAL_GPIO_ReadPin>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d0f5      	beq.n	800137e <keypad_read+0x206>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[3][1];}	//0
 8001392:	e001      	b.n	8001398 <keypad_read+0x220>
 8001394:	7b7b      	ldrb	r3, [r7, #13]
 8001396:	74fb      	strb	r3, [r7, #19]
 8001398:	2104      	movs	r1, #4
 800139a:	4815      	ldr	r0, [pc, #84]	; (80013f0 <keypad_read+0x278>)
 800139c:	f002 fb1a 	bl	80039d4 <HAL_GPIO_ReadPin>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d0f6      	beq.n	8001394 <keypad_read+0x21c>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[3][2];}	//+
 80013a6:	e001      	b.n	80013ac <keypad_read+0x234>
 80013a8:	7bbb      	ldrb	r3, [r7, #14]
 80013aa:	74fb      	strb	r3, [r7, #19]
 80013ac:	2101      	movs	r1, #1
 80013ae:	4810      	ldr	r0, [pc, #64]	; (80013f0 <keypad_read+0x278>)
 80013b0:	f002 fb10 	bl	80039d4 <HAL_GPIO_ReadPin>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d0f6      	beq.n	80013a8 <keypad_read+0x230>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[3][3];}	//D
 80013ba:	e001      	b.n	80013c0 <keypad_read+0x248>
 80013bc:	7bfb      	ldrb	r3, [r7, #15]
 80013be:	74fb      	strb	r3, [r7, #19]
 80013c0:	2110      	movs	r1, #16
 80013c2:	480c      	ldr	r0, [pc, #48]	; (80013f4 <keypad_read+0x27c>)
 80013c4:	f002 fb06 	bl	80039d4 <HAL_GPIO_ReadPin>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d0f6      	beq.n	80013bc <keypad_read+0x244>
	for(i=0;i<4;i++){
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	3301      	adds	r3, #1
 80013d2:	617b      	str	r3, [r7, #20]
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	2b03      	cmp	r3, #3
 80013d8:	f77f aedd 	ble.w	8001196 <keypad_read+0x1e>
		}
	}
	
	return valor;
 80013dc:	7cfb      	ldrb	r3, [r7, #19]
}
 80013de:	4618      	mov	r0, r3
 80013e0:	371c      	adds	r7, #28
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd90      	pop	{r4, r7, pc}
 80013e6:	bf00      	nop
 80013e8:	08009160 	.word	0x08009160
 80013ec:	40021000 	.word	0x40021000
 80013f0:	40020400 	.word	0x40020400
 80013f4:	40020800 	.word	0x40020800

080013f8 <hi2cx_define>:
*/
I2C_HandleTypeDef hi2cx;
extern I2C_HandleTypeDef hi2c1; //* Change "hi2c1" like hi2c2, hi2c3... according to which i2c type(i2c1,i2c2...) you use, default is hi2c1.
                                //That I2C_HandleTypeDef hi2c1 comes from main.c*.
static void hi2cx_define(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	hi2cx = hi2c1;	//* Change "hi2c1" like hi2c2, hi2c3... according to which i2c type you use, default is hi2c1.
 80013fc:	4a04      	ldr	r2, [pc, #16]	; (8001410 <hi2cx_define+0x18>)
 80013fe:	4b05      	ldr	r3, [pc, #20]	; (8001414 <hi2cx_define+0x1c>)
 8001400:	4610      	mov	r0, r2
 8001402:	4619      	mov	r1, r3
 8001404:	2354      	movs	r3, #84	; 0x54
 8001406:	461a      	mov	r2, r3
 8001408:	f007 f9a2 	bl	8008750 <memcpy>
}
 800140c:	bf00      	nop
 800140e:	bd80      	pop	{r7, pc}
 8001410:	200004dc 	.word	0x200004dc
 8001414:	20000194 	.word	0x20000194

08001418 <LCD_i2cDeviceCheck>:
/**
*@brief: Lcd i2c device check.
*@retval: none
*/
void LCD_i2cDeviceCheck(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
	/* Checks if target device is ready for communication. */
	/* 3 is number of trials, 1000ms is timeout */
	HAL_Delay(50);
 800141c:	2032      	movs	r0, #50	; 0x32
 800141e:	f001 f989 	bl	8002734 <HAL_Delay>
	hi2cx_define();
 8001422:	f7ff ffe9 	bl	80013f8 <hi2cx_define>
	while (HAL_I2C_IsDeviceReady(&hi2cx, i2cDeviceAddr, 3, 1000) != HAL_OK) 
 8001426:	bf00      	nop
 8001428:	4b07      	ldr	r3, [pc, #28]	; (8001448 <LCD_i2cDeviceCheck+0x30>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	b299      	uxth	r1, r3
 800142e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001432:	2203      	movs	r2, #3
 8001434:	4805      	ldr	r0, [pc, #20]	; (800144c <LCD_i2cDeviceCheck+0x34>)
 8001436:	f002 fd41 	bl	8003ebc <HAL_I2C_IsDeviceReady>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d1f3      	bne.n	8001428 <LCD_i2cDeviceCheck+0x10>
	{	
		
	}
}
 8001440:	bf00      	nop
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	20000010 	.word	0x20000010
 800144c:	200004dc 	.word	0x200004dc

08001450 <LCD_Set_Command>:
/**
*@brief: Send commands to lcd.
*@retval: none
*/
void LCD_Set_Command(uint8_t cmd)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af02      	add	r7, sp, #8
 8001456:	4603      	mov	r3, r0
 8001458:	71fb      	strb	r3, [r7, #7]
	data_M = cmd & Mask_Data;        //Most significant bit
 800145a:	4b24      	ldr	r3, [pc, #144]	; (80014ec <LCD_Set_Command+0x9c>)
 800145c:	781a      	ldrb	r2, [r3, #0]
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	4013      	ands	r3, r2
 8001462:	b2da      	uxtb	r2, r3
 8001464:	4b22      	ldr	r3, [pc, #136]	; (80014f0 <LCD_Set_Command+0xa0>)
 8001466:	701a      	strb	r2, [r3, #0]
	data_L = (cmd << 4) & Mask_Data; //Least significant bit
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	011b      	lsls	r3, r3, #4
 800146c:	b25a      	sxtb	r2, r3
 800146e:	4b1f      	ldr	r3, [pc, #124]	; (80014ec <LCD_Set_Command+0x9c>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	b25b      	sxtb	r3, r3
 8001474:	4013      	ands	r3, r2
 8001476:	b25b      	sxtb	r3, r3
 8001478:	b2da      	uxtb	r2, r3
 800147a:	4b1e      	ldr	r3, [pc, #120]	; (80014f4 <LCD_Set_Command+0xa4>)
 800147c:	701a      	strb	r2, [r3, #0]
	
	//For backlight On/off
	data_M |= data_BL;
 800147e:	4b1c      	ldr	r3, [pc, #112]	; (80014f0 <LCD_Set_Command+0xa0>)
 8001480:	781a      	ldrb	r2, [r3, #0]
 8001482:	4b1d      	ldr	r3, [pc, #116]	; (80014f8 <LCD_Set_Command+0xa8>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	4313      	orrs	r3, r2
 8001488:	b2da      	uxtb	r2, r3
 800148a:	4b19      	ldr	r3, [pc, #100]	; (80014f0 <LCD_Set_Command+0xa0>)
 800148c:	701a      	strb	r2, [r3, #0]
	data_L |= data_BL;
 800148e:	4b19      	ldr	r3, [pc, #100]	; (80014f4 <LCD_Set_Command+0xa4>)
 8001490:	781a      	ldrb	r2, [r3, #0]
 8001492:	4b19      	ldr	r3, [pc, #100]	; (80014f8 <LCD_Set_Command+0xa8>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	4313      	orrs	r3, r2
 8001498:	b2da      	uxtb	r2, r3
 800149a:	4b16      	ldr	r3, [pc, #88]	; (80014f4 <LCD_Set_Command+0xa4>)
 800149c:	701a      	strb	r2, [r3, #0]
	
	data[0] = data_M | LCD_E;  //Enable E pin, RS=0
 800149e:	4b14      	ldr	r3, [pc, #80]	; (80014f0 <LCD_Set_Command+0xa0>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	f043 0304 	orr.w	r3, r3, #4
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	4b14      	ldr	r3, [pc, #80]	; (80014fc <LCD_Set_Command+0xac>)
 80014aa:	701a      	strb	r2, [r3, #0]
	data[1] = data_M;          //Disable E pin, RS=0
 80014ac:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <LCD_Set_Command+0xa0>)
 80014ae:	781a      	ldrb	r2, [r3, #0]
 80014b0:	4b12      	ldr	r3, [pc, #72]	; (80014fc <LCD_Set_Command+0xac>)
 80014b2:	705a      	strb	r2, [r3, #1]
	data[2] = data_L | LCD_E;
 80014b4:	4b0f      	ldr	r3, [pc, #60]	; (80014f4 <LCD_Set_Command+0xa4>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	f043 0304 	orr.w	r3, r3, #4
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	4b0f      	ldr	r3, [pc, #60]	; (80014fc <LCD_Set_Command+0xac>)
 80014c0:	709a      	strb	r2, [r3, #2]
  data[3] = data_L;
 80014c2:	4b0c      	ldr	r3, [pc, #48]	; (80014f4 <LCD_Set_Command+0xa4>)
 80014c4:	781a      	ldrb	r2, [r3, #0]
 80014c6:	4b0d      	ldr	r3, [pc, #52]	; (80014fc <LCD_Set_Command+0xac>)
 80014c8:	70da      	strb	r2, [r3, #3]
	
	hi2cx_define();	
 80014ca:	f7ff ff95 	bl	80013f8 <hi2cx_define>
	HAL_I2C_Master_Transmit(&hi2cx, i2cDeviceAddr, (uint8_t*)data, 4, 200);
 80014ce:	4b0c      	ldr	r3, [pc, #48]	; (8001500 <LCD_Set_Command+0xb0>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	b299      	uxth	r1, r3
 80014d4:	23c8      	movs	r3, #200	; 0xc8
 80014d6:	9300      	str	r3, [sp, #0]
 80014d8:	2304      	movs	r3, #4
 80014da:	4a08      	ldr	r2, [pc, #32]	; (80014fc <LCD_Set_Command+0xac>)
 80014dc:	4809      	ldr	r0, [pc, #36]	; (8001504 <LCD_Set_Command+0xb4>)
 80014de:	f002 fbef 	bl	8003cc0 <HAL_I2C_Master_Transmit>
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000011 	.word	0x20000011
 80014f0:	20000534 	.word	0x20000534
 80014f4:	20000535 	.word	0x20000535
 80014f8:	20000536 	.word	0x20000536
 80014fc:	20000530 	.word	0x20000530
 8001500:	20000010 	.word	0x20000010
 8001504:	200004dc 	.word	0x200004dc

08001508 <LCD_Write_Data>:
/**
*@brief: Write data to lcd.
*@retval: none
*/
void LCD_Write_Data(uint8_t datax)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af02      	add	r7, sp, #8
 800150e:	4603      	mov	r3, r0
 8001510:	71fb      	strb	r3, [r7, #7]
	data_M = datax & Mask_Data;        //Most significant bit
 8001512:	4b27      	ldr	r3, [pc, #156]	; (80015b0 <LCD_Write_Data+0xa8>)
 8001514:	781a      	ldrb	r2, [r3, #0]
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	4013      	ands	r3, r2
 800151a:	b2da      	uxtb	r2, r3
 800151c:	4b25      	ldr	r3, [pc, #148]	; (80015b4 <LCD_Write_Data+0xac>)
 800151e:	701a      	strb	r2, [r3, #0]
	data_L = (datax << 4) & Mask_Data; //Least significant bit
 8001520:	79fb      	ldrb	r3, [r7, #7]
 8001522:	011b      	lsls	r3, r3, #4
 8001524:	b25a      	sxtb	r2, r3
 8001526:	4b22      	ldr	r3, [pc, #136]	; (80015b0 <LCD_Write_Data+0xa8>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	b25b      	sxtb	r3, r3
 800152c:	4013      	ands	r3, r2
 800152e:	b25b      	sxtb	r3, r3
 8001530:	b2da      	uxtb	r2, r3
 8001532:	4b21      	ldr	r3, [pc, #132]	; (80015b8 <LCD_Write_Data+0xb0>)
 8001534:	701a      	strb	r2, [r3, #0]
	
	//For backlight On/off
	data_M |= data_BL;
 8001536:	4b1f      	ldr	r3, [pc, #124]	; (80015b4 <LCD_Write_Data+0xac>)
 8001538:	781a      	ldrb	r2, [r3, #0]
 800153a:	4b20      	ldr	r3, [pc, #128]	; (80015bc <LCD_Write_Data+0xb4>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	4313      	orrs	r3, r2
 8001540:	b2da      	uxtb	r2, r3
 8001542:	4b1c      	ldr	r3, [pc, #112]	; (80015b4 <LCD_Write_Data+0xac>)
 8001544:	701a      	strb	r2, [r3, #0]
	data_L |= data_BL;
 8001546:	4b1c      	ldr	r3, [pc, #112]	; (80015b8 <LCD_Write_Data+0xb0>)
 8001548:	781a      	ldrb	r2, [r3, #0]
 800154a:	4b1c      	ldr	r3, [pc, #112]	; (80015bc <LCD_Write_Data+0xb4>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	4313      	orrs	r3, r2
 8001550:	b2da      	uxtb	r2, r3
 8001552:	4b19      	ldr	r3, [pc, #100]	; (80015b8 <LCD_Write_Data+0xb0>)
 8001554:	701a      	strb	r2, [r3, #0]
	 	
	data[0] = data_M | LCD_E|LCD_RS;  //Enable E pin, RS=1
 8001556:	4b17      	ldr	r3, [pc, #92]	; (80015b4 <LCD_Write_Data+0xac>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	f043 0305 	orr.w	r3, r3, #5
 800155e:	b2da      	uxtb	r2, r3
 8001560:	4b17      	ldr	r3, [pc, #92]	; (80015c0 <LCD_Write_Data+0xb8>)
 8001562:	701a      	strb	r2, [r3, #0]
	data[1] = data_M | LCD_RS;        //Disable E pin, RS=1
 8001564:	4b13      	ldr	r3, [pc, #76]	; (80015b4 <LCD_Write_Data+0xac>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	f043 0301 	orr.w	r3, r3, #1
 800156c:	b2da      	uxtb	r2, r3
 800156e:	4b14      	ldr	r3, [pc, #80]	; (80015c0 <LCD_Write_Data+0xb8>)
 8001570:	705a      	strb	r2, [r3, #1]
	data[2] = data_L | LCD_E|LCD_RS;
 8001572:	4b11      	ldr	r3, [pc, #68]	; (80015b8 <LCD_Write_Data+0xb0>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	f043 0305 	orr.w	r3, r3, #5
 800157a:	b2da      	uxtb	r2, r3
 800157c:	4b10      	ldr	r3, [pc, #64]	; (80015c0 <LCD_Write_Data+0xb8>)
 800157e:	709a      	strb	r2, [r3, #2]
  data[3] = data_L | LCD_RS;  
 8001580:	4b0d      	ldr	r3, [pc, #52]	; (80015b8 <LCD_Write_Data+0xb0>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	f043 0301 	orr.w	r3, r3, #1
 8001588:	b2da      	uxtb	r2, r3
 800158a:	4b0d      	ldr	r3, [pc, #52]	; (80015c0 <LCD_Write_Data+0xb8>)
 800158c:	70da      	strb	r2, [r3, #3]
	
	hi2cx_define();
 800158e:	f7ff ff33 	bl	80013f8 <hi2cx_define>
	HAL_I2C_Master_Transmit(&hi2cx, i2cDeviceAddr, (uint8_t*)data, 4, 200);
 8001592:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <LCD_Write_Data+0xbc>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	b299      	uxth	r1, r3
 8001598:	23c8      	movs	r3, #200	; 0xc8
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	2304      	movs	r3, #4
 800159e:	4a08      	ldr	r2, [pc, #32]	; (80015c0 <LCD_Write_Data+0xb8>)
 80015a0:	4809      	ldr	r0, [pc, #36]	; (80015c8 <LCD_Write_Data+0xc0>)
 80015a2:	f002 fb8d 	bl	8003cc0 <HAL_I2C_Master_Transmit>
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000011 	.word	0x20000011
 80015b4:	20000534 	.word	0x20000534
 80015b8:	20000535 	.word	0x20000535
 80015bc:	20000536 	.word	0x20000536
 80015c0:	20000530 	.word	0x20000530
 80015c4:	20000010 	.word	0x20000010
 80015c8:	200004dc 	.word	0x200004dc

080015cc <LCD_Clear>:
/**
*@brief: Clear lcd display.
*@retval: none
*/
void LCD_Clear(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
	LCD_Set_Command(LCD_CLEAR_DISPLAY);
 80015d0:	2001      	movs	r0, #1
 80015d2:	f7ff ff3d 	bl	8001450 <LCD_Set_Command>
	HAL_Delay(10);
 80015d6:	200a      	movs	r0, #10
 80015d8:	f001 f8ac 	bl	8002734 <HAL_Delay>
	str_len = 0;
 80015dc:	4b03      	ldr	r3, [pc, #12]	; (80015ec <LCD_Clear+0x20>)
 80015de:	2200      	movs	r2, #0
 80015e0:	701a      	strb	r2, [r3, #0]
	line_pos = 1;
 80015e2:	4b03      	ldr	r3, [pc, #12]	; (80015f0 <LCD_Clear+0x24>)
 80015e4:	2201      	movs	r2, #1
 80015e6:	701a      	strb	r2, [r3, #0]
}
 80015e8:	bf00      	nop
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	20000537 	.word	0x20000537
 80015f0:	20000012 	.word	0x20000012

080015f4 <LCD_SetCursor>:
*@brief: Set lcd cursor position.
*@param: line_x: line no, chr_x: character no.
*@retval: none
*/
void LCD_SetCursor(int line_x, int chr_x)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	6039      	str	r1, [r7, #0]
  line_pos = line_x; //hold line position.	
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	b2da      	uxtb	r2, r3
 8001602:	4b12      	ldr	r3, [pc, #72]	; (800164c <LCD_SetCursor+0x58>)
 8001604:	701a      	strb	r2, [r3, #0]
	
	if(((line_x >=1 && line_x <= line_MAX) && (chr_x >=1 && chr_x <= chr_MAX)))
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2b00      	cmp	r3, #0
 800160a:	dd1b      	ble.n	8001644 <LCD_SetCursor+0x50>
 800160c:	2302      	movs	r3, #2
 800160e:	461a      	mov	r2, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	4293      	cmp	r3, r2
 8001614:	dc16      	bgt.n	8001644 <LCD_SetCursor+0x50>
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	2b00      	cmp	r3, #0
 800161a:	dd13      	ble.n	8001644 <LCD_SetCursor+0x50>
 800161c:	2310      	movs	r3, #16
 800161e:	461a      	mov	r2, r3
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	4293      	cmp	r3, r2
 8001624:	dc0e      	bgt.n	8001644 <LCD_SetCursor+0x50>
	{		
		LCD_Set_Command(LCD_SET_DDRAMADDR | Cursor_Data[line_x - 1][chr_x - 1]);		
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	1e5a      	subs	r2, r3, #1
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	3b01      	subs	r3, #1
 800162e:	4908      	ldr	r1, [pc, #32]	; (8001650 <LCD_SetCursor+0x5c>)
 8001630:	0112      	lsls	r2, r2, #4
 8001632:	440a      	add	r2, r1
 8001634:	4413      	add	r3, r2
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800163c:	b2db      	uxtb	r3, r3
 800163e:	4618      	mov	r0, r3
 8001640:	f7ff ff06 	bl	8001450 <LCD_Set_Command>
	}
}
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000012 	.word	0x20000012
 8001650:	08009324 	.word	0x08009324

08001654 <LCD_Send_String>:
*@brief: Send string data to lcd.
*@param: str[]: string array, mode: str slide/noslide.
*@retval: none
*/
void LCD_Send_String(char str[], uint8_t mode)
{	 
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	460b      	mov	r3, r1
 800165e:	70fb      	strb	r3, [r7, #3]
	static char *buffer[100];
	static uint8_t i[4] = {chr_MAX,chr_MAX,chr_MAX,chr_MAX}; //i follows the ch position while sliding.
  static uint8_t c[4] = {0, 0, 0, 0}; //c follows the each ch of the str buffer while sliding.
  static uint8_t ch_len = 0; //follow the string lenght.
  str_len = 0;
 8001660:	4b51      	ldr	r3, [pc, #324]	; (80017a8 <LCD_Send_String+0x154>)
 8001662:	2200      	movs	r2, #0
 8001664:	701a      	strb	r2, [r3, #0]
	

	switch(mode)
 8001666:	78fb      	ldrb	r3, [r7, #3]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d01e      	beq.n	80016aa <LCD_Send_String+0x56>
 800166c:	2b01      	cmp	r3, #1
 800166e:	d021      	beq.n	80016b4 <LCD_Send_String+0x60>
					}												
			}
		 			
			break;	 
	}	
}
 8001670:	e096      	b.n	80017a0 <LCD_Send_String+0x14c>
				LCD_Write_Data (*str++);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	1c5a      	adds	r2, r3, #1
 8001676:	607a      	str	r2, [r7, #4]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff ff44 	bl	8001508 <LCD_Write_Data>
				str_len++;
 8001680:	4b49      	ldr	r3, [pc, #292]	; (80017a8 <LCD_Send_String+0x154>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	3301      	adds	r3, #1
 8001686:	b2da      	uxtb	r2, r3
 8001688:	4b47      	ldr	r3, [pc, #284]	; (80017a8 <LCD_Send_String+0x154>)
 800168a:	701a      	strb	r2, [r3, #0]
				if(str_len == chr_MAX)
 800168c:	4b46      	ldr	r3, [pc, #280]	; (80017a8 <LCD_Send_String+0x154>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	2210      	movs	r2, #16
 8001692:	4293      	cmp	r3, r2
 8001694:	d109      	bne.n	80016aa <LCD_Send_String+0x56>
					LCD_SetCursor(line_pos + 1, 1);
 8001696:	4b45      	ldr	r3, [pc, #276]	; (80017ac <LCD_Send_String+0x158>)
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	3301      	adds	r3, #1
 800169c:	2101      	movs	r1, #1
 800169e:	4618      	mov	r0, r3
 80016a0:	f7ff ffa8 	bl	80015f4 <LCD_SetCursor>
					str_len = 0;
 80016a4:	4b40      	ldr	r3, [pc, #256]	; (80017a8 <LCD_Send_String+0x154>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	701a      	strb	r2, [r3, #0]
			while (*str) 
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1df      	bne.n	8001672 <LCD_Send_String+0x1e>
			break;
 80016b2:	e075      	b.n	80017a0 <LCD_Send_String+0x14c>
		  for(int a = 0; a < BFR_MAX; a++)
 80016b4:	2300      	movs	r3, #0
 80016b6:	60fb      	str	r3, [r7, #12]
 80016b8:	e009      	b.n	80016ce <LCD_Send_String+0x7a>
		  buffer[a]=str++;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	1c5a      	adds	r2, r3, #1
 80016be:	607a      	str	r2, [r7, #4]
 80016c0:	493b      	ldr	r1, [pc, #236]	; (80017b0 <LCD_Send_String+0x15c>)
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
		  for(int a = 0; a < BFR_MAX; a++)
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	3301      	adds	r3, #1
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	2364      	movs	r3, #100	; 0x64
 80016d0:	461a      	mov	r2, r3
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	4293      	cmp	r3, r2
 80016d6:	dbf0      	blt.n	80016ba <LCD_Send_String+0x66>
			ch_len = strlen(*buffer);
 80016d8:	4b35      	ldr	r3, [pc, #212]	; (80017b0 <LCD_Send_String+0x15c>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4618      	mov	r0, r3
 80016de:	f7fe fd7f 	bl	80001e0 <strlen>
 80016e2:	4603      	mov	r3, r0
 80016e4:	b2da      	uxtb	r2, r3
 80016e6:	4b33      	ldr	r3, [pc, #204]	; (80017b4 <LCD_Send_String+0x160>)
 80016e8:	701a      	strb	r2, [r3, #0]
			LCD_SetCursor(line_pos, i[line_pos - 1]);	
 80016ea:	4b30      	ldr	r3, [pc, #192]	; (80017ac <LCD_Send_String+0x158>)
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	4618      	mov	r0, r3
 80016f0:	4b2e      	ldr	r3, [pc, #184]	; (80017ac <LCD_Send_String+0x158>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	3b01      	subs	r3, #1
 80016f6:	4a30      	ldr	r2, [pc, #192]	; (80017b8 <LCD_Send_String+0x164>)
 80016f8:	5cd3      	ldrb	r3, [r2, r3]
 80016fa:	4619      	mov	r1, r3
 80016fc:	f7ff ff7a 	bl	80015f4 <LCD_SetCursor>
			for(int k = c[line_pos - 1];k < ch_len; k++) 
 8001700:	4b2a      	ldr	r3, [pc, #168]	; (80017ac <LCD_Send_String+0x158>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	3b01      	subs	r3, #1
 8001706:	4a2d      	ldr	r2, [pc, #180]	; (80017bc <LCD_Send_String+0x168>)
 8001708:	5cd3      	ldrb	r3, [r2, r3]
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	e00a      	b.n	8001724 <LCD_Send_String+0xd0>
			LCD_Write_Data (*buffer[k]);
 800170e:	4a28      	ldr	r2, [pc, #160]	; (80017b0 <LCD_Send_String+0x15c>)
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff fef5 	bl	8001508 <LCD_Write_Data>
			for(int k = c[line_pos - 1];k < ch_len; k++) 
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	3301      	adds	r3, #1
 8001722:	60bb      	str	r3, [r7, #8]
 8001724:	4b23      	ldr	r3, [pc, #140]	; (80017b4 <LCD_Send_String+0x160>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	4293      	cmp	r3, r2
 800172e:	dbee      	blt.n	800170e <LCD_Send_String+0xba>
			i[line_pos - 1]--;
 8001730:	4b1e      	ldr	r3, [pc, #120]	; (80017ac <LCD_Send_String+0x158>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	3b01      	subs	r3, #1
 8001736:	4a20      	ldr	r2, [pc, #128]	; (80017b8 <LCD_Send_String+0x164>)
 8001738:	5cd2      	ldrb	r2, [r2, r3]
 800173a:	3a01      	subs	r2, #1
 800173c:	b2d1      	uxtb	r1, r2
 800173e:	4a1e      	ldr	r2, [pc, #120]	; (80017b8 <LCD_Send_String+0x164>)
 8001740:	54d1      	strb	r1, [r2, r3]
			if(i[line_pos -1] == 0)
 8001742:	4b1a      	ldr	r3, [pc, #104]	; (80017ac <LCD_Send_String+0x158>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	3b01      	subs	r3, #1
 8001748:	4a1b      	ldr	r2, [pc, #108]	; (80017b8 <LCD_Send_String+0x164>)
 800174a:	5cd3      	ldrb	r3, [r2, r3]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d126      	bne.n	800179e <LCD_Send_String+0x14a>
				i[line_pos - 1] = 1;
 8001750:	4b16      	ldr	r3, [pc, #88]	; (80017ac <LCD_Send_String+0x158>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	3b01      	subs	r3, #1
 8001756:	4a18      	ldr	r2, [pc, #96]	; (80017b8 <LCD_Send_String+0x164>)
 8001758:	2101      	movs	r1, #1
 800175a:	54d1      	strb	r1, [r2, r3]
				c[line_pos - 1]++;
 800175c:	4b13      	ldr	r3, [pc, #76]	; (80017ac <LCD_Send_String+0x158>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	3b01      	subs	r3, #1
 8001762:	4a16      	ldr	r2, [pc, #88]	; (80017bc <LCD_Send_String+0x168>)
 8001764:	5cd2      	ldrb	r2, [r2, r3]
 8001766:	3201      	adds	r2, #1
 8001768:	b2d1      	uxtb	r1, r2
 800176a:	4a14      	ldr	r2, [pc, #80]	; (80017bc <LCD_Send_String+0x168>)
 800176c:	54d1      	strb	r1, [r2, r3]
        if(c[line_pos - 1] == ch_len)
 800176e:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <LCD_Send_String+0x158>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	3b01      	subs	r3, #1
 8001774:	4a11      	ldr	r2, [pc, #68]	; (80017bc <LCD_Send_String+0x168>)
 8001776:	5cd2      	ldrb	r2, [r2, r3]
 8001778:	4b0e      	ldr	r3, [pc, #56]	; (80017b4 <LCD_Send_String+0x160>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	429a      	cmp	r2, r3
 800177e:	d10e      	bne.n	800179e <LCD_Send_String+0x14a>
						i[line_pos - 1] = chr_MAX;
 8001780:	4b0a      	ldr	r3, [pc, #40]	; (80017ac <LCD_Send_String+0x158>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	3b01      	subs	r3, #1
 8001786:	2110      	movs	r1, #16
 8001788:	4a0b      	ldr	r2, [pc, #44]	; (80017b8 <LCD_Send_String+0x164>)
 800178a:	54d1      	strb	r1, [r2, r3]
						c[line_pos - 1] = 0;
 800178c:	4b07      	ldr	r3, [pc, #28]	; (80017ac <LCD_Send_String+0x158>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	3b01      	subs	r3, #1
 8001792:	4a0a      	ldr	r2, [pc, #40]	; (80017bc <LCD_Send_String+0x168>)
 8001794:	2100      	movs	r1, #0
 8001796:	54d1      	strb	r1, [r2, r3]
						ch_len = 0;						
 8001798:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <LCD_Send_String+0x160>)
 800179a:	2200      	movs	r2, #0
 800179c:	701a      	strb	r2, [r3, #0]
			break;	 
 800179e:	bf00      	nop
}
 80017a0:	bf00      	nop
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	20000537 	.word	0x20000537
 80017ac:	20000012 	.word	0x20000012
 80017b0:	20000538 	.word	0x20000538
 80017b4:	200006c8 	.word	0x200006c8
 80017b8:	20000014 	.word	0x20000014
 80017bc:	200006cc 	.word	0x200006cc

080017c0 <LCD_Print>:
*@brief: Print value, ch to lcd.
*@param: *ch: "string + %f", value: float data variable
*@retval: none
*/
void LCD_Print(char const *ch, uint32_t value)       //antes estaba en float lo cambie
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b09c      	sub	sp, #112	; 0x70
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	6039      	str	r1, [r7, #0]
	char data_ch[100]; //default data size:100.
	
	sprintf(data_ch, ch, value);
 80017ca:	f107 030c 	add.w	r3, r7, #12
 80017ce:	683a      	ldr	r2, [r7, #0]
 80017d0:	6879      	ldr	r1, [r7, #4]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f006 ffd2 	bl	800877c <siprintf>
	LCD_Send_String(data_ch, STR_NOSLIDE);	
 80017d8:	f107 030c 	add.w	r3, r7, #12
 80017dc:	2100      	movs	r1, #0
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff ff38 	bl	8001654 <LCD_Send_String>
}
 80017e4:	bf00      	nop
 80017e6:	3770      	adds	r7, #112	; 0x70
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}

080017ec <LCD_BackLight>:
*@brief: Backlight control
*@param: light_state: BL on/off
*@retval: none
*/
void LCD_BackLight(uint8_t light_state)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	71fb      	strb	r3, [r7, #7]
	if(light_state == LCD_BL_ON)
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	2b08      	cmp	r3, #8
 80017fa:	d106      	bne.n	800180a <LCD_BackLight+0x1e>
	{
    data_BL = LCD_BL_ON;		
 80017fc:	4b09      	ldr	r3, [pc, #36]	; (8001824 <LCD_BackLight+0x38>)
 80017fe:	2208      	movs	r2, #8
 8001800:	701a      	strb	r2, [r3, #0]
		LCD_Write_Data(0x20); //Empty character
 8001802:	2020      	movs	r0, #32
 8001804:	f7ff fe80 	bl	8001508 <LCD_Write_Data>
	else if (light_state == LCD_BL_OFF)
	{
		data_BL = LCD_BL_OFF;
		LCD_Write_Data(0x20);
	}
}
 8001808:	e008      	b.n	800181c <LCD_BackLight+0x30>
	else if (light_state == LCD_BL_OFF)
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d105      	bne.n	800181c <LCD_BackLight+0x30>
		data_BL = LCD_BL_OFF;
 8001810:	4b04      	ldr	r3, [pc, #16]	; (8001824 <LCD_BackLight+0x38>)
 8001812:	2200      	movs	r2, #0
 8001814:	701a      	strb	r2, [r3, #0]
		LCD_Write_Data(0x20);
 8001816:	2020      	movs	r0, #32
 8001818:	f7ff fe76 	bl	8001508 <LCD_Write_Data>
}
 800181c:	bf00      	nop
 800181e:	3708      	adds	r7, #8
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	20000536 	.word	0x20000536

08001828 <LCD_Init>:
/**
*@brief: Lcd initiliazing settings.
*@retval: none
*/
void LCD_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
	LCD_Set_Command(LCD_CLEAR_DISPLAY);
 800182c:	2001      	movs	r0, #1
 800182e:	f7ff fe0f 	bl	8001450 <LCD_Set_Command>
	HAL_Delay(1000);
 8001832:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001836:	f000 ff7d 	bl	8002734 <HAL_Delay>
	LCD_Set_Command(LCD_RETURN_HOME);
 800183a:	2002      	movs	r0, #2
 800183c:	f7ff fe08 	bl	8001450 <LCD_Set_Command>
	HAL_Delay(5);
 8001840:	2005      	movs	r0, #5
 8001842:	f000 ff77 	bl	8002734 <HAL_Delay>
	LCD_Set_Command(LCD_FUNCTION_SET|MODE_4B|MODE_2L|MODE_5X8_DOTS);
 8001846:	2028      	movs	r0, #40	; 0x28
 8001848:	f7ff fe02 	bl	8001450 <LCD_Set_Command>
	HAL_Delay(5);
 800184c:	2005      	movs	r0, #5
 800184e:	f000 ff71 	bl	8002734 <HAL_Delay>
	LCD_Set_Command(LCD_DISPLAY_CONTROL|DISPLAY_ON|CURSOR_OFF|BLINK_OFF);
 8001852:	200c      	movs	r0, #12
 8001854:	f7ff fdfc 	bl	8001450 <LCD_Set_Command>
	HAL_Delay(5);
 8001858:	2005      	movs	r0, #5
 800185a:	f000 ff6b 	bl	8002734 <HAL_Delay>
	LCD_Set_Command(LCD_SET_DDRAMADDR);
 800185e:	2080      	movs	r0, #128	; 0x80
 8001860:	f7ff fdf6 	bl	8001450 <LCD_Set_Command>
	HAL_Delay(500);
 8001864:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001868:	f000 ff64 	bl	8002734 <HAL_Delay>
}
 800186c:	bf00      	nop
 800186e:	bd80      	pop	{r7, pc}

08001870 <main>:
void AutomaticControlTask(void const * argument);



int main(void)
{
 8001870:	b5b0      	push	{r4, r5, r7, lr}
 8001872:	b09c      	sub	sp, #112	; 0x70
 8001874:	af00      	add	r7, sp, #0

    BSP_Init();
 8001876:	f7fe feed 	bl	8000654 <BSP_Init>
    APP_Show_SystemIntro();
 800187a:	f000 fc71 	bl	8002160 <APP_Show_SystemIntro>


  Queue1Handle = xQueueCreate(3, sizeof(LCD_DataTypeDef));
 800187e:	2200      	movs	r2, #0
 8001880:	210c      	movs	r1, #12
 8001882:	2003      	movs	r0, #3
 8001884:	f005 f866 	bl	8006954 <xQueueGenericCreate>
 8001888:	4603      	mov	r3, r0
 800188a:	4a3e      	ldr	r2, [pc, #248]	; (8001984 <main+0x114>)
 800188c:	6013      	str	r3, [r2, #0]
  Queue3Handle = xQueueCreate(3, sizeof(int));
 800188e:	2200      	movs	r2, #0
 8001890:	2104      	movs	r1, #4
 8001892:	2003      	movs	r0, #3
 8001894:	f005 f85e 	bl	8006954 <xQueueGenericCreate>
 8001898:	4603      	mov	r3, r0
 800189a:	4a3b      	ldr	r2, [pc, #236]	; (8001988 <main+0x118>)
 800189c:	6013      	str	r3, [r2, #0]
  Queue4Handle = xQueueCreate(3, sizeof(Output_DataTypeDef));
 800189e:	2200      	movs	r2, #0
 80018a0:	210c      	movs	r1, #12
 80018a2:	2003      	movs	r0, #3
 80018a4:	f005 f856 	bl	8006954 <xQueueGenericCreate>
 80018a8:	4603      	mov	r3, r0
 80018aa:	4a38      	ldr	r2, [pc, #224]	; (800198c <main+0x11c>)
 80018ac:	6013      	str	r3, [r2, #0]
  Queue5Handle = xQueueCreate(3, sizeof(uint32_t));
 80018ae:	2200      	movs	r2, #0
 80018b0:	2104      	movs	r1, #4
 80018b2:	2003      	movs	r0, #3
 80018b4:	f005 f84e 	bl	8006954 <xQueueGenericCreate>
 80018b8:	4603      	mov	r3, r0
 80018ba:	4a35      	ldr	r2, [pc, #212]	; (8001990 <main+0x120>)
 80018bc:	6013      	str	r3, [r2, #0]

  QueueSetHandle = xQueueCreateSet(6); // revisar si no es mucho
 80018be:	2006      	movs	r0, #6
 80018c0:	f005 fbc4 	bl	800704c <xQueueCreateSet>
 80018c4:	4603      	mov	r3, r0
 80018c6:	4a33      	ldr	r2, [pc, #204]	; (8001994 <main+0x124>)
 80018c8:	6013      	str	r3, [r2, #0]

  xQueueAddToSet(Queue1Handle, QueueSetHandle);
 80018ca:	4b2e      	ldr	r3, [pc, #184]	; (8001984 <main+0x114>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a31      	ldr	r2, [pc, #196]	; (8001994 <main+0x124>)
 80018d0:	6812      	ldr	r2, [r2, #0]
 80018d2:	4611      	mov	r1, r2
 80018d4:	4618      	mov	r0, r3
 80018d6:	f005 fbc8 	bl	800706a <xQueueAddToSet>
  xQueueAddToSet(Queue3Handle, QueueSetHandle);
 80018da:	4b2b      	ldr	r3, [pc, #172]	; (8001988 <main+0x118>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a2d      	ldr	r2, [pc, #180]	; (8001994 <main+0x124>)
 80018e0:	6812      	ldr	r2, [r2, #0]
 80018e2:	4611      	mov	r1, r2
 80018e4:	4618      	mov	r0, r3
 80018e6:	f005 fbc0 	bl	800706a <xQueueAddToSet>

  osThreadDef(KeypadTask, KeypadTask, osPriorityLow, 0, 128);
 80018ea:	4b2b      	ldr	r3, [pc, #172]	; (8001998 <main+0x128>)
 80018ec:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80018f0:	461d      	mov	r5, r3
 80018f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80018fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  KeypadTaskHandle = osThreadCreate(osThread(KeypadTask), NULL);
 80018fe:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001902:	2100      	movs	r1, #0
 8001904:	4618      	mov	r0, r3
 8001906:	f004 fea8 	bl	800665a <osThreadCreate>
 800190a:	4603      	mov	r3, r0
 800190c:	4a23      	ldr	r2, [pc, #140]	; (800199c <main+0x12c>)
 800190e:	6013      	str	r3, [r2, #0]


  osThreadDef(SensorsTask, SensorsTask, osPriorityBelowNormal, 0, 128);
 8001910:	4b23      	ldr	r3, [pc, #140]	; (80019a0 <main+0x130>)
 8001912:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001916:	461d      	mov	r5, r3
 8001918:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800191a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800191c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001920:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorsTaskHandle = osThreadCreate(osThread(SensorsTask), NULL);
 8001924:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001928:	2100      	movs	r1, #0
 800192a:	4618      	mov	r0, r3
 800192c:	f004 fe95 	bl	800665a <osThreadCreate>
 8001930:	4603      	mov	r3, r0
 8001932:	4a1c      	ldr	r2, [pc, #112]	; (80019a4 <main+0x134>)
 8001934:	6013      	str	r3, [r2, #0]

  osThreadDef(UserInterfaceTask, UserInterfaceTask, osPriorityNormal, 0, 128);
 8001936:	4b1c      	ldr	r3, [pc, #112]	; (80019a8 <main+0x138>)
 8001938:	f107 041c 	add.w	r4, r7, #28
 800193c:	461d      	mov	r5, r3
 800193e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001940:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001942:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001946:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UserInterfaceTaskHandle = osThreadCreate(osThread(UserInterfaceTask), NULL);
 800194a:	f107 031c 	add.w	r3, r7, #28
 800194e:	2100      	movs	r1, #0
 8001950:	4618      	mov	r0, r3
 8001952:	f004 fe82 	bl	800665a <osThreadCreate>
 8001956:	4603      	mov	r3, r0
 8001958:	4a14      	ldr	r2, [pc, #80]	; (80019ac <main+0x13c>)
 800195a:	6013      	str	r3, [r2, #0]

  osThreadDef(AutomaticControlTask, AutomaticControlTask, osPriorityHigh, 0, 128);
 800195c:	4b14      	ldr	r3, [pc, #80]	; (80019b0 <main+0x140>)
 800195e:	463c      	mov	r4, r7
 8001960:	461d      	mov	r5, r3
 8001962:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001964:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001966:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800196a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  AutomaticControlTaskHandle = osThreadCreate(osThread(AutomaticControlTask), NULL);
 800196e:	463b      	mov	r3, r7
 8001970:	2100      	movs	r1, #0
 8001972:	4618      	mov	r0, r3
 8001974:	f004 fe71 	bl	800665a <osThreadCreate>
 8001978:	4603      	mov	r3, r0
 800197a:	4a0e      	ldr	r2, [pc, #56]	; (80019b4 <main+0x144>)
 800197c:	6013      	str	r3, [r2, #0]

  osKernelStart();
 800197e:	f004 fe65 	bl	800664c <osKernelStart>


  while (1)
 8001982:	e7fe      	b.n	8001982 <main+0x112>
 8001984:	200006e0 	.word	0x200006e0
 8001988:	200006e4 	.word	0x200006e4
 800198c:	200006e8 	.word	0x200006e8
 8001990:	200006ec 	.word	0x200006ec
 8001994:	200006f0 	.word	0x200006f0
 8001998:	080091b4 	.word	0x080091b4
 800199c:	200006d0 	.word	0x200006d0
 80019a0:	080091d0 	.word	0x080091d0
 80019a4:	200006d4 	.word	0x200006d4
 80019a8:	080091ec 	.word	0x080091ec
 80019ac:	200006d8 	.word	0x200006d8
 80019b0:	08009208 	.word	0x08009208
 80019b4:	200006dc 	.word	0x200006dc

080019b8 <KeypadTask>:
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */

void KeypadTask(void const * argument)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
	 int key;

  for(;;)
  {
	  key = keypad_read();
 80019c0:	f7ff fbda 	bl	8001178 <keypad_read>
 80019c4:	4603      	mov	r3, r0
 80019c6:	60fb      	str	r3, [r7, #12]

	if(key != 0){
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d008      	beq.n	80019e0 <KeypadTask+0x28>

		xQueueSend(Queue3Handle, &key, 5000);  // sacar pormax_delay que es puro bloqueante
 80019ce:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <KeypadTask+0x30>)
 80019d0:	6818      	ldr	r0, [r3, #0]
 80019d2:	f107 010c 	add.w	r1, r7, #12
 80019d6:	2300      	movs	r3, #0
 80019d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80019dc:	f005 f81c 	bl	8006a18 <xQueueGenericSend>
	}
    osDelay(10);
 80019e0:	200a      	movs	r0, #10
 80019e2:	f004 fe86 	bl	80066f2 <osDelay>
	  key = keypad_read();
 80019e6:	e7eb      	b.n	80019c0 <KeypadTask+0x8>
 80019e8:	200006e4 	.word	0x200006e4

080019ec <SensorsTask>:
  }

}

void SensorsTask(void const * argument){
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b088      	sub	sp, #32
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
	while(1){

		//DHT_GetData(&DHT22);
		//LCD_Data.humidity = DHT22.Humidity;
		//LCD_Data.temperature = DHT22.Temperature;
		LCD_Data.soilHumidity = APP_SoilHumidity();
 80019f4:	f000 fbca 	bl	800218c <APP_SoilHumidity>
 80019f8:	4603      	mov	r3, r0
 80019fa:	617b      	str	r3, [r7, #20]

		xQueueSend(Queue1Handle, &LCD_Data, 0);
 80019fc:	4b0b      	ldr	r3, [pc, #44]	; (8001a2c <SensorsTask+0x40>)
 80019fe:	6818      	ldr	r0, [r3, #0]
 8001a00:	f107 010c 	add.w	r1, r7, #12
 8001a04:	2300      	movs	r3, #0
 8001a06:	2200      	movs	r2, #0
 8001a08:	f005 f806 	bl	8006a18 <xQueueGenericSend>
		xQueueSend(Queue5Handle, &LCD_Data.soilHumidity, 0);
 8001a0c:	4b08      	ldr	r3, [pc, #32]	; (8001a30 <SensorsTask+0x44>)
 8001a0e:	6818      	ldr	r0, [r3, #0]
 8001a10:	f107 030c 	add.w	r3, r7, #12
 8001a14:	f103 0108 	add.w	r1, r3, #8
 8001a18:	2300      	movs	r3, #0
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f004 fffc 	bl	8006a18 <xQueueGenericSend>

		osDelay(1000);                                                         //Bajar para testear
 8001a20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a24:	f004 fe65 	bl	80066f2 <osDelay>
		LCD_Data.soilHumidity = APP_SoilHumidity();
 8001a28:	e7e4      	b.n	80019f4 <SensorsTask+0x8>
 8001a2a:	bf00      	nop
 8001a2c:	200006e0 	.word	0x200006e0
 8001a30:	200006ec 	.word	0x200006ec

08001a34 <UserInterfaceTask>:
	}
}

void UserInterfaceTask(void const * argument){
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b08e      	sub	sp, #56	; 0x38
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]

	int rx_key;
	LCD_DataTypeDef LCD_Data;
	Output_DataTypeDef Output_Data;
	uint32_t rangohmin = 0;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t rangohmax = 30;
 8001a40:	231e      	movs	r3, #30
 8001a42:	633b      	str	r3, [r7, #48]	; 0x30
	int estado_cortina;
	int cortina_manual;

	while(1){

		QueueSetMemberHandle_t who_unblocked = xQueueSelectFromSet(QueueSetHandle, 0); //si no es 0 es se rompe con Hard_Falut interrupt
 8001a44:	4bc1      	ldr	r3, [pc, #772]	; (8001d4c <UserInterfaceTask+0x318>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2100      	movs	r1, #0
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f005 fb2e 	bl	80070ac <xQueueSelectFromSet>
 8001a50:	6278      	str	r0, [r7, #36]	; 0x24
		if(who_unblocked == Queue1Handle){
 8001a52:	4bbf      	ldr	r3, [pc, #764]	; (8001d50 <UserInterfaceTask+0x31c>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d112      	bne.n	8001a82 <UserInterfaceTask+0x4e>
			if(xQueueReceive(Queue1Handle, &LCD_Data, 0)){
 8001a5c:	4bbc      	ldr	r3, [pc, #752]	; (8001d50 <UserInterfaceTask+0x31c>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f107 0114 	add.w	r1, r7, #20
 8001a64:	2200      	movs	r2, #0
 8001a66:	4618      	mov	r0, r3
 8001a68:	f005 f8f2 	bl	8006c50 <xQueueReceive>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f000 82e9 	beq.w	8002046 <UserInterfaceTask+0x612>

				LCD_Clear();
 8001a74:	f7ff fdaa 	bl	80015cc <LCD_Clear>
				//BSP_LCD_Humidity(LCD_Data.humidity);
				//BSP_LCD_Temperature(LCD_Data.temperature);
				BSP_LCD_SoilHumidity(LCD_Data.soilHumidity);
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7fe fe9c 	bl	80007b8 <BSP_LCD_SoilHumidity>
 8001a80:	e2e1      	b.n	8002046 <UserInterfaceTask+0x612>

			}
		}
		else if(who_unblocked == Queue3Handle){
 8001a82:	4bb4      	ldr	r3, [pc, #720]	; (8001d54 <UserInterfaceTask+0x320>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	f040 82db 	bne.w	8002044 <UserInterfaceTask+0x610>
			if(xQueueReceive(Queue3Handle, &rx_key, 0) == pdTRUE){
 8001a8e:	4bb1      	ldr	r3, [pc, #708]	; (8001d54 <UserInterfaceTask+0x320>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f107 0120 	add.w	r1, r7, #32
 8001a96:	2200      	movs	r2, #0
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f005 f8d9 	bl	8006c50 <xQueueReceive>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	f040 82cf 	bne.w	8002044 <UserInterfaceTask+0x610>
				switch (rx_key) {
 8001aa6:	6a3b      	ldr	r3, [r7, #32]
 8001aa8:	3b30      	subs	r3, #48	; 0x30
 8001aaa:	2b14      	cmp	r3, #20
 8001aac:	f200 82cb 	bhi.w	8002046 <UserInterfaceTask+0x612>
 8001ab0:	a201      	add	r2, pc, #4	; (adr r2, 8001ab8 <UserInterfaceTask+0x84>)
 8001ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ab6:	bf00      	nop
 8001ab8:	0800200b 	.word	0x0800200b
 8001abc:	08001cd7 	.word	0x08001cd7
 8001ac0:	08001d11 	.word	0x08001d11
 8001ac4:	08001d71 	.word	0x08001d71
 8001ac8:	08001dab 	.word	0x08001dab
 8001acc:	08001de5 	.word	0x08001de5
 8001ad0:	08001e1f 	.word	0x08001e1f
 8001ad4:	08001e59 	.word	0x08001e59
 8001ad8:	08001e93 	.word	0x08001e93
 8001adc:	08001ecd 	.word	0x08001ecd
 8001ae0:	08002047 	.word	0x08002047
 8001ae4:	08002047 	.word	0x08002047
 8001ae8:	08002047 	.word	0x08002047
 8001aec:	08002047 	.word	0x08002047
 8001af0:	08002047 	.word	0x08002047
 8001af4:	08002047 	.word	0x08002047
 8001af8:	08002047 	.word	0x08002047
 8001afc:	08001b0d 	.word	0x08001b0d
 8001b00:	08002047 	.word	0x08002047
 8001b04:	08001f07 	.word	0x08001f07
 8001b08:	08001f41 	.word	0x08001f41
				            case 65:
				                LCD_Clear();
 8001b0c:	f7ff fd5e 	bl	80015cc <LCD_Clear>
				                LCD_SetCursor(1, 5);
 8001b10:	2105      	movs	r1, #5
 8001b12:	2001      	movs	r0, #1
 8001b14:	f7ff fd6e 	bl	80015f4 <LCD_SetCursor>
				                LCD_Print("MINIMO:", 1);
 8001b18:	2101      	movs	r1, #1
 8001b1a:	488f      	ldr	r0, [pc, #572]	; (8001d58 <UserInterfaceTask+0x324>)
 8001b1c:	f7ff fe50 	bl	80017c0 <LCD_Print>
				                HAL_Delay(2000);
 8001b20:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b24:	f000 fe06 	bl	8002734 <HAL_Delay>

				                who_unblocked = xQueueSelectFromSet(QueueSetHandle, portMAX_DELAY);
 8001b28:	4b88      	ldr	r3, [pc, #544]	; (8001d4c <UserInterfaceTask+0x318>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b30:	4618      	mov	r0, r3
 8001b32:	f005 fabb 	bl	80070ac <xQueueSelectFromSet>
 8001b36:	6278      	str	r0, [r7, #36]	; 0x24
				                if(who_unblocked == Queue3Handle){
 8001b38:	4b86      	ldr	r3, [pc, #536]	; (8001d54 <UserInterfaceTask+0x320>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d147      	bne.n	8001bd2 <UserInterfaceTask+0x19e>

				                	if(xQueueReceive(Queue3Handle, &rx_key, 0) == pdTRUE) {
 8001b42:	4b84      	ldr	r3, [pc, #528]	; (8001d54 <UserInterfaceTask+0x320>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f107 0120 	add.w	r1, r7, #32
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f005 f87f 	bl	8006c50 <xQueueReceive>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d13c      	bne.n	8001bd2 <UserInterfaceTask+0x19e>
				                		switch (rx_key) {
 8001b58:	6a3b      	ldr	r3, [r7, #32]
 8001b5a:	3b30      	subs	r3, #48	; 0x30
 8001b5c:	2b09      	cmp	r3, #9
 8001b5e:	d835      	bhi.n	8001bcc <UserInterfaceTask+0x198>
 8001b60:	a201      	add	r2, pc, #4	; (adr r2, 8001b68 <UserInterfaceTask+0x134>)
 8001b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b66:	bf00      	nop
 8001b68:	08001bc7 	.word	0x08001bc7
 8001b6c:	08001b91 	.word	0x08001b91
 8001b70:	08001b97 	.word	0x08001b97
 8001b74:	08001b9d 	.word	0x08001b9d
 8001b78:	08001ba3 	.word	0x08001ba3
 8001b7c:	08001ba9 	.word	0x08001ba9
 8001b80:	08001baf 	.word	0x08001baf
 8001b84:	08001bb5 	.word	0x08001bb5
 8001b88:	08001bbb 	.word	0x08001bbb
 8001b8c:	08001bc1 	.word	0x08001bc1
				                			case 49: rangohmin = 10; break;
 8001b90:	230a      	movs	r3, #10
 8001b92:	637b      	str	r3, [r7, #52]	; 0x34
 8001b94:	e01e      	b.n	8001bd4 <UserInterfaceTask+0x1a0>
				                			case 50: rangohmin = 20; break;
 8001b96:	2314      	movs	r3, #20
 8001b98:	637b      	str	r3, [r7, #52]	; 0x34
 8001b9a:	e01b      	b.n	8001bd4 <UserInterfaceTask+0x1a0>
				                			case 51: rangohmin = 30; break;
 8001b9c:	231e      	movs	r3, #30
 8001b9e:	637b      	str	r3, [r7, #52]	; 0x34
 8001ba0:	e018      	b.n	8001bd4 <UserInterfaceTask+0x1a0>
				                			case 52: rangohmin = 40; break;
 8001ba2:	2328      	movs	r3, #40	; 0x28
 8001ba4:	637b      	str	r3, [r7, #52]	; 0x34
 8001ba6:	e015      	b.n	8001bd4 <UserInterfaceTask+0x1a0>
				                			case 53: rangohmin = 50; break;
 8001ba8:	2332      	movs	r3, #50	; 0x32
 8001baa:	637b      	str	r3, [r7, #52]	; 0x34
 8001bac:	e012      	b.n	8001bd4 <UserInterfaceTask+0x1a0>
				                			case 54: rangohmin = 60; break;
 8001bae:	233c      	movs	r3, #60	; 0x3c
 8001bb0:	637b      	str	r3, [r7, #52]	; 0x34
 8001bb2:	e00f      	b.n	8001bd4 <UserInterfaceTask+0x1a0>
				                			case 55: rangohmin = 70; break;
 8001bb4:	2346      	movs	r3, #70	; 0x46
 8001bb6:	637b      	str	r3, [r7, #52]	; 0x34
 8001bb8:	e00c      	b.n	8001bd4 <UserInterfaceTask+0x1a0>
				                			case 56: rangohmin = 80; break;
 8001bba:	2350      	movs	r3, #80	; 0x50
 8001bbc:	637b      	str	r3, [r7, #52]	; 0x34
 8001bbe:	e009      	b.n	8001bd4 <UserInterfaceTask+0x1a0>
				                			case 57: rangohmin = 90; break;
 8001bc0:	235a      	movs	r3, #90	; 0x5a
 8001bc2:	637b      	str	r3, [r7, #52]	; 0x34
 8001bc4:	e006      	b.n	8001bd4 <UserInterfaceTask+0x1a0>
				                			case 48: rangohmin =  0; break;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	637b      	str	r3, [r7, #52]	; 0x34
 8001bca:	e003      	b.n	8001bd4 <UserInterfaceTask+0x1a0>
				                			default: rangohmin = 100;                                   //FALTA CASO 100
 8001bcc:	2364      	movs	r3, #100	; 0x64
 8001bce:	637b      	str	r3, [r7, #52]	; 0x34
 8001bd0:	e000      	b.n	8001bd4 <UserInterfaceTask+0x1a0>
				                		}
				                	}                                                                   //revisar corchete
 8001bd2:	bf00      	nop
				                }
				                LCD_SetCursor(1, 5);
 8001bd4:	2105      	movs	r1, #5
 8001bd6:	2001      	movs	r0, #1
 8001bd8:	f7ff fd0c 	bl	80015f4 <LCD_SetCursor>
				                LCD_Print("MINIMO:%1u", rangohmin);
 8001bdc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001bde:	485f      	ldr	r0, [pc, #380]	; (8001d5c <UserInterfaceTask+0x328>)
 8001be0:	f7ff fdee 	bl	80017c0 <LCD_Print>
				                LCD_SetCursor(2, 5);
 8001be4:	2105      	movs	r1, #5
 8001be6:	2002      	movs	r0, #2
 8001be8:	f7ff fd04 	bl	80015f4 <LCD_SetCursor>
				                LCD_Print("MAXIMO:", 1);
 8001bec:	2101      	movs	r1, #1
 8001bee:	485c      	ldr	r0, [pc, #368]	; (8001d60 <UserInterfaceTask+0x32c>)
 8001bf0:	f7ff fde6 	bl	80017c0 <LCD_Print>


				                who_unblocked = xQueueSelectFromSet(QueueSetHandle, portMAX_DELAY);
 8001bf4:	4b55      	ldr	r3, [pc, #340]	; (8001d4c <UserInterfaceTask+0x318>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f005 fa55 	bl	80070ac <xQueueSelectFromSet>
 8001c02:	6278      	str	r0, [r7, #36]	; 0x24
				                if(who_unblocked == Queue3Handle){
 8001c04:	4b53      	ldr	r3, [pc, #332]	; (8001d54 <UserInterfaceTask+0x320>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d147      	bne.n	8001c9e <UserInterfaceTask+0x26a>

				                	if(xQueueReceive(Queue3Handle, &rx_key, 0) == pdTRUE) {
 8001c0e:	4b51      	ldr	r3, [pc, #324]	; (8001d54 <UserInterfaceTask+0x320>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f107 0120 	add.w	r1, r7, #32
 8001c16:	2200      	movs	r2, #0
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f005 f819 	bl	8006c50 <xQueueReceive>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d13c      	bne.n	8001c9e <UserInterfaceTask+0x26a>
				                		switch (rx_key) {
 8001c24:	6a3b      	ldr	r3, [r7, #32]
 8001c26:	3b30      	subs	r3, #48	; 0x30
 8001c28:	2b09      	cmp	r3, #9
 8001c2a:	d835      	bhi.n	8001c98 <UserInterfaceTask+0x264>
 8001c2c:	a201      	add	r2, pc, #4	; (adr r2, 8001c34 <UserInterfaceTask+0x200>)
 8001c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c32:	bf00      	nop
 8001c34:	08001c93 	.word	0x08001c93
 8001c38:	08001c5d 	.word	0x08001c5d
 8001c3c:	08001c63 	.word	0x08001c63
 8001c40:	08001c69 	.word	0x08001c69
 8001c44:	08001c6f 	.word	0x08001c6f
 8001c48:	08001c75 	.word	0x08001c75
 8001c4c:	08001c7b 	.word	0x08001c7b
 8001c50:	08001c81 	.word	0x08001c81
 8001c54:	08001c87 	.word	0x08001c87
 8001c58:	08001c8d 	.word	0x08001c8d
				                			case 49: rangohmax = 10; break;
 8001c5c:	230a      	movs	r3, #10
 8001c5e:	633b      	str	r3, [r7, #48]	; 0x30
 8001c60:	e01e      	b.n	8001ca0 <UserInterfaceTask+0x26c>
				                			case 50: rangohmax = 20; break;
 8001c62:	2314      	movs	r3, #20
 8001c64:	633b      	str	r3, [r7, #48]	; 0x30
 8001c66:	e01b      	b.n	8001ca0 <UserInterfaceTask+0x26c>
				                			case 51: rangohmax = 30; break;
 8001c68:	231e      	movs	r3, #30
 8001c6a:	633b      	str	r3, [r7, #48]	; 0x30
 8001c6c:	e018      	b.n	8001ca0 <UserInterfaceTask+0x26c>
				                			case 52: rangohmax = 40; break;
 8001c6e:	2328      	movs	r3, #40	; 0x28
 8001c70:	633b      	str	r3, [r7, #48]	; 0x30
 8001c72:	e015      	b.n	8001ca0 <UserInterfaceTask+0x26c>
				                			case 53: rangohmax = 50; break;
 8001c74:	2332      	movs	r3, #50	; 0x32
 8001c76:	633b      	str	r3, [r7, #48]	; 0x30
 8001c78:	e012      	b.n	8001ca0 <UserInterfaceTask+0x26c>
				                			case 54: rangohmax = 60; break;
 8001c7a:	233c      	movs	r3, #60	; 0x3c
 8001c7c:	633b      	str	r3, [r7, #48]	; 0x30
 8001c7e:	e00f      	b.n	8001ca0 <UserInterfaceTask+0x26c>
				                			case 55: rangohmax = 70; break;
 8001c80:	2346      	movs	r3, #70	; 0x46
 8001c82:	633b      	str	r3, [r7, #48]	; 0x30
 8001c84:	e00c      	b.n	8001ca0 <UserInterfaceTask+0x26c>
				                			case 56: rangohmax = 80; break;
 8001c86:	2350      	movs	r3, #80	; 0x50
 8001c88:	633b      	str	r3, [r7, #48]	; 0x30
 8001c8a:	e009      	b.n	8001ca0 <UserInterfaceTask+0x26c>
				                			case 57: rangohmax = 90; break;
 8001c8c:	235a      	movs	r3, #90	; 0x5a
 8001c8e:	633b      	str	r3, [r7, #48]	; 0x30
 8001c90:	e006      	b.n	8001ca0 <UserInterfaceTask+0x26c>
				                			case 48: rangohmax =  0; break;
 8001c92:	2300      	movs	r3, #0
 8001c94:	633b      	str	r3, [r7, #48]	; 0x30
 8001c96:	e003      	b.n	8001ca0 <UserInterfaceTask+0x26c>
				                			default: rangohmax = 100;
 8001c98:	2364      	movs	r3, #100	; 0x64
 8001c9a:	633b      	str	r3, [r7, #48]	; 0x30
 8001c9c:	e000      	b.n	8001ca0 <UserInterfaceTask+0x26c>
				                		}                                                                 //FALTA CASO ERROR QUE SEA MENOR AL MÍNIMO
				                	}
 8001c9e:	bf00      	nop
				                }
				                LCD_SetCursor(2, 5);
 8001ca0:	2105      	movs	r1, #5
 8001ca2:	2002      	movs	r0, #2
 8001ca4:	f7ff fca6 	bl	80015f4 <LCD_SetCursor>
				                LCD_Print("MAXIMO:%1u", rangohmax);
 8001ca8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001caa:	482e      	ldr	r0, [pc, #184]	; (8001d64 <UserInterfaceTask+0x330>)
 8001cac:	f7ff fd88 	bl	80017c0 <LCD_Print>
				                HAL_Delay(4000);
 8001cb0:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8001cb4:	f000 fd3e 	bl	8002734 <HAL_Delay>
				                LCD_Clear();
 8001cb8:	f7ff fc88 	bl	80015cc <LCD_Clear>

				                BSP_LCD_Humidity(LCD_Data.humidity);
 8001cbc:	69bb      	ldr	r3, [r7, #24]
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f7fe fd68 	bl	8000794 <BSP_LCD_Humidity>
				               	BSP_LCD_Temperature(LCD_Data.temperature);
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7fe fd52 	bl	8000770 <BSP_LCD_Temperature>
				                BSP_LCD_SoilHumidity(LCD_Data.soilHumidity);
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7fe fd72 	bl	80007b8 <BSP_LCD_SoilHumidity>

				                break;
 8001cd4:	e1b7      	b.n	8002046 <UserInterfaceTask+0x612>
				            case 49:
				            	LCD_Clear();
 8001cd6:	f7ff fc79 	bl	80015cc <LCD_Clear>
				                LCD_SetCursor(2, 1);
 8001cda:	2101      	movs	r1, #1
 8001cdc:	2002      	movs	r0, #2
 8001cde:	f7ff fc89 	bl	80015f4 <LCD_SetCursor>
				                LCD_Print("Ingreso 1", 1);
 8001ce2:	2101      	movs	r1, #1
 8001ce4:	4820      	ldr	r0, [pc, #128]	; (8001d68 <UserInterfaceTask+0x334>)
 8001ce6:	f7ff fd6b 	bl	80017c0 <LCD_Print>
				                HAL_Delay(2000);
 8001cea:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001cee:	f000 fd21 	bl	8002734 <HAL_Delay>
				                LCD_Clear();
 8001cf2:	f7ff fc6b 	bl	80015cc <LCD_Clear>

				                BSP_LCD_Humidity(LCD_Data.humidity);
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7fe fd4b 	bl	8000794 <BSP_LCD_Humidity>
				               	BSP_LCD_Temperature(LCD_Data.temperature);
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7fe fd35 	bl	8000770 <BSP_LCD_Temperature>
				                BSP_LCD_SoilHumidity(LCD_Data.soilHumidity);
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7fe fd55 	bl	80007b8 <BSP_LCD_SoilHumidity>
				                break;
 8001d0e:	e19a      	b.n	8002046 <UserInterfaceTask+0x612>
				            case 50:
				            	LCD_Clear();
 8001d10:	f7ff fc5c 	bl	80015cc <LCD_Clear>
				                LCD_SetCursor(2, 1);
 8001d14:	2101      	movs	r1, #1
 8001d16:	2002      	movs	r0, #2
 8001d18:	f7ff fc6c 	bl	80015f4 <LCD_SetCursor>
				                LCD_Print("Ingreso 2", 1);
 8001d1c:	2101      	movs	r1, #1
 8001d1e:	4813      	ldr	r0, [pc, #76]	; (8001d6c <UserInterfaceTask+0x338>)
 8001d20:	f7ff fd4e 	bl	80017c0 <LCD_Print>
				                HAL_Delay(2000);
 8001d24:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001d28:	f000 fd04 	bl	8002734 <HAL_Delay>
				                LCD_Clear();
 8001d2c:	f7ff fc4e 	bl	80015cc <LCD_Clear>

				                BSP_LCD_Humidity(LCD_Data.humidity);
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7fe fd2e 	bl	8000794 <BSP_LCD_Humidity>
				                BSP_LCD_Temperature(LCD_Data.temperature);
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7fe fd18 	bl	8000770 <BSP_LCD_Temperature>
				                BSP_LCD_SoilHumidity(LCD_Data.soilHumidity);
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7fe fd38 	bl	80007b8 <BSP_LCD_SoilHumidity>
				                break;
 8001d48:	e17d      	b.n	8002046 <UserInterfaceTask+0x612>
 8001d4a:	bf00      	nop
 8001d4c:	200006f0 	.word	0x200006f0
 8001d50:	200006e0 	.word	0x200006e0
 8001d54:	200006e4 	.word	0x200006e4
 8001d58:	08009224 	.word	0x08009224
 8001d5c:	0800922c 	.word	0x0800922c
 8001d60:	08009238 	.word	0x08009238
 8001d64:	08009240 	.word	0x08009240
 8001d68:	0800924c 	.word	0x0800924c
 8001d6c:	08009258 	.word	0x08009258
				            case 51:
				            	LCD_Clear();
 8001d70:	f7ff fc2c 	bl	80015cc <LCD_Clear>
				                LCD_SetCursor(2, 1);
 8001d74:	2101      	movs	r1, #1
 8001d76:	2002      	movs	r0, #2
 8001d78:	f7ff fc3c 	bl	80015f4 <LCD_SetCursor>
				                LCD_Print("Ingreso 3", 1);
 8001d7c:	2101      	movs	r1, #1
 8001d7e:	48bc      	ldr	r0, [pc, #752]	; (8002070 <UserInterfaceTask+0x63c>)
 8001d80:	f7ff fd1e 	bl	80017c0 <LCD_Print>
				                HAL_Delay(2000);
 8001d84:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001d88:	f000 fcd4 	bl	8002734 <HAL_Delay>
				                LCD_Clear();
 8001d8c:	f7ff fc1e 	bl	80015cc <LCD_Clear>

				                BSP_LCD_Humidity(LCD_Data.humidity);
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7fe fcfe 	bl	8000794 <BSP_LCD_Humidity>
				                BSP_LCD_Temperature(LCD_Data.temperature);
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7fe fce8 	bl	8000770 <BSP_LCD_Temperature>
				                BSP_LCD_SoilHumidity(LCD_Data.soilHumidity);
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7fe fd08 	bl	80007b8 <BSP_LCD_SoilHumidity>
				                break;
 8001da8:	e14d      	b.n	8002046 <UserInterfaceTask+0x612>
				            case 52:
				            	LCD_Clear();
 8001daa:	f7ff fc0f 	bl	80015cc <LCD_Clear>
				                LCD_SetCursor(2, 1);
 8001dae:	2101      	movs	r1, #1
 8001db0:	2002      	movs	r0, #2
 8001db2:	f7ff fc1f 	bl	80015f4 <LCD_SetCursor>
				                LCD_Print("Ingreso 4", 1);
 8001db6:	2101      	movs	r1, #1
 8001db8:	48ae      	ldr	r0, [pc, #696]	; (8002074 <UserInterfaceTask+0x640>)
 8001dba:	f7ff fd01 	bl	80017c0 <LCD_Print>
				                HAL_Delay(2000);
 8001dbe:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001dc2:	f000 fcb7 	bl	8002734 <HAL_Delay>
				                LCD_Clear();
 8001dc6:	f7ff fc01 	bl	80015cc <LCD_Clear>

				                BSP_LCD_Humidity(LCD_Data.humidity);
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7fe fce1 	bl	8000794 <BSP_LCD_Humidity>
				                BSP_LCD_Temperature(LCD_Data.temperature);
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7fe fccb 	bl	8000770 <BSP_LCD_Temperature>
				                BSP_LCD_SoilHumidity(LCD_Data.soilHumidity);
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7fe fceb 	bl	80007b8 <BSP_LCD_SoilHumidity>
				                break;
 8001de2:	e130      	b.n	8002046 <UserInterfaceTask+0x612>
				            case 53:
				            	LCD_Clear();
 8001de4:	f7ff fbf2 	bl	80015cc <LCD_Clear>
				                LCD_SetCursor(2, 1);
 8001de8:	2101      	movs	r1, #1
 8001dea:	2002      	movs	r0, #2
 8001dec:	f7ff fc02 	bl	80015f4 <LCD_SetCursor>
				                LCD_Print("Ingreso 5", 1);
 8001df0:	2101      	movs	r1, #1
 8001df2:	48a1      	ldr	r0, [pc, #644]	; (8002078 <UserInterfaceTask+0x644>)
 8001df4:	f7ff fce4 	bl	80017c0 <LCD_Print>
				                HAL_Delay(2000);
 8001df8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001dfc:	f000 fc9a 	bl	8002734 <HAL_Delay>
				                LCD_Clear();
 8001e00:	f7ff fbe4 	bl	80015cc <LCD_Clear>

				                BSP_LCD_Humidity(LCD_Data.humidity);
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe fcc4 	bl	8000794 <BSP_LCD_Humidity>
				                BSP_LCD_Temperature(LCD_Data.temperature);
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7fe fcae 	bl	8000770 <BSP_LCD_Temperature>
				                BSP_LCD_SoilHumidity(LCD_Data.soilHumidity);
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7fe fcce 	bl	80007b8 <BSP_LCD_SoilHumidity>
				                break;
 8001e1c:	e113      	b.n	8002046 <UserInterfaceTask+0x612>
				            case 54:
				            	LCD_Clear();
 8001e1e:	f7ff fbd5 	bl	80015cc <LCD_Clear>
				                LCD_SetCursor(2, 1);
 8001e22:	2101      	movs	r1, #1
 8001e24:	2002      	movs	r0, #2
 8001e26:	f7ff fbe5 	bl	80015f4 <LCD_SetCursor>
				                LCD_Print("Ingreso 6", 1);
 8001e2a:	2101      	movs	r1, #1
 8001e2c:	4893      	ldr	r0, [pc, #588]	; (800207c <UserInterfaceTask+0x648>)
 8001e2e:	f7ff fcc7 	bl	80017c0 <LCD_Print>
				                HAL_Delay(2000);
 8001e32:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e36:	f000 fc7d 	bl	8002734 <HAL_Delay>
				                LCD_Clear();
 8001e3a:	f7ff fbc7 	bl	80015cc <LCD_Clear>

				                BSP_LCD_Humidity(LCD_Data.humidity);
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7fe fca7 	bl	8000794 <BSP_LCD_Humidity>
				                BSP_LCD_Temperature(LCD_Data.temperature);
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7fe fc91 	bl	8000770 <BSP_LCD_Temperature>
				                BSP_LCD_SoilHumidity(LCD_Data.soilHumidity);
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7fe fcb1 	bl	80007b8 <BSP_LCD_SoilHumidity>
				                break;
 8001e56:	e0f6      	b.n	8002046 <UserInterfaceTask+0x612>
				//                if (AMoPM == 2){

				//                }
				                break;
				            case 55:
				            	LCD_Clear();
 8001e58:	f7ff fbb8 	bl	80015cc <LCD_Clear>
				                LCD_SetCursor(2, 1);
 8001e5c:	2101      	movs	r1, #1
 8001e5e:	2002      	movs	r0, #2
 8001e60:	f7ff fbc8 	bl	80015f4 <LCD_SetCursor>
				                LCD_Print("Ingreso 7", 1);
 8001e64:	2101      	movs	r1, #1
 8001e66:	4886      	ldr	r0, [pc, #536]	; (8002080 <UserInterfaceTask+0x64c>)
 8001e68:	f7ff fcaa 	bl	80017c0 <LCD_Print>
				                HAL_Delay(2000);
 8001e6c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e70:	f000 fc60 	bl	8002734 <HAL_Delay>

				                LCD_Clear();
 8001e74:	f7ff fbaa 	bl	80015cc <LCD_Clear>

				                BSP_LCD_Humidity(LCD_Data.humidity);
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7fe fc8a 	bl	8000794 <BSP_LCD_Humidity>
				                BSP_LCD_Temperature(LCD_Data.temperature);
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7fe fc74 	bl	8000770 <BSP_LCD_Temperature>
				                BSP_LCD_SoilHumidity(LCD_Data.soilHumidity);
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7fe fc94 	bl	80007b8 <BSP_LCD_SoilHumidity>
				                break;
 8001e90:	e0d9      	b.n	8002046 <UserInterfaceTask+0x612>
				            case 56:
				            	LCD_Clear();
 8001e92:	f7ff fb9b 	bl	80015cc <LCD_Clear>
				                LCD_SetCursor(2, 1);
 8001e96:	2101      	movs	r1, #1
 8001e98:	2002      	movs	r0, #2
 8001e9a:	f7ff fbab 	bl	80015f4 <LCD_SetCursor>
				                LCD_Print("Ingreso 8", 1);
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	4878      	ldr	r0, [pc, #480]	; (8002084 <UserInterfaceTask+0x650>)
 8001ea2:	f7ff fc8d 	bl	80017c0 <LCD_Print>
				                HAL_Delay(2000);
 8001ea6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001eaa:	f000 fc43 	bl	8002734 <HAL_Delay>
				                LCD_Clear();
 8001eae:	f7ff fb8d 	bl	80015cc <LCD_Clear>

				                BSP_LCD_Humidity(LCD_Data.humidity);
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7fe fc6d 	bl	8000794 <BSP_LCD_Humidity>
				                BSP_LCD_Temperature(LCD_Data.temperature);
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7fe fc57 	bl	8000770 <BSP_LCD_Temperature>
				                BSP_LCD_SoilHumidity(LCD_Data.soilHumidity);
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7fe fc77 	bl	80007b8 <BSP_LCD_SoilHumidity>
				                break;
 8001eca:	e0bc      	b.n	8002046 <UserInterfaceTask+0x612>
				            case 57:
				            	LCD_Clear();
 8001ecc:	f7ff fb7e 	bl	80015cc <LCD_Clear>
				                LCD_SetCursor(2, 1);
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	2002      	movs	r0, #2
 8001ed4:	f7ff fb8e 	bl	80015f4 <LCD_SetCursor>
				                LCD_Print("Ingreso 9", 1);
 8001ed8:	2101      	movs	r1, #1
 8001eda:	486b      	ldr	r0, [pc, #428]	; (8002088 <UserInterfaceTask+0x654>)
 8001edc:	f7ff fc70 	bl	80017c0 <LCD_Print>
				                HAL_Delay(2000);
 8001ee0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001ee4:	f000 fc26 	bl	8002734 <HAL_Delay>
				                LCD_Clear();
 8001ee8:	f7ff fb70 	bl	80015cc <LCD_Clear>

				                BSP_LCD_Humidity(LCD_Data.humidity);
 8001eec:	69bb      	ldr	r3, [r7, #24]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7fe fc50 	bl	8000794 <BSP_LCD_Humidity>
				                BSP_LCD_Temperature(LCD_Data.temperature);
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7fe fc3a 	bl	8000770 <BSP_LCD_Temperature>
				                BSP_LCD_SoilHumidity(LCD_Data.soilHumidity);
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7fe fc5a 	bl	80007b8 <BSP_LCD_SoilHumidity>
				                break;
 8001f04:	e09f      	b.n	8002046 <UserInterfaceTask+0x612>
				            case 67:                                             //TECLA 'C'
				            	LCD_Clear();
 8001f06:	f7ff fb61 	bl	80015cc <LCD_Clear>
				                LCD_SetCursor(2, 5);
 8001f0a:	2105      	movs	r1, #5
 8001f0c:	2002      	movs	r0, #2
 8001f0e:	f7ff fb71 	bl	80015f4 <LCD_SetCursor>
				                LCD_Print("PESTICIDA", 1);
 8001f12:	2101      	movs	r1, #1
 8001f14:	485d      	ldr	r0, [pc, #372]	; (800208c <UserInterfaceTask+0x658>)
 8001f16:	f7ff fc53 	bl	80017c0 <LCD_Print>
				              //  htim2.Instance->CCR1 = 75; //ANGULO 90 GRADOS
				                HAL_Delay(4000);
 8001f1a:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8001f1e:	f000 fc09 	bl	8002734 <HAL_Delay>
				                LCD_Clear();
 8001f22:	f7ff fb53 	bl	80015cc <LCD_Clear>

				                BSP_LCD_Humidity(LCD_Data.humidity);
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7fe fc33 	bl	8000794 <BSP_LCD_Humidity>
				                BSP_LCD_Temperature(LCD_Data.temperature);
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7fe fc1d 	bl	8000770 <BSP_LCD_Temperature>
				                BSP_LCD_SoilHumidity(LCD_Data.soilHumidity);
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7fe fc3d 	bl	80007b8 <BSP_LCD_SoilHumidity>
				                break;
 8001f3e:	e082      	b.n	8002046 <UserInterfaceTask+0x612>
				            case 68:                                             //TECLA 'D'
				                if(estado_cortina == 0) {     										  //flag para ver si la cortina esta abierta o cerrada
 8001f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d130      	bne.n	8001fa8 <UserInterfaceTask+0x574>
				                    LCD_Clear();
 8001f46:	f7ff fb41 	bl	80015cc <LCD_Clear>
				                	LCD_SetCursor(2, 1);
 8001f4a:	2101      	movs	r1, #1
 8001f4c:	2002      	movs	r0, #2
 8001f4e:	f7ff fb51 	bl	80015f4 <LCD_SetCursor>
				                    LCD_Print("CERRANDO CORTINA", 1);
 8001f52:	2101      	movs	r1, #1
 8001f54:	484e      	ldr	r0, [pc, #312]	; (8002090 <UserInterfaceTask+0x65c>)
 8001f56:	f7ff fc33 	bl	80017c0 <LCD_Print>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET); 				//  ENA
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	2110      	movs	r1, #16
 8001f5e:	484d      	ldr	r0, [pc, #308]	; (8002094 <UserInterfaceTask+0x660>)
 8001f60:	f001 fd50 	bl	8003a04 <HAL_GPIO_WritePin>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET); 				//  IN1
 8001f64:	2201      	movs	r2, #1
 8001f66:	2108      	movs	r1, #8
 8001f68:	484a      	ldr	r0, [pc, #296]	; (8002094 <UserInterfaceTask+0x660>)
 8001f6a:	f001 fd4b 	bl	8003a04 <HAL_GPIO_WritePin>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);				 //  IN2
 8001f6e:	2200      	movs	r2, #0
 8001f70:	2104      	movs	r1, #4
 8001f72:	4848      	ldr	r0, [pc, #288]	; (8002094 <UserInterfaceTask+0x660>)
 8001f74:	f001 fd46 	bl	8003a04 <HAL_GPIO_WritePin>
				                    while (!HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_5));   						//espera hasta que la cortina toque fin de carrera con pull up
 8001f78:	bf00      	nop
 8001f7a:	2120      	movs	r1, #32
 8001f7c:	4846      	ldr	r0, [pc, #280]	; (8002098 <UserInterfaceTask+0x664>)
 8001f7e:	f001 fd29 	bl	80039d4 <HAL_GPIO_ReadPin>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d0f8      	beq.n	8001f7a <UserInterfaceTask+0x546>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET); 				//  ENA
 8001f88:	2200      	movs	r2, #0
 8001f8a:	2110      	movs	r1, #16
 8001f8c:	4841      	ldr	r0, [pc, #260]	; (8002094 <UserInterfaceTask+0x660>)
 8001f8e:	f001 fd39 	bl	8003a04 <HAL_GPIO_WritePin>
				                    estado_cortina = 1;                                                  //cambio de estado
 8001f92:	2301      	movs	r3, #1
 8001f94:	62fb      	str	r3, [r7, #44]	; 0x2c
				                    if (cortina_manual == 0)  										 //revisar
 8001f96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d102      	bne.n	8001fa2 <UserInterfaceTask+0x56e>
				                        cortina_manual = 1;       									 //bandera para saber si se quiere de manera manual la cortina abierta
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	62bb      	str	r3, [r7, #40]	; 0x28
				                    if (cortina_manual == 0)   										//revisar
				                        cortina_manual = 1;
				                    else
				                        cortina_manual = 0;   										 //bandera para saber si se quiere de manera manual la cortina abierta
				                }
				                break;
 8001fa0:	e051      	b.n	8002046 <UserInterfaceTask+0x612>
				                        cortina_manual = 0;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	62bb      	str	r3, [r7, #40]	; 0x28
				                break;
 8001fa6:	e04e      	b.n	8002046 <UserInterfaceTask+0x612>
				                	LCD_Clear();
 8001fa8:	f7ff fb10 	bl	80015cc <LCD_Clear>
				                    LCD_SetCursor(2, 1);
 8001fac:	2101      	movs	r1, #1
 8001fae:	2002      	movs	r0, #2
 8001fb0:	f7ff fb20 	bl	80015f4 <LCD_SetCursor>
				                    LCD_Print("ABRIENDO CORTINA", 1);
 8001fb4:	2101      	movs	r1, #1
 8001fb6:	4839      	ldr	r0, [pc, #228]	; (800209c <UserInterfaceTask+0x668>)
 8001fb8:	f7ff fc02 	bl	80017c0 <LCD_Print>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET); 			//  ENA
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	2110      	movs	r1, #16
 8001fc0:	4834      	ldr	r0, [pc, #208]	; (8002094 <UserInterfaceTask+0x660>)
 8001fc2:	f001 fd1f 	bl	8003a04 <HAL_GPIO_WritePin>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET); 				//  IN1
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	2108      	movs	r1, #8
 8001fca:	4832      	ldr	r0, [pc, #200]	; (8002094 <UserInterfaceTask+0x660>)
 8001fcc:	f001 fd1a 	bl	8003a04 <HAL_GPIO_WritePin>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET); 			//  IN2
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	2104      	movs	r1, #4
 8001fd4:	482f      	ldr	r0, [pc, #188]	; (8002094 <UserInterfaceTask+0x660>)
 8001fd6:	f001 fd15 	bl	8003a04 <HAL_GPIO_WritePin>
				                    while (!HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3));  						 //espera hasta que la cortina toque fin de carrera con pull up
 8001fda:	bf00      	nop
 8001fdc:	2108      	movs	r1, #8
 8001fde:	482e      	ldr	r0, [pc, #184]	; (8002098 <UserInterfaceTask+0x664>)
 8001fe0:	f001 fcf8 	bl	80039d4 <HAL_GPIO_ReadPin>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d0f8      	beq.n	8001fdc <UserInterfaceTask+0x5a8>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET); 			//  ENA
 8001fea:	2200      	movs	r2, #0
 8001fec:	2110      	movs	r1, #16
 8001fee:	4829      	ldr	r0, [pc, #164]	; (8002094 <UserInterfaceTask+0x660>)
 8001ff0:	f001 fd08 	bl	8003a04 <HAL_GPIO_WritePin>
				                    estado_cortina = 0;                                           //cambio de estado
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
				                    if (cortina_manual == 0)   										//revisar
 8001ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d102      	bne.n	8002004 <UserInterfaceTask+0x5d0>
				                        cortina_manual = 1;
 8001ffe:	2301      	movs	r3, #1
 8002000:	62bb      	str	r3, [r7, #40]	; 0x28
				                break;
 8002002:	e020      	b.n	8002046 <UserInterfaceTask+0x612>
				                        cortina_manual = 0;   										 //bandera para saber si se quiere de manera manual la cortina abierta
 8002004:	2300      	movs	r3, #0
 8002006:	62bb      	str	r3, [r7, #40]	; 0x28
				                break;
 8002008:	e01d      	b.n	8002046 <UserInterfaceTask+0x612>
				            case 48:
				            	LCD_Clear();
 800200a:	f7ff fadf 	bl	80015cc <LCD_Clear>
				                LCD_SetCursor(2, 1);
 800200e:	2101      	movs	r1, #1
 8002010:	2002      	movs	r0, #2
 8002012:	f7ff faef 	bl	80015f4 <LCD_SetCursor>
				                LCD_Print("Ingreso 0", 1);
 8002016:	2101      	movs	r1, #1
 8002018:	4821      	ldr	r0, [pc, #132]	; (80020a0 <UserInterfaceTask+0x66c>)
 800201a:	f7ff fbd1 	bl	80017c0 <LCD_Print>
				                HAL_Delay(2000);
 800201e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002022:	f000 fb87 	bl	8002734 <HAL_Delay>
				                LCD_Clear();
 8002026:	f7ff fad1 	bl	80015cc <LCD_Clear>

				                BSP_LCD_Humidity(LCD_Data.humidity);
 800202a:	69bb      	ldr	r3, [r7, #24]
 800202c:	4618      	mov	r0, r3
 800202e:	f7fe fbb1 	bl	8000794 <BSP_LCD_Humidity>
				                BSP_LCD_Temperature(LCD_Data.temperature);
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	4618      	mov	r0, r3
 8002036:	f7fe fb9b 	bl	8000770 <BSP_LCD_Temperature>
				                BSP_LCD_SoilHumidity(LCD_Data.soilHumidity);
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	4618      	mov	r0, r3
 800203e:	f7fe fbbb 	bl	80007b8 <BSP_LCD_SoilHumidity>
				                break;
 8002042:	e000      	b.n	8002046 <UserInterfaceTask+0x612>
				        }
			}
 8002044:	bf00      	nop
		}
		Output_Data.rangohmin = rangohmin;
 8002046:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002048:	60bb      	str	r3, [r7, #8]
		Output_Data.rangohmax = rangohmax;
 800204a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800204c:	60fb      	str	r3, [r7, #12]
		Output_Data.soilHumidity = LCD_Data.soilHumidity;
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	613b      	str	r3, [r7, #16]

		xQueueSend(Queue4Handle, &Output_Data, 3000); // revisar como incide el 3000 en el comportamiento
 8002052:	4b14      	ldr	r3, [pc, #80]	; (80020a4 <UserInterfaceTask+0x670>)
 8002054:	6818      	ldr	r0, [r3, #0]
 8002056:	f107 0108 	add.w	r1, r7, #8
 800205a:	2300      	movs	r3, #0
 800205c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002060:	f004 fcda 	bl	8006a18 <xQueueGenericSend>

		osDelay(5000);
 8002064:	f241 3088 	movw	r0, #5000	; 0x1388
 8002068:	f004 fb43 	bl	80066f2 <osDelay>
	while(1){
 800206c:	e4ea      	b.n	8001a44 <UserInterfaceTask+0x10>
 800206e:	bf00      	nop
 8002070:	08009264 	.word	0x08009264
 8002074:	08009270 	.word	0x08009270
 8002078:	0800927c 	.word	0x0800927c
 800207c:	08009288 	.word	0x08009288
 8002080:	08009294 	.word	0x08009294
 8002084:	080092a0 	.word	0x080092a0
 8002088:	080092ac 	.word	0x080092ac
 800208c:	080092b8 	.word	0x080092b8
 8002090:	080092c4 	.word	0x080092c4
 8002094:	40020c00 	.word	0x40020c00
 8002098:	40021000 	.word	0x40021000
 800209c:	080092d8 	.word	0x080092d8
 80020a0:	080092ec 	.word	0x080092ec
 80020a4:	200006e8 	.word	0x200006e8

080020a8 <AutomaticControlTask>:
	}

}

void AutomaticControlTask(void const * argument){
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b086      	sub	sp, #24
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]

	Output_DataTypeDef Output_Data;
	uint32_t irrigationHumidity;

	while(1){
		if(xQueueReceive(Queue4Handle, &Output_Data, portMAX_DELAY) == pdTRUE){
 80020b0:	4b1a      	ldr	r3, [pc, #104]	; (800211c <AutomaticControlTask+0x74>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f107 010c 	add.w	r1, r7, #12
 80020b8:	f04f 32ff 	mov.w	r2, #4294967295
 80020bc:	4618      	mov	r0, r3
 80020be:	f004 fdc7 	bl	8006c50 <xQueueReceive>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d1f3      	bne.n	80020b0 <AutomaticControlTask+0x8>

					if (Output_Data.soilHumidity < Output_Data.rangohmax && Output_Data.soilHumidity > Output_Data.rangohmin){
 80020c8:	697a      	ldr	r2, [r7, #20]
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d2ef      	bcs.n	80020b0 <AutomaticControlTask+0x8>
 80020d0:	697a      	ldr	r2, [r7, #20]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d9eb      	bls.n	80020b0 <AutomaticControlTask+0x8>

						LCD_Clear();
 80020d8:	f7ff fa78 	bl	80015cc <LCD_Clear>

						do {

			            	LCD_SetCursor(2, 5);
 80020dc:	2105      	movs	r1, #5
 80020de:	2002      	movs	r0, #2
 80020e0:	f7ff fa88 	bl	80015f4 <LCD_SetCursor>
							LCD_Print("REGANDO", 1);
 80020e4:	2101      	movs	r1, #1
 80020e6:	480e      	ldr	r0, [pc, #56]	; (8002120 <AutomaticControlTask+0x78>)
 80020e8:	f7ff fb6a 	bl	80017c0 <LCD_Print>
							BSP_TurnOn_Valve();
 80020ec:	f7fe fbc6 	bl	800087c <BSP_TurnOn_Valve>
							xQueueReceive(Queue5Handle, &irrigationHumidity, 2000);
 80020f0:	4b0c      	ldr	r3, [pc, #48]	; (8002124 <AutomaticControlTask+0x7c>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f107 0108 	add.w	r1, r7, #8
 80020f8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80020fc:	4618      	mov	r0, r3
 80020fe:	f004 fda7 	bl	8006c50 <xQueueReceive>

						}
						while (irrigationHumidity <= Output_Data.rangohmax && irrigationHumidity >= Output_Data.rangohmin);
 8002102:	693a      	ldr	r2, [r7, #16]
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	429a      	cmp	r2, r3
 8002108:	d303      	bcc.n	8002112 <AutomaticControlTask+0x6a>
 800210a:	68fa      	ldr	r2, [r7, #12]
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	429a      	cmp	r2, r3
 8002110:	d9e4      	bls.n	80020dc <AutomaticControlTask+0x34>
						BSP_TurnOff_Valve();
 8002112:	f7fe fbcb 	bl	80008ac <BSP_TurnOff_Valve>
						LCD_Clear();
 8002116:	f7ff fa59 	bl	80015cc <LCD_Clear>
		if(xQueueReceive(Queue4Handle, &Output_Data, portMAX_DELAY) == pdTRUE){
 800211a:	e7c9      	b.n	80020b0 <AutomaticControlTask+0x8>
 800211c:	200006e8 	.word	0x200006e8
 8002120:	080092f8 	.word	0x080092f8
 8002124:	200006ec 	.word	0x200006ec

08002128 <APP_Timer10ms>:
}




void APP_Timer10ms(){ //Borrar
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0

}
 800212c:	bf00      	nop
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <APP_Timer100ms>:
void APP_Timer100ms(){
 8002136:	b480      	push	{r7}
 8002138:	af00      	add	r7, sp, #0

}
 800213a:	bf00      	nop
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <APP_Timer1000ms>:
void APP_Timer1000ms(){
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0

}
 8002148:	bf00      	nop
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr

08002152 <APP_Timer10s>:
void APP_Timer10s(){
 8002152:	b480      	push	{r7}
 8002154:	af00      	add	r7, sp, #0

}
 8002156:	bf00      	nop
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <APP_Show_SystemIntro>:
void APP_Show_SystemIntro(){
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
    LCD_i2cDeviceCheck();
 8002164:	f7ff f958 	bl	8001418 <LCD_i2cDeviceCheck>
    LCD_BackLight(LCD_BL_ON);
 8002168:	2008      	movs	r0, #8
 800216a:	f7ff fb3f 	bl	80017ec <LCD_BackLight>
    LCD_SetCursor(1,1);
 800216e:	2101      	movs	r1, #1
 8002170:	2001      	movs	r0, #1
 8002172:	f7ff fa3f 	bl	80015f4 <LCD_SetCursor>
    LCD_Clear();
 8002176:	f7ff fa29 	bl	80015cc <LCD_Clear>
    LCD_Print("Cargando Datos",1);
 800217a:	2101      	movs	r1, #1
 800217c:	4802      	ldr	r0, [pc, #8]	; (8002188 <APP_Show_SystemIntro+0x28>)
 800217e:	f7ff fb1f 	bl	80017c0 <LCD_Print>
    //BSP_Delay(2000);
    //LCD_Clear();
}
 8002182:	bf00      	nop
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	08009300 	.word	0x08009300

0800218c <APP_SoilHumidity>:

void APP_CoverFromTemperature(int estado_cortina, int cortina_manual){
    BSP_CoverFromTemperature(estado_cortina, cortina_manual);
}

uint32_t APP_SoilHumidity(){
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
	int SoilHumidity;
	SoilHumidity = BSP_SoilHumidity();
 8002192:	f7fe fb51 	bl	8000838 <BSP_SoilHumidity>
 8002196:	4603      	mov	r3, r0
 8002198:	607b      	str	r3, [r7, #4]
	return SoilHumidity;
 800219a:	687b      	ldr	r3, [r7, #4]
}
 800219c:	4618      	mov	r0, r3
 800219e:	3708      	adds	r7, #8
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	607b      	str	r3, [r7, #4]
 80021ae:	4b10      	ldr	r3, [pc, #64]	; (80021f0 <HAL_MspInit+0x4c>)
 80021b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b2:	4a0f      	ldr	r2, [pc, #60]	; (80021f0 <HAL_MspInit+0x4c>)
 80021b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021b8:	6453      	str	r3, [r2, #68]	; 0x44
 80021ba:	4b0d      	ldr	r3, [pc, #52]	; (80021f0 <HAL_MspInit+0x4c>)
 80021bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021c2:	607b      	str	r3, [r7, #4]
 80021c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021c6:	2300      	movs	r3, #0
 80021c8:	603b      	str	r3, [r7, #0]
 80021ca:	4b09      	ldr	r3, [pc, #36]	; (80021f0 <HAL_MspInit+0x4c>)
 80021cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ce:	4a08      	ldr	r2, [pc, #32]	; (80021f0 <HAL_MspInit+0x4c>)
 80021d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021d4:	6413      	str	r3, [r2, #64]	; 0x40
 80021d6:	4b06      	ldr	r3, [pc, #24]	; (80021f0 <HAL_MspInit+0x4c>)
 80021d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021de:	603b      	str	r3, [r7, #0]
 80021e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021e2:	bf00      	nop
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	40023800 	.word	0x40023800

080021f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b08a      	sub	sp, #40	; 0x28
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fc:	f107 0314 	add.w	r3, r7, #20
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]
 800220a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a2e      	ldr	r2, [pc, #184]	; (80022cc <HAL_ADC_MspInit+0xd8>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d156      	bne.n	80022c4 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	613b      	str	r3, [r7, #16]
 800221a:	4b2d      	ldr	r3, [pc, #180]	; (80022d0 <HAL_ADC_MspInit+0xdc>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221e:	4a2c      	ldr	r2, [pc, #176]	; (80022d0 <HAL_ADC_MspInit+0xdc>)
 8002220:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002224:	6453      	str	r3, [r2, #68]	; 0x44
 8002226:	4b2a      	ldr	r3, [pc, #168]	; (80022d0 <HAL_ADC_MspInit+0xdc>)
 8002228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800222e:	613b      	str	r3, [r7, #16]
 8002230:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	4b26      	ldr	r3, [pc, #152]	; (80022d0 <HAL_ADC_MspInit+0xdc>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	4a25      	ldr	r2, [pc, #148]	; (80022d0 <HAL_ADC_MspInit+0xdc>)
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	6313      	str	r3, [r2, #48]	; 0x30
 8002242:	4b23      	ldr	r3, [pc, #140]	; (80022d0 <HAL_ADC_MspInit+0xdc>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 800224e:	231a      	movs	r3, #26
 8002250:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002252:	2303      	movs	r3, #3
 8002254:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002256:	2300      	movs	r3, #0
 8002258:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225a:	f107 0314 	add.w	r3, r7, #20
 800225e:	4619      	mov	r1, r3
 8002260:	481c      	ldr	r0, [pc, #112]	; (80022d4 <HAL_ADC_MspInit+0xe0>)
 8002262:	f001 fa33 	bl	80036cc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002266:	4b1c      	ldr	r3, [pc, #112]	; (80022d8 <HAL_ADC_MspInit+0xe4>)
 8002268:	4a1c      	ldr	r2, [pc, #112]	; (80022dc <HAL_ADC_MspInit+0xe8>)
 800226a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800226c:	4b1a      	ldr	r3, [pc, #104]	; (80022d8 <HAL_ADC_MspInit+0xe4>)
 800226e:	2200      	movs	r2, #0
 8002270:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002272:	4b19      	ldr	r3, [pc, #100]	; (80022d8 <HAL_ADC_MspInit+0xe4>)
 8002274:	2200      	movs	r2, #0
 8002276:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002278:	4b17      	ldr	r3, [pc, #92]	; (80022d8 <HAL_ADC_MspInit+0xe4>)
 800227a:	2200      	movs	r2, #0
 800227c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800227e:	4b16      	ldr	r3, [pc, #88]	; (80022d8 <HAL_ADC_MspInit+0xe4>)
 8002280:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002284:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002286:	4b14      	ldr	r3, [pc, #80]	; (80022d8 <HAL_ADC_MspInit+0xe4>)
 8002288:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800228c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800228e:	4b12      	ldr	r3, [pc, #72]	; (80022d8 <HAL_ADC_MspInit+0xe4>)
 8002290:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002294:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002296:	4b10      	ldr	r3, [pc, #64]	; (80022d8 <HAL_ADC_MspInit+0xe4>)
 8002298:	2200      	movs	r2, #0
 800229a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800229c:	4b0e      	ldr	r3, [pc, #56]	; (80022d8 <HAL_ADC_MspInit+0xe4>)
 800229e:	2200      	movs	r2, #0
 80022a0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022a2:	4b0d      	ldr	r3, [pc, #52]	; (80022d8 <HAL_ADC_MspInit+0xe4>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80022a8:	480b      	ldr	r0, [pc, #44]	; (80022d8 <HAL_ADC_MspInit+0xe4>)
 80022aa:	f000 ff25 	bl	80030f8 <HAL_DMA_Init>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 80022b4:	f7fe fe8e 	bl	8000fd4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	4a07      	ldr	r2, [pc, #28]	; (80022d8 <HAL_ADC_MspInit+0xe4>)
 80022bc:	639a      	str	r2, [r3, #56]	; 0x38
 80022be:	4a06      	ldr	r2, [pc, #24]	; (80022d8 <HAL_ADC_MspInit+0xe4>)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80022c4:	bf00      	nop
 80022c6:	3728      	adds	r7, #40	; 0x28
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	40012000 	.word	0x40012000
 80022d0:	40023800 	.word	0x40023800
 80022d4:	40020000 	.word	0x40020000
 80022d8:	20000134 	.word	0x20000134
 80022dc:	40026410 	.word	0x40026410

080022e0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b08a      	sub	sp, #40	; 0x28
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e8:	f107 0314 	add.w	r3, r7, #20
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	605a      	str	r2, [r3, #4]
 80022f2:	609a      	str	r2, [r3, #8]
 80022f4:	60da      	str	r2, [r3, #12]
 80022f6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a19      	ldr	r2, [pc, #100]	; (8002364 <HAL_I2C_MspInit+0x84>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d12c      	bne.n	800235c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002302:	2300      	movs	r3, #0
 8002304:	613b      	str	r3, [r7, #16]
 8002306:	4b18      	ldr	r3, [pc, #96]	; (8002368 <HAL_I2C_MspInit+0x88>)
 8002308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230a:	4a17      	ldr	r2, [pc, #92]	; (8002368 <HAL_I2C_MspInit+0x88>)
 800230c:	f043 0302 	orr.w	r3, r3, #2
 8002310:	6313      	str	r3, [r2, #48]	; 0x30
 8002312:	4b15      	ldr	r3, [pc, #84]	; (8002368 <HAL_I2C_MspInit+0x88>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	613b      	str	r3, [r7, #16]
 800231c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800231e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8002322:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002324:	2312      	movs	r3, #18
 8002326:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002328:	2301      	movs	r3, #1
 800232a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800232c:	2300      	movs	r3, #0
 800232e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002330:	2304      	movs	r3, #4
 8002332:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002334:	f107 0314 	add.w	r3, r7, #20
 8002338:	4619      	mov	r1, r3
 800233a:	480c      	ldr	r0, [pc, #48]	; (800236c <HAL_I2C_MspInit+0x8c>)
 800233c:	f001 f9c6 	bl	80036cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002340:	2300      	movs	r3, #0
 8002342:	60fb      	str	r3, [r7, #12]
 8002344:	4b08      	ldr	r3, [pc, #32]	; (8002368 <HAL_I2C_MspInit+0x88>)
 8002346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002348:	4a07      	ldr	r2, [pc, #28]	; (8002368 <HAL_I2C_MspInit+0x88>)
 800234a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800234e:	6413      	str	r3, [r2, #64]	; 0x40
 8002350:	4b05      	ldr	r3, [pc, #20]	; (8002368 <HAL_I2C_MspInit+0x88>)
 8002352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002354:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800235c:	bf00      	nop
 800235e:	3728      	adds	r7, #40	; 0x28
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	40005400 	.word	0x40005400
 8002368:	40023800 	.word	0x40023800
 800236c:	40020400 	.word	0x40020400

08002370 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a08      	ldr	r2, [pc, #32]	; (80023a0 <HAL_RTC_MspInit+0x30>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d10a      	bne.n	8002398 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002382:	4b08      	ldr	r3, [pc, #32]	; (80023a4 <HAL_RTC_MspInit+0x34>)
 8002384:	2201      	movs	r2, #1
 8002386:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8002388:	2200      	movs	r2, #0
 800238a:	2100      	movs	r1, #0
 800238c:	2029      	movs	r0, #41	; 0x29
 800238e:	f000 fe89 	bl	80030a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002392:	2029      	movs	r0, #41	; 0x29
 8002394:	f000 fea2 	bl	80030dc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002398:	bf00      	nop
 800239a:	3708      	adds	r7, #8
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40002800 	.word	0x40002800
 80023a4:	42470e3c 	.word	0x42470e3c

080023a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023b8:	d10e      	bne.n	80023d8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023ba:	2300      	movs	r3, #0
 80023bc:	60fb      	str	r3, [r7, #12]
 80023be:	4b13      	ldr	r3, [pc, #76]	; (800240c <HAL_TIM_Base_MspInit+0x64>)
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	4a12      	ldr	r2, [pc, #72]	; (800240c <HAL_TIM_Base_MspInit+0x64>)
 80023c4:	f043 0301 	orr.w	r3, r3, #1
 80023c8:	6413      	str	r3, [r2, #64]	; 0x40
 80023ca:	4b10      	ldr	r3, [pc, #64]	; (800240c <HAL_TIM_Base_MspInit+0x64>)
 80023cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	60fb      	str	r3, [r7, #12]
 80023d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80023d6:	e012      	b.n	80023fe <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a0c      	ldr	r2, [pc, #48]	; (8002410 <HAL_TIM_Base_MspInit+0x68>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d10d      	bne.n	80023fe <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	60bb      	str	r3, [r7, #8]
 80023e6:	4b09      	ldr	r3, [pc, #36]	; (800240c <HAL_TIM_Base_MspInit+0x64>)
 80023e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ea:	4a08      	ldr	r2, [pc, #32]	; (800240c <HAL_TIM_Base_MspInit+0x64>)
 80023ec:	f043 0302 	orr.w	r3, r3, #2
 80023f0:	6413      	str	r3, [r2, #64]	; 0x40
 80023f2:	4b06      	ldr	r3, [pc, #24]	; (800240c <HAL_TIM_Base_MspInit+0x64>)
 80023f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f6:	f003 0302 	and.w	r3, r3, #2
 80023fa:	60bb      	str	r3, [r7, #8]
 80023fc:	68bb      	ldr	r3, [r7, #8]
}
 80023fe:	bf00      	nop
 8002400:	3714      	adds	r7, #20
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	40023800 	.word	0x40023800
 8002410:	40000400 	.word	0x40000400

08002414 <HAL_TIM_MspPostInit>:
  /* USER CODE END TIM3_MspDeInit 1 */
  }

}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b088      	sub	sp, #32
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800241c:	f107 030c 	add.w	r3, r7, #12
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	605a      	str	r2, [r3, #4]
 8002426:	609a      	str	r2, [r3, #8]
 8002428:	60da      	str	r2, [r3, #12]
 800242a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002434:	d11d      	bne.n	8002472 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002436:	2300      	movs	r3, #0
 8002438:	60bb      	str	r3, [r7, #8]
 800243a:	4b10      	ldr	r3, [pc, #64]	; (800247c <HAL_TIM_MspPostInit+0x68>)
 800243c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243e:	4a0f      	ldr	r2, [pc, #60]	; (800247c <HAL_TIM_MspPostInit+0x68>)
 8002440:	f043 0301 	orr.w	r3, r3, #1
 8002444:	6313      	str	r3, [r2, #48]	; 0x30
 8002446:	4b0d      	ldr	r3, [pc, #52]	; (800247c <HAL_TIM_MspPostInit+0x68>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	60bb      	str	r3, [r7, #8]
 8002450:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002452:	2320      	movs	r3, #32
 8002454:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002456:	2302      	movs	r3, #2
 8002458:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245a:	2300      	movs	r3, #0
 800245c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245e:	2300      	movs	r3, #0
 8002460:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002462:	2301      	movs	r3, #1
 8002464:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002466:	f107 030c 	add.w	r3, r7, #12
 800246a:	4619      	mov	r1, r3
 800246c:	4804      	ldr	r0, [pc, #16]	; (8002480 <HAL_TIM_MspPostInit+0x6c>)
 800246e:	f001 f92d 	bl	80036cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002472:	bf00      	nop
 8002474:	3720      	adds	r7, #32
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40023800 	.word	0x40023800
 8002480:	40020000 	.word	0x40020000

08002484 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b08c      	sub	sp, #48	; 0x30
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800248c:	2300      	movs	r3, #0
 800248e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002490:	2300      	movs	r3, #0
 8002492:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0);
 8002494:	2200      	movs	r2, #0
 8002496:	6879      	ldr	r1, [r7, #4]
 8002498:	2032      	movs	r0, #50	; 0x32
 800249a:	f000 fe03 	bl	80030a4 <HAL_NVIC_SetPriority>

  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800249e:	2032      	movs	r0, #50	; 0x32
 80024a0:	f000 fe1c 	bl	80030dc <HAL_NVIC_EnableIRQ>
  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 80024a4:	2300      	movs	r3, #0
 80024a6:	60fb      	str	r3, [r7, #12]
 80024a8:	4b1f      	ldr	r3, [pc, #124]	; (8002528 <HAL_InitTick+0xa4>)
 80024aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ac:	4a1e      	ldr	r2, [pc, #120]	; (8002528 <HAL_InitTick+0xa4>)
 80024ae:	f043 0308 	orr.w	r3, r3, #8
 80024b2:	6413      	str	r3, [r2, #64]	; 0x40
 80024b4:	4b1c      	ldr	r3, [pc, #112]	; (8002528 <HAL_InitTick+0xa4>)
 80024b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b8:	f003 0308 	and.w	r3, r3, #8
 80024bc:	60fb      	str	r3, [r7, #12]
 80024be:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80024c0:	f107 0210 	add.w	r2, r7, #16
 80024c4:	f107 0314 	add.w	r3, r7, #20
 80024c8:	4611      	mov	r1, r2
 80024ca:	4618      	mov	r0, r3
 80024cc:	f002 fca8 	bl	8004e20 <HAL_RCC_GetClockConfig>

  /* Compute TIM5 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80024d0:	f002 fc92 	bl	8004df8 <HAL_RCC_GetPCLK1Freq>
 80024d4:	4603      	mov	r3, r0
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80024da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024dc:	4a13      	ldr	r2, [pc, #76]	; (800252c <HAL_InitTick+0xa8>)
 80024de:	fba2 2303 	umull	r2, r3, r2, r3
 80024e2:	0c9b      	lsrs	r3, r3, #18
 80024e4:	3b01      	subs	r3, #1
 80024e6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 80024e8:	4b11      	ldr	r3, [pc, #68]	; (8002530 <HAL_InitTick+0xac>)
 80024ea:	4a12      	ldr	r2, [pc, #72]	; (8002534 <HAL_InitTick+0xb0>)
 80024ec:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000 / 1000) - 1;
 80024ee:	4b10      	ldr	r3, [pc, #64]	; (8002530 <HAL_InitTick+0xac>)
 80024f0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024f4:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80024f6:	4a0e      	ldr	r2, [pc, #56]	; (8002530 <HAL_InitTick+0xac>)
 80024f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024fa:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80024fc:	4b0c      	ldr	r3, [pc, #48]	; (8002530 <HAL_InitTick+0xac>)
 80024fe:	2200      	movs	r2, #0
 8002500:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002502:	4b0b      	ldr	r3, [pc, #44]	; (8002530 <HAL_InitTick+0xac>)
 8002504:	2200      	movs	r2, #0
 8002506:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 8002508:	4809      	ldr	r0, [pc, #36]	; (8002530 <HAL_InitTick+0xac>)
 800250a:	f003 f9a5 	bl	8005858 <HAL_TIM_Base_Init>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d104      	bne.n	800251e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 8002514:	4806      	ldr	r0, [pc, #24]	; (8002530 <HAL_InitTick+0xac>)
 8002516:	f003 f9ee 	bl	80058f6 <HAL_TIM_Base_Start_IT>
 800251a:	4603      	mov	r3, r0
 800251c:	e000      	b.n	8002520 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
}
 8002520:	4618      	mov	r0, r3
 8002522:	3730      	adds	r7, #48	; 0x30
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40023800 	.word	0x40023800
 800252c:	431bde83 	.word	0x431bde83
 8002530:	200006f4 	.word	0x200006f4
 8002534:	40000c00 	.word	0x40000c00

08002538 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800253c:	bf00      	nop
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
	...

08002548 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	LCD_Clear();
 800254c:	f7ff f83e 	bl	80015cc <LCD_Clear>
	LCD_SetCursor(1, 3);
 8002550:	2103      	movs	r1, #3
 8002552:	2001      	movs	r0, #1
 8002554:	f7ff f84e 	bl	80015f4 <LCD_SetCursor>
    LCD_Print("HardFault", 0);
 8002558:	2100      	movs	r1, #0
 800255a:	4802      	ldr	r0, [pc, #8]	; (8002564 <HardFault_Handler+0x1c>)
 800255c:	f7ff f930 	bl	80017c0 <LCD_Print>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002560:	e7fe      	b.n	8002560 <HardFault_Handler+0x18>
 8002562:	bf00      	nop
 8002564:	08009310 	.word	0x08009310

08002568 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800256c:	e7fe      	b.n	800256c <MemManage_Handler+0x4>

0800256e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800256e:	b480      	push	{r7}
 8002570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002572:	e7fe      	b.n	8002572 <BusFault_Handler+0x4>

08002574 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002578:	e7fe      	b.n	8002578 <UsageFault_Handler+0x4>

0800257a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800257a:	b480      	push	{r7}
 800257c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800257e:	bf00      	nop
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800258c:	4802      	ldr	r0, [pc, #8]	; (8002598 <RTC_Alarm_IRQHandler+0x10>)
 800258e:	f003 f897 	bl	80056c0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8002592:	bf00      	nop
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	200001e8 	.word	0x200001e8

0800259c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80025a0:	4802      	ldr	r0, [pc, #8]	; (80025ac <TIM5_IRQHandler+0x10>)
 80025a2:	f003 fa33 	bl	8005a0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80025a6:	bf00      	nop
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	200006f4 	.word	0x200006f4

080025b0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80025b4:	4802      	ldr	r0, [pc, #8]	; (80025c0 <DMA2_Stream0_IRQHandler+0x10>)
 80025b6:	f000 fe4d 	bl	8003254 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80025ba:	bf00      	nop
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	20000134 	.word	0x20000134

080025c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b086      	sub	sp, #24
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025cc:	4a14      	ldr	r2, [pc, #80]	; (8002620 <_sbrk+0x5c>)
 80025ce:	4b15      	ldr	r3, [pc, #84]	; (8002624 <_sbrk+0x60>)
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025d8:	4b13      	ldr	r3, [pc, #76]	; (8002628 <_sbrk+0x64>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d102      	bne.n	80025e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025e0:	4b11      	ldr	r3, [pc, #68]	; (8002628 <_sbrk+0x64>)
 80025e2:	4a12      	ldr	r2, [pc, #72]	; (800262c <_sbrk+0x68>)
 80025e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025e6:	4b10      	ldr	r3, [pc, #64]	; (8002628 <_sbrk+0x64>)
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4413      	add	r3, r2
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d207      	bcs.n	8002604 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025f4:	f006 f882 	bl	80086fc <__errno>
 80025f8:	4603      	mov	r3, r0
 80025fa:	220c      	movs	r2, #12
 80025fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002602:	e009      	b.n	8002618 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002604:	4b08      	ldr	r3, [pc, #32]	; (8002628 <_sbrk+0x64>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800260a:	4b07      	ldr	r3, [pc, #28]	; (8002628 <_sbrk+0x64>)
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4413      	add	r3, r2
 8002612:	4a05      	ldr	r2, [pc, #20]	; (8002628 <_sbrk+0x64>)
 8002614:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002616:	68fb      	ldr	r3, [r7, #12]
}
 8002618:	4618      	mov	r0, r3
 800261a:	3718      	adds	r7, #24
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	20020000 	.word	0x20020000
 8002624:	00000400 	.word	0x00000400
 8002628:	20000734 	.word	0x20000734
 800262c:	20004498 	.word	0x20004498

08002630 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002634:	4b08      	ldr	r3, [pc, #32]	; (8002658 <SystemInit+0x28>)
 8002636:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800263a:	4a07      	ldr	r2, [pc, #28]	; (8002658 <SystemInit+0x28>)
 800263c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002640:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002644:	4b04      	ldr	r3, [pc, #16]	; (8002658 <SystemInit+0x28>)
 8002646:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800264a:	609a      	str	r2, [r3, #8]
#endif
}
 800264c:	bf00      	nop
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	e000ed00 	.word	0xe000ed00

0800265c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800265c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002694 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002660:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002662:	e003      	b.n	800266c <LoopCopyDataInit>

08002664 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002664:	4b0c      	ldr	r3, [pc, #48]	; (8002698 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002666:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002668:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800266a:	3104      	adds	r1, #4

0800266c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800266c:	480b      	ldr	r0, [pc, #44]	; (800269c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800266e:	4b0c      	ldr	r3, [pc, #48]	; (80026a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002670:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002672:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002674:	d3f6      	bcc.n	8002664 <CopyDataInit>
  ldr  r2, =_sbss
 8002676:	4a0b      	ldr	r2, [pc, #44]	; (80026a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002678:	e002      	b.n	8002680 <LoopFillZerobss>

0800267a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800267a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800267c:	f842 3b04 	str.w	r3, [r2], #4

08002680 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002680:	4b09      	ldr	r3, [pc, #36]	; (80026a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002682:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002684:	d3f9      	bcc.n	800267a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002686:	f7ff ffd3 	bl	8002630 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800268a:	f006 f83d 	bl	8008708 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800268e:	f7ff f8ef 	bl	8001870 <main>
  bx  lr    
 8002692:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002694:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002698:	080093a8 	.word	0x080093a8
  ldr  r0, =_sdata
 800269c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80026a0:	2000008c 	.word	0x2000008c
  ldr  r2, =_sbss
 80026a4:	2000008c 	.word	0x2000008c
  ldr  r3, = _ebss
 80026a8:	20004498 	.word	0x20004498

080026ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026ac:	e7fe      	b.n	80026ac <ADC_IRQHandler>
	...

080026b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026b4:	4b0e      	ldr	r3, [pc, #56]	; (80026f0 <HAL_Init+0x40>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a0d      	ldr	r2, [pc, #52]	; (80026f0 <HAL_Init+0x40>)
 80026ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026c0:	4b0b      	ldr	r3, [pc, #44]	; (80026f0 <HAL_Init+0x40>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a0a      	ldr	r2, [pc, #40]	; (80026f0 <HAL_Init+0x40>)
 80026c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026cc:	4b08      	ldr	r3, [pc, #32]	; (80026f0 <HAL_Init+0x40>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a07      	ldr	r2, [pc, #28]	; (80026f0 <HAL_Init+0x40>)
 80026d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026d8:	2003      	movs	r0, #3
 80026da:	f000 fcd8 	bl	800308e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026de:	2000      	movs	r0, #0
 80026e0:	f7ff fed0 	bl	8002484 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026e4:	f7ff fd5e 	bl	80021a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	40023c00 	.word	0x40023c00

080026f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026f8:	4b06      	ldr	r3, [pc, #24]	; (8002714 <HAL_IncTick+0x20>)
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	461a      	mov	r2, r3
 80026fe:	4b06      	ldr	r3, [pc, #24]	; (8002718 <HAL_IncTick+0x24>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4413      	add	r3, r2
 8002704:	4a04      	ldr	r2, [pc, #16]	; (8002718 <HAL_IncTick+0x24>)
 8002706:	6013      	str	r3, [r2, #0]
}
 8002708:	bf00      	nop
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	20000020 	.word	0x20000020
 8002718:	20000738 	.word	0x20000738

0800271c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  return uwTick;
 8002720:	4b03      	ldr	r3, [pc, #12]	; (8002730 <HAL_GetTick+0x14>)
 8002722:	681b      	ldr	r3, [r3, #0]
}
 8002724:	4618      	mov	r0, r3
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	20000738 	.word	0x20000738

08002734 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800273c:	f7ff ffee 	bl	800271c <HAL_GetTick>
 8002740:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800274c:	d005      	beq.n	800275a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800274e:	4b0a      	ldr	r3, [pc, #40]	; (8002778 <HAL_Delay+0x44>)
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	461a      	mov	r2, r3
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4413      	add	r3, r2
 8002758:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800275a:	bf00      	nop
 800275c:	f7ff ffde 	bl	800271c <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	68fa      	ldr	r2, [r7, #12]
 8002768:	429a      	cmp	r2, r3
 800276a:	d8f7      	bhi.n	800275c <HAL_Delay+0x28>
  {
  }
}
 800276c:	bf00      	nop
 800276e:	bf00      	nop
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	20000020 	.word	0x20000020

0800277c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002784:	2300      	movs	r3, #0
 8002786:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d101      	bne.n	8002792 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e033      	b.n	80027fa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002796:	2b00      	cmp	r3, #0
 8002798:	d109      	bne.n	80027ae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f7ff fd2a 	bl	80021f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b2:	f003 0310 	and.w	r3, r3, #16
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d118      	bne.n	80027ec <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027be:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027c2:	f023 0302 	bic.w	r3, r3, #2
 80027c6:	f043 0202 	orr.w	r2, r3, #2
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f000 fab4 	bl	8002d3c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	f023 0303 	bic.w	r3, r3, #3
 80027e2:	f043 0201 	orr.w	r2, r3, #1
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	641a      	str	r2, [r3, #64]	; 0x40
 80027ea:	e001      	b.n	80027f0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80027f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
	...

08002804 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002804:	b480      	push	{r7}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800280c:	2300      	movs	r3, #0
 800280e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002816:	2b01      	cmp	r3, #1
 8002818:	d101      	bne.n	800281e <HAL_ADC_Start+0x1a>
 800281a:	2302      	movs	r3, #2
 800281c:	e08a      	b.n	8002934 <HAL_ADC_Start+0x130>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2201      	movs	r2, #1
 8002822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	2b01      	cmp	r3, #1
 8002832:	d018      	beq.n	8002866 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	689a      	ldr	r2, [r3, #8]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f042 0201 	orr.w	r2, r2, #1
 8002842:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002844:	4b3e      	ldr	r3, [pc, #248]	; (8002940 <HAL_ADC_Start+0x13c>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a3e      	ldr	r2, [pc, #248]	; (8002944 <HAL_ADC_Start+0x140>)
 800284a:	fba2 2303 	umull	r2, r3, r2, r3
 800284e:	0c9a      	lsrs	r2, r3, #18
 8002850:	4613      	mov	r3, r2
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	4413      	add	r3, r2
 8002856:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002858:	e002      	b.n	8002860 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	3b01      	subs	r3, #1
 800285e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1f9      	bne.n	800285a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	f003 0301 	and.w	r3, r3, #1
 8002870:	2b01      	cmp	r3, #1
 8002872:	d15e      	bne.n	8002932 <HAL_ADC_Start+0x12e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002878:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800287c:	f023 0301 	bic.w	r3, r3, #1
 8002880:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002892:	2b00      	cmp	r3, #0
 8002894:	d007      	beq.n	80028a6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800289e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028b2:	d106      	bne.n	80028c2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028b8:	f023 0206 	bic.w	r2, r3, #6
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	645a      	str	r2, [r3, #68]	; 0x44
 80028c0:	e002      	b.n	80028c8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028d0:	4b1d      	ldr	r3, [pc, #116]	; (8002948 <HAL_ADC_Start+0x144>)
 80028d2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80028dc:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f003 031f 	and.w	r3, r3, #31
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d10f      	bne.n	800290a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d11c      	bne.n	8002932 <HAL_ADC_Start+0x12e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689a      	ldr	r2, [r3, #8]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002906:	609a      	str	r2, [r3, #8]
 8002908:	e013      	b.n	8002932 <HAL_ADC_Start+0x12e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a0f      	ldr	r2, [pc, #60]	; (800294c <HAL_ADC_Start+0x148>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d10e      	bne.n	8002932 <HAL_ADC_Start+0x12e>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d107      	bne.n	8002932 <HAL_ADC_Start+0x12e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	689a      	ldr	r2, [r3, #8]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002930:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	3714      	adds	r7, #20
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr
 8002940:	20000018 	.word	0x20000018
 8002944:	431bde83 	.word	0x431bde83
 8002948:	40012300 	.word	0x40012300
 800294c:	40012000 	.word	0x40012000

08002950 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800295e:	2b01      	cmp	r3, #1
 8002960:	d101      	bne.n	8002966 <HAL_ADC_Stop+0x16>
 8002962:	2302      	movs	r3, #2
 8002964:	e021      	b.n	80029aa <HAL_ADC_Stop+0x5a>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f022 0201 	bic.w	r2, r2, #1
 800297c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f003 0301 	and.w	r3, r3, #1
 8002988:	2b00      	cmp	r3, #0
 800298a:	d109      	bne.n	80029a0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002990:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002994:	f023 0301 	bic.w	r3, r3, #1
 8002998:	f043 0201 	orr.w	r2, r3, #1
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80029a8:	2300      	movs	r3, #0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr

080029b6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b084      	sub	sp, #16
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
 80029be:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80029c0:	2300      	movs	r3, #0
 80029c2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029d2:	d113      	bne.n	80029fc <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80029de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029e2:	d10b      	bne.n	80029fc <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e8:	f043 0220 	orr.w	r2, r3, #32
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e05c      	b.n	8002ab6 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80029fc:	f7ff fe8e 	bl	800271c <HAL_GetTick>
 8002a00:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a02:	e01a      	b.n	8002a3a <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a0a:	d016      	beq.n	8002a3a <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d007      	beq.n	8002a22 <HAL_ADC_PollForConversion+0x6c>
 8002a12:	f7ff fe83 	bl	800271c <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d20b      	bcs.n	8002a3a <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a26:	f043 0204 	orr.w	r2, r3, #4
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e03d      	b.n	8002ab6 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0302 	and.w	r3, r3, #2
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d1dd      	bne.n	8002a04 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f06f 0212 	mvn.w	r2, #18
 8002a50:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a56:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d123      	bne.n	8002ab4 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d11f      	bne.n	8002ab4 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a7a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d006      	beq.n	8002a90 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d111      	bne.n	8002ab4 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a94:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d105      	bne.n	8002ab4 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aac:	f043 0201 	orr.w	r2, r3, #1
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3710      	adds	r7, #16
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}

08002abe <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002abe:	b480      	push	{r7}
 8002ac0:	b083      	sub	sp, #12
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d101      	bne.n	8002af4 <HAL_ADC_ConfigChannel+0x1c>
 8002af0:	2302      	movs	r3, #2
 8002af2:	e113      	b.n	8002d1c <HAL_ADC_ConfigChannel+0x244>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2b09      	cmp	r3, #9
 8002b02:	d925      	bls.n	8002b50 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	68d9      	ldr	r1, [r3, #12]
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	461a      	mov	r2, r3
 8002b12:	4613      	mov	r3, r2
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	4413      	add	r3, r2
 8002b18:	3b1e      	subs	r3, #30
 8002b1a:	2207      	movs	r2, #7
 8002b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b20:	43da      	mvns	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	400a      	ands	r2, r1
 8002b28:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	68d9      	ldr	r1, [r3, #12]
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	689a      	ldr	r2, [r3, #8]
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	4403      	add	r3, r0
 8002b42:	3b1e      	subs	r3, #30
 8002b44:	409a      	lsls	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	60da      	str	r2, [r3, #12]
 8002b4e:	e022      	b.n	8002b96 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	6919      	ldr	r1, [r3, #16]
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	4613      	mov	r3, r2
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	4413      	add	r3, r2
 8002b64:	2207      	movs	r2, #7
 8002b66:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6a:	43da      	mvns	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	400a      	ands	r2, r1
 8002b72:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	6919      	ldr	r1, [r3, #16]
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	689a      	ldr	r2, [r3, #8]
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	4618      	mov	r0, r3
 8002b86:	4603      	mov	r3, r0
 8002b88:	005b      	lsls	r3, r3, #1
 8002b8a:	4403      	add	r3, r0
 8002b8c:	409a      	lsls	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	430a      	orrs	r2, r1
 8002b94:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	2b06      	cmp	r3, #6
 8002b9c:	d824      	bhi.n	8002be8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685a      	ldr	r2, [r3, #4]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4413      	add	r3, r2
 8002bae:	3b05      	subs	r3, #5
 8002bb0:	221f      	movs	r2, #31
 8002bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb6:	43da      	mvns	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	400a      	ands	r2, r1
 8002bbe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	4618      	mov	r0, r3
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	4413      	add	r3, r2
 8002bd8:	3b05      	subs	r3, #5
 8002bda:	fa00 f203 	lsl.w	r2, r0, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	430a      	orrs	r2, r1
 8002be4:	635a      	str	r2, [r3, #52]	; 0x34
 8002be6:	e04c      	b.n	8002c82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	2b0c      	cmp	r3, #12
 8002bee:	d824      	bhi.n	8002c3a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685a      	ldr	r2, [r3, #4]
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	4413      	add	r3, r2
 8002c00:	3b23      	subs	r3, #35	; 0x23
 8002c02:	221f      	movs	r2, #31
 8002c04:	fa02 f303 	lsl.w	r3, r2, r3
 8002c08:	43da      	mvns	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	400a      	ands	r2, r1
 8002c10:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	4618      	mov	r0, r3
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685a      	ldr	r2, [r3, #4]
 8002c24:	4613      	mov	r3, r2
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	4413      	add	r3, r2
 8002c2a:	3b23      	subs	r3, #35	; 0x23
 8002c2c:	fa00 f203 	lsl.w	r2, r0, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	430a      	orrs	r2, r1
 8002c36:	631a      	str	r2, [r3, #48]	; 0x30
 8002c38:	e023      	b.n	8002c82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685a      	ldr	r2, [r3, #4]
 8002c44:	4613      	mov	r3, r2
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	4413      	add	r3, r2
 8002c4a:	3b41      	subs	r3, #65	; 0x41
 8002c4c:	221f      	movs	r2, #31
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	43da      	mvns	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	400a      	ands	r2, r1
 8002c5a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	4618      	mov	r0, r3
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	4613      	mov	r3, r2
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	4413      	add	r3, r2
 8002c74:	3b41      	subs	r3, #65	; 0x41
 8002c76:	fa00 f203 	lsl.w	r2, r0, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c82:	4b29      	ldr	r3, [pc, #164]	; (8002d28 <HAL_ADC_ConfigChannel+0x250>)
 8002c84:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a28      	ldr	r2, [pc, #160]	; (8002d2c <HAL_ADC_ConfigChannel+0x254>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d10f      	bne.n	8002cb0 <HAL_ADC_ConfigChannel+0x1d8>
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2b12      	cmp	r3, #18
 8002c96:	d10b      	bne.n	8002cb0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a1d      	ldr	r2, [pc, #116]	; (8002d2c <HAL_ADC_ConfigChannel+0x254>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d12b      	bne.n	8002d12 <HAL_ADC_ConfigChannel+0x23a>
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a1c      	ldr	r2, [pc, #112]	; (8002d30 <HAL_ADC_ConfigChannel+0x258>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d003      	beq.n	8002ccc <HAL_ADC_ConfigChannel+0x1f4>
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2b11      	cmp	r3, #17
 8002cca:	d122      	bne.n	8002d12 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a11      	ldr	r2, [pc, #68]	; (8002d30 <HAL_ADC_ConfigChannel+0x258>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d111      	bne.n	8002d12 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cee:	4b11      	ldr	r3, [pc, #68]	; (8002d34 <HAL_ADC_ConfigChannel+0x25c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a11      	ldr	r2, [pc, #68]	; (8002d38 <HAL_ADC_ConfigChannel+0x260>)
 8002cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf8:	0c9a      	lsrs	r2, r3, #18
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	4413      	add	r3, r2
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002d04:	e002      	b.n	8002d0c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	3b01      	subs	r3, #1
 8002d0a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d1f9      	bne.n	8002d06 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3714      	adds	r7, #20
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr
 8002d28:	40012300 	.word	0x40012300
 8002d2c:	40012000 	.word	0x40012000
 8002d30:	10000012 	.word	0x10000012
 8002d34:	20000018 	.word	0x20000018
 8002d38:	431bde83 	.word	0x431bde83

08002d3c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d44:	4b79      	ldr	r3, [pc, #484]	; (8002f2c <ADC_Init+0x1f0>)
 8002d46:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	685a      	ldr	r2, [r3, #4]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	431a      	orrs	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	6859      	ldr	r1, [r3, #4]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	691b      	ldr	r3, [r3, #16]
 8002d7c:	021a      	lsls	r2, r3, #8
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	430a      	orrs	r2, r1
 8002d84:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	685a      	ldr	r2, [r3, #4]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002d94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	6859      	ldr	r1, [r3, #4]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	689a      	ldr	r2, [r3, #8]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	430a      	orrs	r2, r1
 8002da6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	689a      	ldr	r2, [r3, #8]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002db6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	6899      	ldr	r1, [r3, #8]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	68da      	ldr	r2, [r3, #12]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dce:	4a58      	ldr	r2, [pc, #352]	; (8002f30 <ADC_Init+0x1f4>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d022      	beq.n	8002e1a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	689a      	ldr	r2, [r3, #8]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002de2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	6899      	ldr	r1, [r3, #8]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689a      	ldr	r2, [r3, #8]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002e04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	6899      	ldr	r1, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	430a      	orrs	r2, r1
 8002e16:	609a      	str	r2, [r3, #8]
 8002e18:	e00f      	b.n	8002e3a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	689a      	ldr	r2, [r3, #8]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	689a      	ldr	r2, [r3, #8]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002e38:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	689a      	ldr	r2, [r3, #8]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f022 0202 	bic.w	r2, r2, #2
 8002e48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	6899      	ldr	r1, [r3, #8]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	7e1b      	ldrb	r3, [r3, #24]
 8002e54:	005a      	lsls	r2, r3, #1
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d01b      	beq.n	8002ea0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	685a      	ldr	r2, [r3, #4]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e76:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	685a      	ldr	r2, [r3, #4]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002e86:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	6859      	ldr	r1, [r3, #4]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e92:	3b01      	subs	r3, #1
 8002e94:	035a      	lsls	r2, r3, #13
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	605a      	str	r2, [r3, #4]
 8002e9e:	e007      	b.n	8002eb0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	685a      	ldr	r2, [r3, #4]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002eae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002ebe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	69db      	ldr	r3, [r3, #28]
 8002eca:	3b01      	subs	r3, #1
 8002ecc:	051a      	lsls	r2, r3, #20
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	430a      	orrs	r2, r1
 8002ed4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	689a      	ldr	r2, [r3, #8]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ee4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	6899      	ldr	r1, [r3, #8]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ef2:	025a      	lsls	r2, r3, #9
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	430a      	orrs	r2, r1
 8002efa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689a      	ldr	r2, [r3, #8]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	6899      	ldr	r1, [r3, #8]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	029a      	lsls	r2, r3, #10
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	609a      	str	r2, [r3, #8]
}
 8002f20:	bf00      	nop
 8002f22:	3714      	adds	r7, #20
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr
 8002f2c:	40012300 	.word	0x40012300
 8002f30:	0f000001 	.word	0x0f000001

08002f34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b085      	sub	sp, #20
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f003 0307 	and.w	r3, r3, #7
 8002f42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f44:	4b0c      	ldr	r3, [pc, #48]	; (8002f78 <__NVIC_SetPriorityGrouping+0x44>)
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f4a:	68ba      	ldr	r2, [r7, #8]
 8002f4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f50:	4013      	ands	r3, r2
 8002f52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f66:	4a04      	ldr	r2, [pc, #16]	; (8002f78 <__NVIC_SetPriorityGrouping+0x44>)
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	60d3      	str	r3, [r2, #12]
}
 8002f6c:	bf00      	nop
 8002f6e:	3714      	adds	r7, #20
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr
 8002f78:	e000ed00 	.word	0xe000ed00

08002f7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f80:	4b04      	ldr	r3, [pc, #16]	; (8002f94 <__NVIC_GetPriorityGrouping+0x18>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	0a1b      	lsrs	r3, r3, #8
 8002f86:	f003 0307 	and.w	r3, r3, #7
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr
 8002f94:	e000ed00 	.word	0xe000ed00

08002f98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	db0b      	blt.n	8002fc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002faa:	79fb      	ldrb	r3, [r7, #7]
 8002fac:	f003 021f 	and.w	r2, r3, #31
 8002fb0:	4907      	ldr	r1, [pc, #28]	; (8002fd0 <__NVIC_EnableIRQ+0x38>)
 8002fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb6:	095b      	lsrs	r3, r3, #5
 8002fb8:	2001      	movs	r0, #1
 8002fba:	fa00 f202 	lsl.w	r2, r0, r2
 8002fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fc2:	bf00      	nop
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	e000e100 	.word	0xe000e100

08002fd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	4603      	mov	r3, r0
 8002fdc:	6039      	str	r1, [r7, #0]
 8002fde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	db0a      	blt.n	8002ffe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	b2da      	uxtb	r2, r3
 8002fec:	490c      	ldr	r1, [pc, #48]	; (8003020 <__NVIC_SetPriority+0x4c>)
 8002fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff2:	0112      	lsls	r2, r2, #4
 8002ff4:	b2d2      	uxtb	r2, r2
 8002ff6:	440b      	add	r3, r1
 8002ff8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ffc:	e00a      	b.n	8003014 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	b2da      	uxtb	r2, r3
 8003002:	4908      	ldr	r1, [pc, #32]	; (8003024 <__NVIC_SetPriority+0x50>)
 8003004:	79fb      	ldrb	r3, [r7, #7]
 8003006:	f003 030f 	and.w	r3, r3, #15
 800300a:	3b04      	subs	r3, #4
 800300c:	0112      	lsls	r2, r2, #4
 800300e:	b2d2      	uxtb	r2, r2
 8003010:	440b      	add	r3, r1
 8003012:	761a      	strb	r2, [r3, #24]
}
 8003014:	bf00      	nop
 8003016:	370c      	adds	r7, #12
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr
 8003020:	e000e100 	.word	0xe000e100
 8003024:	e000ed00 	.word	0xe000ed00

08003028 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003028:	b480      	push	{r7}
 800302a:	b089      	sub	sp, #36	; 0x24
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f003 0307 	and.w	r3, r3, #7
 800303a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	f1c3 0307 	rsb	r3, r3, #7
 8003042:	2b04      	cmp	r3, #4
 8003044:	bf28      	it	cs
 8003046:	2304      	movcs	r3, #4
 8003048:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	3304      	adds	r3, #4
 800304e:	2b06      	cmp	r3, #6
 8003050:	d902      	bls.n	8003058 <NVIC_EncodePriority+0x30>
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	3b03      	subs	r3, #3
 8003056:	e000      	b.n	800305a <NVIC_EncodePriority+0x32>
 8003058:	2300      	movs	r3, #0
 800305a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800305c:	f04f 32ff 	mov.w	r2, #4294967295
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	fa02 f303 	lsl.w	r3, r2, r3
 8003066:	43da      	mvns	r2, r3
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	401a      	ands	r2, r3
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003070:	f04f 31ff 	mov.w	r1, #4294967295
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	fa01 f303 	lsl.w	r3, r1, r3
 800307a:	43d9      	mvns	r1, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003080:	4313      	orrs	r3, r2
         );
}
 8003082:	4618      	mov	r0, r3
 8003084:	3724      	adds	r7, #36	; 0x24
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr

0800308e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b082      	sub	sp, #8
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f7ff ff4c 	bl	8002f34 <__NVIC_SetPriorityGrouping>
}
 800309c:	bf00      	nop
 800309e:	3708      	adds	r7, #8
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b086      	sub	sp, #24
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	4603      	mov	r3, r0
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	607a      	str	r2, [r7, #4]
 80030b0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030b2:	2300      	movs	r3, #0
 80030b4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030b6:	f7ff ff61 	bl	8002f7c <__NVIC_GetPriorityGrouping>
 80030ba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	68b9      	ldr	r1, [r7, #8]
 80030c0:	6978      	ldr	r0, [r7, #20]
 80030c2:	f7ff ffb1 	bl	8003028 <NVIC_EncodePriority>
 80030c6:	4602      	mov	r2, r0
 80030c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030cc:	4611      	mov	r1, r2
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff ff80 	bl	8002fd4 <__NVIC_SetPriority>
}
 80030d4:	bf00      	nop
 80030d6:	3718      	adds	r7, #24
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	4603      	mov	r3, r0
 80030e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff ff54 	bl	8002f98 <__NVIC_EnableIRQ>
}
 80030f0:	bf00      	nop
 80030f2:	3708      	adds	r7, #8
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b086      	sub	sp, #24
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003100:	2300      	movs	r3, #0
 8003102:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003104:	f7ff fb0a 	bl	800271c <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d101      	bne.n	8003114 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e099      	b.n	8003248 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2202      	movs	r2, #2
 8003120:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f022 0201 	bic.w	r2, r2, #1
 8003132:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003134:	e00f      	b.n	8003156 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003136:	f7ff faf1 	bl	800271c <HAL_GetTick>
 800313a:	4602      	mov	r2, r0
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	2b05      	cmp	r3, #5
 8003142:	d908      	bls.n	8003156 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2220      	movs	r2, #32
 8003148:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2203      	movs	r2, #3
 800314e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e078      	b.n	8003248 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0301 	and.w	r3, r3, #1
 8003160:	2b00      	cmp	r3, #0
 8003162:	d1e8      	bne.n	8003136 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800316c:	697a      	ldr	r2, [r7, #20]
 800316e:	4b38      	ldr	r3, [pc, #224]	; (8003250 <HAL_DMA_Init+0x158>)
 8003170:	4013      	ands	r3, r2
 8003172:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685a      	ldr	r2, [r3, #4]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003182:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	691b      	ldr	r3, [r3, #16]
 8003188:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800318e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	699b      	ldr	r3, [r3, #24]
 8003194:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800319a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6a1b      	ldr	r3, [r3, #32]
 80031a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ac:	2b04      	cmp	r3, #4
 80031ae:	d107      	bne.n	80031c0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b8:	4313      	orrs	r3, r2
 80031ba:	697a      	ldr	r2, [r7, #20]
 80031bc:	4313      	orrs	r3, r2
 80031be:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	697a      	ldr	r2, [r7, #20]
 80031c6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	695b      	ldr	r3, [r3, #20]
 80031ce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	f023 0307 	bic.w	r3, r3, #7
 80031d6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	4313      	orrs	r3, r2
 80031e0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e6:	2b04      	cmp	r3, #4
 80031e8:	d117      	bne.n	800321a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ee:	697a      	ldr	r2, [r7, #20]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d00e      	beq.n	800321a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f000 f9e9 	bl	80035d4 <DMA_CheckFifoParam>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d008      	beq.n	800321a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2240      	movs	r2, #64	; 0x40
 800320c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2201      	movs	r2, #1
 8003212:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003216:	2301      	movs	r3, #1
 8003218:	e016      	b.n	8003248 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	697a      	ldr	r2, [r7, #20]
 8003220:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 f9a0 	bl	8003568 <DMA_CalcBaseAndBitshift>
 8003228:	4603      	mov	r3, r0
 800322a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003230:	223f      	movs	r2, #63	; 0x3f
 8003232:	409a      	lsls	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003246:	2300      	movs	r3, #0
}
 8003248:	4618      	mov	r0, r3
 800324a:	3718      	adds	r7, #24
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	f010803f 	.word	0xf010803f

08003254 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800325c:	2300      	movs	r3, #0
 800325e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003260:	4b8e      	ldr	r3, [pc, #568]	; (800349c <HAL_DMA_IRQHandler+0x248>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a8e      	ldr	r2, [pc, #568]	; (80034a0 <HAL_DMA_IRQHandler+0x24c>)
 8003266:	fba2 2303 	umull	r2, r3, r2, r3
 800326a:	0a9b      	lsrs	r3, r3, #10
 800326c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003272:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800327e:	2208      	movs	r2, #8
 8003280:	409a      	lsls	r2, r3
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	4013      	ands	r3, r2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d01a      	beq.n	80032c0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0304 	and.w	r3, r3, #4
 8003294:	2b00      	cmp	r3, #0
 8003296:	d013      	beq.n	80032c0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f022 0204 	bic.w	r2, r2, #4
 80032a6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ac:	2208      	movs	r2, #8
 80032ae:	409a      	lsls	r2, r3
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032b8:	f043 0201 	orr.w	r2, r3, #1
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c4:	2201      	movs	r2, #1
 80032c6:	409a      	lsls	r2, r3
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	4013      	ands	r3, r2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d012      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	695b      	ldr	r3, [r3, #20]
 80032d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00b      	beq.n	80032f6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032e2:	2201      	movs	r2, #1
 80032e4:	409a      	lsls	r2, r3
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ee:	f043 0202 	orr.w	r2, r3, #2
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032fa:	2204      	movs	r2, #4
 80032fc:	409a      	lsls	r2, r3
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	4013      	ands	r3, r2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d012      	beq.n	800332c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0302 	and.w	r3, r3, #2
 8003310:	2b00      	cmp	r3, #0
 8003312:	d00b      	beq.n	800332c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003318:	2204      	movs	r2, #4
 800331a:	409a      	lsls	r2, r3
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003324:	f043 0204 	orr.w	r2, r3, #4
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003330:	2210      	movs	r2, #16
 8003332:	409a      	lsls	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	4013      	ands	r3, r2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d043      	beq.n	80033c4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	2b00      	cmp	r3, #0
 8003348:	d03c      	beq.n	80033c4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800334e:	2210      	movs	r2, #16
 8003350:	409a      	lsls	r2, r3
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d018      	beq.n	8003396 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d108      	bne.n	8003384 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003376:	2b00      	cmp	r3, #0
 8003378:	d024      	beq.n	80033c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	4798      	blx	r3
 8003382:	e01f      	b.n	80033c4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003388:	2b00      	cmp	r3, #0
 800338a:	d01b      	beq.n	80033c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	4798      	blx	r3
 8003394:	e016      	b.n	80033c4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d107      	bne.n	80033b4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f022 0208 	bic.w	r2, r2, #8
 80033b2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d003      	beq.n	80033c4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033c8:	2220      	movs	r2, #32
 80033ca:	409a      	lsls	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	4013      	ands	r3, r2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f000 808f 	beq.w	80034f4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0310 	and.w	r3, r3, #16
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	f000 8087 	beq.w	80034f4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033ea:	2220      	movs	r2, #32
 80033ec:	409a      	lsls	r2, r3
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b05      	cmp	r3, #5
 80033fc:	d136      	bne.n	800346c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 0216 	bic.w	r2, r2, #22
 800340c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	695a      	ldr	r2, [r3, #20]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800341c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003422:	2b00      	cmp	r3, #0
 8003424:	d103      	bne.n	800342e <HAL_DMA_IRQHandler+0x1da>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800342a:	2b00      	cmp	r3, #0
 800342c:	d007      	beq.n	800343e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 0208 	bic.w	r2, r2, #8
 800343c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003442:	223f      	movs	r2, #63	; 0x3f
 8003444:	409a      	lsls	r2, r3
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2201      	movs	r2, #1
 8003456:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800345e:	2b00      	cmp	r3, #0
 8003460:	d07e      	beq.n	8003560 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	4798      	blx	r3
        }
        return;
 800346a:	e079      	b.n	8003560 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d01d      	beq.n	80034b6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d10d      	bne.n	80034a4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800348c:	2b00      	cmp	r3, #0
 800348e:	d031      	beq.n	80034f4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	4798      	blx	r3
 8003498:	e02c      	b.n	80034f4 <HAL_DMA_IRQHandler+0x2a0>
 800349a:	bf00      	nop
 800349c:	20000018 	.word	0x20000018
 80034a0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d023      	beq.n	80034f4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	4798      	blx	r3
 80034b4:	e01e      	b.n	80034f4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d10f      	bne.n	80034e4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f022 0210 	bic.w	r2, r2, #16
 80034d2:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2201      	movs	r2, #1
 80034e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d003      	beq.n	80034f4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d032      	beq.n	8003562 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003500:	f003 0301 	and.w	r3, r3, #1
 8003504:	2b00      	cmp	r3, #0
 8003506:	d022      	beq.n	800354e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2205      	movs	r2, #5
 800350c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f022 0201 	bic.w	r2, r2, #1
 800351e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	3301      	adds	r3, #1
 8003524:	60bb      	str	r3, [r7, #8]
 8003526:	697a      	ldr	r2, [r7, #20]
 8003528:	429a      	cmp	r2, r3
 800352a:	d307      	bcc.n	800353c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b00      	cmp	r3, #0
 8003538:	d1f2      	bne.n	8003520 <HAL_DMA_IRQHandler+0x2cc>
 800353a:	e000      	b.n	800353e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800353c:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2201      	movs	r2, #1
 800354a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003552:	2b00      	cmp	r3, #0
 8003554:	d005      	beq.n	8003562 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	4798      	blx	r3
 800355e:	e000      	b.n	8003562 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003560:	bf00      	nop
    }
  }
}
 8003562:	3718      	adds	r7, #24
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003568:	b480      	push	{r7}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	b2db      	uxtb	r3, r3
 8003576:	3b10      	subs	r3, #16
 8003578:	4a14      	ldr	r2, [pc, #80]	; (80035cc <DMA_CalcBaseAndBitshift+0x64>)
 800357a:	fba2 2303 	umull	r2, r3, r2, r3
 800357e:	091b      	lsrs	r3, r3, #4
 8003580:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003582:	4a13      	ldr	r2, [pc, #76]	; (80035d0 <DMA_CalcBaseAndBitshift+0x68>)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	4413      	add	r3, r2
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	461a      	mov	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2b03      	cmp	r3, #3
 8003594:	d909      	bls.n	80035aa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800359e:	f023 0303 	bic.w	r3, r3, #3
 80035a2:	1d1a      	adds	r2, r3, #4
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	659a      	str	r2, [r3, #88]	; 0x58
 80035a8:	e007      	b.n	80035ba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80035b2:	f023 0303 	bic.w	r3, r3, #3
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3714      	adds	r7, #20
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	aaaaaaab 	.word	0xaaaaaaab
 80035d0:	0800935c 	.word	0x0800935c

080035d4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b085      	sub	sp, #20
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035dc:	2300      	movs	r3, #0
 80035de:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	699b      	ldr	r3, [r3, #24]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d11f      	bne.n	800362e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	2b03      	cmp	r3, #3
 80035f2:	d856      	bhi.n	80036a2 <DMA_CheckFifoParam+0xce>
 80035f4:	a201      	add	r2, pc, #4	; (adr r2, 80035fc <DMA_CheckFifoParam+0x28>)
 80035f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035fa:	bf00      	nop
 80035fc:	0800360d 	.word	0x0800360d
 8003600:	0800361f 	.word	0x0800361f
 8003604:	0800360d 	.word	0x0800360d
 8003608:	080036a3 	.word	0x080036a3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003610:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d046      	beq.n	80036a6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800361c:	e043      	b.n	80036a6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003622:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003626:	d140      	bne.n	80036aa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800362c:	e03d      	b.n	80036aa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	699b      	ldr	r3, [r3, #24]
 8003632:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003636:	d121      	bne.n	800367c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	2b03      	cmp	r3, #3
 800363c:	d837      	bhi.n	80036ae <DMA_CheckFifoParam+0xda>
 800363e:	a201      	add	r2, pc, #4	; (adr r2, 8003644 <DMA_CheckFifoParam+0x70>)
 8003640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003644:	08003655 	.word	0x08003655
 8003648:	0800365b 	.word	0x0800365b
 800364c:	08003655 	.word	0x08003655
 8003650:	0800366d 	.word	0x0800366d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	73fb      	strb	r3, [r7, #15]
      break;
 8003658:	e030      	b.n	80036bc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d025      	beq.n	80036b2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800366a:	e022      	b.n	80036b2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003670:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003674:	d11f      	bne.n	80036b6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800367a:	e01c      	b.n	80036b6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	2b02      	cmp	r3, #2
 8003680:	d903      	bls.n	800368a <DMA_CheckFifoParam+0xb6>
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	2b03      	cmp	r3, #3
 8003686:	d003      	beq.n	8003690 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003688:	e018      	b.n	80036bc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	73fb      	strb	r3, [r7, #15]
      break;
 800368e:	e015      	b.n	80036bc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003694:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d00e      	beq.n	80036ba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	73fb      	strb	r3, [r7, #15]
      break;
 80036a0:	e00b      	b.n	80036ba <DMA_CheckFifoParam+0xe6>
      break;
 80036a2:	bf00      	nop
 80036a4:	e00a      	b.n	80036bc <DMA_CheckFifoParam+0xe8>
      break;
 80036a6:	bf00      	nop
 80036a8:	e008      	b.n	80036bc <DMA_CheckFifoParam+0xe8>
      break;
 80036aa:	bf00      	nop
 80036ac:	e006      	b.n	80036bc <DMA_CheckFifoParam+0xe8>
      break;
 80036ae:	bf00      	nop
 80036b0:	e004      	b.n	80036bc <DMA_CheckFifoParam+0xe8>
      break;
 80036b2:	bf00      	nop
 80036b4:	e002      	b.n	80036bc <DMA_CheckFifoParam+0xe8>
      break;   
 80036b6:	bf00      	nop
 80036b8:	e000      	b.n	80036bc <DMA_CheckFifoParam+0xe8>
      break;
 80036ba:	bf00      	nop
    }
  } 
  
  return status; 
 80036bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3714      	adds	r7, #20
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop

080036cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b089      	sub	sp, #36	; 0x24
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80036d6:	2300      	movs	r3, #0
 80036d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80036da:	2300      	movs	r3, #0
 80036dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80036de:	2300      	movs	r3, #0
 80036e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036e2:	2300      	movs	r3, #0
 80036e4:	61fb      	str	r3, [r7, #28]
 80036e6:	e159      	b.n	800399c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80036e8:	2201      	movs	r2, #1
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	fa02 f303 	lsl.w	r3, r2, r3
 80036f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	697a      	ldr	r2, [r7, #20]
 80036f8:	4013      	ands	r3, r2
 80036fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036fc:	693a      	ldr	r2, [r7, #16]
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	429a      	cmp	r2, r3
 8003702:	f040 8148 	bne.w	8003996 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d00b      	beq.n	8003726 <HAL_GPIO_Init+0x5a>
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	2b02      	cmp	r3, #2
 8003714:	d007      	beq.n	8003726 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800371a:	2b11      	cmp	r3, #17
 800371c:	d003      	beq.n	8003726 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	2b12      	cmp	r3, #18
 8003724:	d130      	bne.n	8003788 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	005b      	lsls	r3, r3, #1
 8003730:	2203      	movs	r2, #3
 8003732:	fa02 f303 	lsl.w	r3, r2, r3
 8003736:	43db      	mvns	r3, r3
 8003738:	69ba      	ldr	r2, [r7, #24]
 800373a:	4013      	ands	r3, r2
 800373c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	68da      	ldr	r2, [r3, #12]
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	fa02 f303 	lsl.w	r3, r2, r3
 800374a:	69ba      	ldr	r2, [r7, #24]
 800374c:	4313      	orrs	r3, r2
 800374e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	69ba      	ldr	r2, [r7, #24]
 8003754:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800375c:	2201      	movs	r2, #1
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	fa02 f303 	lsl.w	r3, r2, r3
 8003764:	43db      	mvns	r3, r3
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	4013      	ands	r3, r2
 800376a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	091b      	lsrs	r3, r3, #4
 8003772:	f003 0201 	and.w	r2, r3, #1
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	fa02 f303 	lsl.w	r3, r2, r3
 800377c:	69ba      	ldr	r2, [r7, #24]
 800377e:	4313      	orrs	r3, r2
 8003780:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	2203      	movs	r2, #3
 8003794:	fa02 f303 	lsl.w	r3, r2, r3
 8003798:	43db      	mvns	r3, r3
 800379a:	69ba      	ldr	r2, [r7, #24]
 800379c:	4013      	ands	r3, r2
 800379e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	689a      	ldr	r2, [r3, #8]
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	005b      	lsls	r3, r3, #1
 80037a8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ac:	69ba      	ldr	r2, [r7, #24]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d003      	beq.n	80037c8 <HAL_GPIO_Init+0xfc>
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	2b12      	cmp	r3, #18
 80037c6:	d123      	bne.n	8003810 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	08da      	lsrs	r2, r3, #3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	3208      	adds	r2, #8
 80037d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	f003 0307 	and.w	r3, r3, #7
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	220f      	movs	r2, #15
 80037e0:	fa02 f303 	lsl.w	r3, r2, r3
 80037e4:	43db      	mvns	r3, r3
 80037e6:	69ba      	ldr	r2, [r7, #24]
 80037e8:	4013      	ands	r3, r2
 80037ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	691a      	ldr	r2, [r3, #16]
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	f003 0307 	and.w	r3, r3, #7
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	4313      	orrs	r3, r2
 8003800:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	08da      	lsrs	r2, r3, #3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	3208      	adds	r2, #8
 800380a:	69b9      	ldr	r1, [r7, #24]
 800380c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	005b      	lsls	r3, r3, #1
 800381a:	2203      	movs	r2, #3
 800381c:	fa02 f303 	lsl.w	r3, r2, r3
 8003820:	43db      	mvns	r3, r3
 8003822:	69ba      	ldr	r2, [r7, #24]
 8003824:	4013      	ands	r3, r2
 8003826:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f003 0203 	and.w	r2, r3, #3
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	005b      	lsls	r3, r3, #1
 8003834:	fa02 f303 	lsl.w	r3, r2, r3
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	4313      	orrs	r3, r2
 800383c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	69ba      	ldr	r2, [r7, #24]
 8003842:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800384c:	2b00      	cmp	r3, #0
 800384e:	f000 80a2 	beq.w	8003996 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003852:	2300      	movs	r3, #0
 8003854:	60fb      	str	r3, [r7, #12]
 8003856:	4b57      	ldr	r3, [pc, #348]	; (80039b4 <HAL_GPIO_Init+0x2e8>)
 8003858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385a:	4a56      	ldr	r2, [pc, #344]	; (80039b4 <HAL_GPIO_Init+0x2e8>)
 800385c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003860:	6453      	str	r3, [r2, #68]	; 0x44
 8003862:	4b54      	ldr	r3, [pc, #336]	; (80039b4 <HAL_GPIO_Init+0x2e8>)
 8003864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003866:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800386a:	60fb      	str	r3, [r7, #12]
 800386c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800386e:	4a52      	ldr	r2, [pc, #328]	; (80039b8 <HAL_GPIO_Init+0x2ec>)
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	089b      	lsrs	r3, r3, #2
 8003874:	3302      	adds	r3, #2
 8003876:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800387a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	f003 0303 	and.w	r3, r3, #3
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	220f      	movs	r2, #15
 8003886:	fa02 f303 	lsl.w	r3, r2, r3
 800388a:	43db      	mvns	r3, r3
 800388c:	69ba      	ldr	r2, [r7, #24]
 800388e:	4013      	ands	r3, r2
 8003890:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a49      	ldr	r2, [pc, #292]	; (80039bc <HAL_GPIO_Init+0x2f0>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d019      	beq.n	80038ce <HAL_GPIO_Init+0x202>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a48      	ldr	r2, [pc, #288]	; (80039c0 <HAL_GPIO_Init+0x2f4>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d013      	beq.n	80038ca <HAL_GPIO_Init+0x1fe>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a47      	ldr	r2, [pc, #284]	; (80039c4 <HAL_GPIO_Init+0x2f8>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d00d      	beq.n	80038c6 <HAL_GPIO_Init+0x1fa>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a46      	ldr	r2, [pc, #280]	; (80039c8 <HAL_GPIO_Init+0x2fc>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d007      	beq.n	80038c2 <HAL_GPIO_Init+0x1f6>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a45      	ldr	r2, [pc, #276]	; (80039cc <HAL_GPIO_Init+0x300>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d101      	bne.n	80038be <HAL_GPIO_Init+0x1f2>
 80038ba:	2304      	movs	r3, #4
 80038bc:	e008      	b.n	80038d0 <HAL_GPIO_Init+0x204>
 80038be:	2307      	movs	r3, #7
 80038c0:	e006      	b.n	80038d0 <HAL_GPIO_Init+0x204>
 80038c2:	2303      	movs	r3, #3
 80038c4:	e004      	b.n	80038d0 <HAL_GPIO_Init+0x204>
 80038c6:	2302      	movs	r3, #2
 80038c8:	e002      	b.n	80038d0 <HAL_GPIO_Init+0x204>
 80038ca:	2301      	movs	r3, #1
 80038cc:	e000      	b.n	80038d0 <HAL_GPIO_Init+0x204>
 80038ce:	2300      	movs	r3, #0
 80038d0:	69fa      	ldr	r2, [r7, #28]
 80038d2:	f002 0203 	and.w	r2, r2, #3
 80038d6:	0092      	lsls	r2, r2, #2
 80038d8:	4093      	lsls	r3, r2
 80038da:	69ba      	ldr	r2, [r7, #24]
 80038dc:	4313      	orrs	r3, r2
 80038de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038e0:	4935      	ldr	r1, [pc, #212]	; (80039b8 <HAL_GPIO_Init+0x2ec>)
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	089b      	lsrs	r3, r3, #2
 80038e6:	3302      	adds	r3, #2
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038ee:	4b38      	ldr	r3, [pc, #224]	; (80039d0 <HAL_GPIO_Init+0x304>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	43db      	mvns	r3, r3
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	4013      	ands	r3, r2
 80038fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d003      	beq.n	8003912 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800390a:	69ba      	ldr	r2, [r7, #24]
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	4313      	orrs	r3, r2
 8003910:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003912:	4a2f      	ldr	r2, [pc, #188]	; (80039d0 <HAL_GPIO_Init+0x304>)
 8003914:	69bb      	ldr	r3, [r7, #24]
 8003916:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003918:	4b2d      	ldr	r3, [pc, #180]	; (80039d0 <HAL_GPIO_Init+0x304>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	43db      	mvns	r3, r3
 8003922:	69ba      	ldr	r2, [r7, #24]
 8003924:	4013      	ands	r3, r2
 8003926:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d003      	beq.n	800393c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	4313      	orrs	r3, r2
 800393a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800393c:	4a24      	ldr	r2, [pc, #144]	; (80039d0 <HAL_GPIO_Init+0x304>)
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003942:	4b23      	ldr	r3, [pc, #140]	; (80039d0 <HAL_GPIO_Init+0x304>)
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	43db      	mvns	r3, r3
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	4013      	ands	r3, r2
 8003950:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d003      	beq.n	8003966 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800395e:	69ba      	ldr	r2, [r7, #24]
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	4313      	orrs	r3, r2
 8003964:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003966:	4a1a      	ldr	r2, [pc, #104]	; (80039d0 <HAL_GPIO_Init+0x304>)
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800396c:	4b18      	ldr	r3, [pc, #96]	; (80039d0 <HAL_GPIO_Init+0x304>)
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	43db      	mvns	r3, r3
 8003976:	69ba      	ldr	r2, [r7, #24]
 8003978:	4013      	ands	r3, r2
 800397a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d003      	beq.n	8003990 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003988:	69ba      	ldr	r2, [r7, #24]
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	4313      	orrs	r3, r2
 800398e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003990:	4a0f      	ldr	r2, [pc, #60]	; (80039d0 <HAL_GPIO_Init+0x304>)
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	3301      	adds	r3, #1
 800399a:	61fb      	str	r3, [r7, #28]
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	2b0f      	cmp	r3, #15
 80039a0:	f67f aea2 	bls.w	80036e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80039a4:	bf00      	nop
 80039a6:	bf00      	nop
 80039a8:	3724      	adds	r7, #36	; 0x24
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	40023800 	.word	0x40023800
 80039b8:	40013800 	.word	0x40013800
 80039bc:	40020000 	.word	0x40020000
 80039c0:	40020400 	.word	0x40020400
 80039c4:	40020800 	.word	0x40020800
 80039c8:	40020c00 	.word	0x40020c00
 80039cc:	40021000 	.word	0x40021000
 80039d0:	40013c00 	.word	0x40013c00

080039d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b085      	sub	sp, #20
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	460b      	mov	r3, r1
 80039de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	691a      	ldr	r2, [r3, #16]
 80039e4:	887b      	ldrh	r3, [r7, #2]
 80039e6:	4013      	ands	r3, r2
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039ec:	2301      	movs	r3, #1
 80039ee:	73fb      	strb	r3, [r7, #15]
 80039f0:	e001      	b.n	80039f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039f2:	2300      	movs	r3, #0
 80039f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3714      	adds	r7, #20
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	807b      	strh	r3, [r7, #2]
 8003a10:	4613      	mov	r3, r2
 8003a12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a14:	787b      	ldrb	r3, [r7, #1]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d003      	beq.n	8003a22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a1a:	887a      	ldrh	r2, [r7, #2]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a20:	e003      	b.n	8003a2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a22:	887b      	ldrh	r3, [r7, #2]
 8003a24:	041a      	lsls	r2, r3, #16
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	619a      	str	r2, [r3, #24]
}
 8003a2a:	bf00      	nop
 8003a2c:	370c      	adds	r7, #12
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr
	...

08003a38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e12b      	b.n	8003ca2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d106      	bne.n	8003a64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f7fe fc3e 	bl	80022e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2224      	movs	r2, #36	; 0x24
 8003a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f022 0201 	bic.w	r2, r2, #1
 8003a7a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a8a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a9a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003a9c:	f001 f9ac 	bl	8004df8 <HAL_RCC_GetPCLK1Freq>
 8003aa0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	4a81      	ldr	r2, [pc, #516]	; (8003cac <HAL_I2C_Init+0x274>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d807      	bhi.n	8003abc <HAL_I2C_Init+0x84>
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	4a80      	ldr	r2, [pc, #512]	; (8003cb0 <HAL_I2C_Init+0x278>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	bf94      	ite	ls
 8003ab4:	2301      	movls	r3, #1
 8003ab6:	2300      	movhi	r3, #0
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	e006      	b.n	8003aca <HAL_I2C_Init+0x92>
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	4a7d      	ldr	r2, [pc, #500]	; (8003cb4 <HAL_I2C_Init+0x27c>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	bf94      	ite	ls
 8003ac4:	2301      	movls	r3, #1
 8003ac6:	2300      	movhi	r3, #0
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e0e7      	b.n	8003ca2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	4a78      	ldr	r2, [pc, #480]	; (8003cb8 <HAL_I2C_Init+0x280>)
 8003ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8003ada:	0c9b      	lsrs	r3, r3, #18
 8003adc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68ba      	ldr	r2, [r7, #8]
 8003aee:	430a      	orrs	r2, r1
 8003af0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	6a1b      	ldr	r3, [r3, #32]
 8003af8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	4a6a      	ldr	r2, [pc, #424]	; (8003cac <HAL_I2C_Init+0x274>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d802      	bhi.n	8003b0c <HAL_I2C_Init+0xd4>
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	3301      	adds	r3, #1
 8003b0a:	e009      	b.n	8003b20 <HAL_I2C_Init+0xe8>
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003b12:	fb02 f303 	mul.w	r3, r2, r3
 8003b16:	4a69      	ldr	r2, [pc, #420]	; (8003cbc <HAL_I2C_Init+0x284>)
 8003b18:	fba2 2303 	umull	r2, r3, r2, r3
 8003b1c:	099b      	lsrs	r3, r3, #6
 8003b1e:	3301      	adds	r3, #1
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	6812      	ldr	r2, [r2, #0]
 8003b24:	430b      	orrs	r3, r1
 8003b26:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	69db      	ldr	r3, [r3, #28]
 8003b2e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003b32:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	495c      	ldr	r1, [pc, #368]	; (8003cac <HAL_I2C_Init+0x274>)
 8003b3c:	428b      	cmp	r3, r1
 8003b3e:	d819      	bhi.n	8003b74 <HAL_I2C_Init+0x13c>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	1e59      	subs	r1, r3, #1
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	005b      	lsls	r3, r3, #1
 8003b4a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b4e:	1c59      	adds	r1, r3, #1
 8003b50:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003b54:	400b      	ands	r3, r1
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00a      	beq.n	8003b70 <HAL_I2C_Init+0x138>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	1e59      	subs	r1, r3, #1
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	005b      	lsls	r3, r3, #1
 8003b64:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b68:	3301      	adds	r3, #1
 8003b6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b6e:	e051      	b.n	8003c14 <HAL_I2C_Init+0x1dc>
 8003b70:	2304      	movs	r3, #4
 8003b72:	e04f      	b.n	8003c14 <HAL_I2C_Init+0x1dc>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d111      	bne.n	8003ba0 <HAL_I2C_Init+0x168>
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	1e58      	subs	r0, r3, #1
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6859      	ldr	r1, [r3, #4]
 8003b84:	460b      	mov	r3, r1
 8003b86:	005b      	lsls	r3, r3, #1
 8003b88:	440b      	add	r3, r1
 8003b8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b8e:	3301      	adds	r3, #1
 8003b90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	bf0c      	ite	eq
 8003b98:	2301      	moveq	r3, #1
 8003b9a:	2300      	movne	r3, #0
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	e012      	b.n	8003bc6 <HAL_I2C_Init+0x18e>
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	1e58      	subs	r0, r3, #1
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6859      	ldr	r1, [r3, #4]
 8003ba8:	460b      	mov	r3, r1
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	440b      	add	r3, r1
 8003bae:	0099      	lsls	r1, r3, #2
 8003bb0:	440b      	add	r3, r1
 8003bb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bb6:	3301      	adds	r3, #1
 8003bb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	bf0c      	ite	eq
 8003bc0:	2301      	moveq	r3, #1
 8003bc2:	2300      	movne	r3, #0
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d001      	beq.n	8003bce <HAL_I2C_Init+0x196>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e022      	b.n	8003c14 <HAL_I2C_Init+0x1dc>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10e      	bne.n	8003bf4 <HAL_I2C_Init+0x1bc>
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	1e58      	subs	r0, r3, #1
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6859      	ldr	r1, [r3, #4]
 8003bde:	460b      	mov	r3, r1
 8003be0:	005b      	lsls	r3, r3, #1
 8003be2:	440b      	add	r3, r1
 8003be4:	fbb0 f3f3 	udiv	r3, r0, r3
 8003be8:	3301      	adds	r3, #1
 8003bea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003bf2:	e00f      	b.n	8003c14 <HAL_I2C_Init+0x1dc>
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	1e58      	subs	r0, r3, #1
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6859      	ldr	r1, [r3, #4]
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	440b      	add	r3, r1
 8003c02:	0099      	lsls	r1, r3, #2
 8003c04:	440b      	add	r3, r1
 8003c06:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c10:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c14:	6879      	ldr	r1, [r7, #4]
 8003c16:	6809      	ldr	r1, [r1, #0]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	69da      	ldr	r2, [r3, #28]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	431a      	orrs	r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	430a      	orrs	r2, r1
 8003c36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003c42:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	6911      	ldr	r1, [r2, #16]
 8003c4a:	687a      	ldr	r2, [r7, #4]
 8003c4c:	68d2      	ldr	r2, [r2, #12]
 8003c4e:	4311      	orrs	r1, r2
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	6812      	ldr	r2, [r2, #0]
 8003c54:	430b      	orrs	r3, r1
 8003c56:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	695a      	ldr	r2, [r3, #20]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	699b      	ldr	r3, [r3, #24]
 8003c6a:	431a      	orrs	r2, r3
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	430a      	orrs	r2, r1
 8003c72:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f042 0201 	orr.w	r2, r2, #1
 8003c82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2220      	movs	r2, #32
 8003c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	000186a0 	.word	0x000186a0
 8003cb0:	001e847f 	.word	0x001e847f
 8003cb4:	003d08ff 	.word	0x003d08ff
 8003cb8:	431bde83 	.word	0x431bde83
 8003cbc:	10624dd3 	.word	0x10624dd3

08003cc0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b088      	sub	sp, #32
 8003cc4:	af02      	add	r7, sp, #8
 8003cc6:	60f8      	str	r0, [r7, #12]
 8003cc8:	607a      	str	r2, [r7, #4]
 8003cca:	461a      	mov	r2, r3
 8003ccc:	460b      	mov	r3, r1
 8003cce:	817b      	strh	r3, [r7, #10]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003cd4:	f7fe fd22 	bl	800271c <HAL_GetTick>
 8003cd8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b20      	cmp	r3, #32
 8003ce4:	f040 80e0 	bne.w	8003ea8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	9300      	str	r3, [sp, #0]
 8003cec:	2319      	movs	r3, #25
 8003cee:	2201      	movs	r2, #1
 8003cf0:	4970      	ldr	r1, [pc, #448]	; (8003eb4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003cf2:	68f8      	ldr	r0, [r7, #12]
 8003cf4:	f000 fa92 	bl	800421c <I2C_WaitOnFlagUntilTimeout>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d001      	beq.n	8003d02 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003cfe:	2302      	movs	r3, #2
 8003d00:	e0d3      	b.n	8003eaa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d101      	bne.n	8003d10 <HAL_I2C_Master_Transmit+0x50>
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	e0cc      	b.n	8003eaa <HAL_I2C_Master_Transmit+0x1ea>
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d007      	beq.n	8003d36 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f042 0201 	orr.w	r2, r2, #1
 8003d34:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d44:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2221      	movs	r2, #33	; 0x21
 8003d4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2210      	movs	r2, #16
 8003d52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	893a      	ldrh	r2, [r7, #8]
 8003d66:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d6c:	b29a      	uxth	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	4a50      	ldr	r2, [pc, #320]	; (8003eb8 <HAL_I2C_Master_Transmit+0x1f8>)
 8003d76:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003d78:	8979      	ldrh	r1, [r7, #10]
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	6a3a      	ldr	r2, [r7, #32]
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f000 f9ca 	bl	8004118 <I2C_MasterRequestWrite>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e08d      	b.n	8003eaa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d8e:	2300      	movs	r3, #0
 8003d90:	613b      	str	r3, [r7, #16]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	695b      	ldr	r3, [r3, #20]
 8003d98:	613b      	str	r3, [r7, #16]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	613b      	str	r3, [r7, #16]
 8003da2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003da4:	e066      	b.n	8003e74 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	6a39      	ldr	r1, [r7, #32]
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f000 fb0c 	bl	80043c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00d      	beq.n	8003dd2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	d107      	bne.n	8003dce <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dcc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e06b      	b.n	8003eaa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd6:	781a      	ldrb	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de2:	1c5a      	adds	r2, r3, #1
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	3b01      	subs	r3, #1
 8003df0:	b29a      	uxth	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	695b      	ldr	r3, [r3, #20]
 8003e08:	f003 0304 	and.w	r3, r3, #4
 8003e0c:	2b04      	cmp	r3, #4
 8003e0e:	d11b      	bne.n	8003e48 <HAL_I2C_Master_Transmit+0x188>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d017      	beq.n	8003e48 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1c:	781a      	ldrb	r2, [r3, #0]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e28:	1c5a      	adds	r2, r3, #1
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	3b01      	subs	r3, #1
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e40:	3b01      	subs	r3, #1
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	6a39      	ldr	r1, [r7, #32]
 8003e4c:	68f8      	ldr	r0, [r7, #12]
 8003e4e:	f000 fafc 	bl	800444a <I2C_WaitOnBTFFlagUntilTimeout>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d00d      	beq.n	8003e74 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5c:	2b04      	cmp	r3, #4
 8003e5e:	d107      	bne.n	8003e70 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e6e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e01a      	b.n	8003eaa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d194      	bne.n	8003da6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	e000      	b.n	8003eaa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003ea8:	2302      	movs	r3, #2
  }
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3718      	adds	r7, #24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	00100002 	.word	0x00100002
 8003eb8:	ffff0000 	.word	0xffff0000

08003ebc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b08a      	sub	sp, #40	; 0x28
 8003ec0:	af02      	add	r7, sp, #8
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	607a      	str	r2, [r7, #4]
 8003ec6:	603b      	str	r3, [r7, #0]
 8003ec8:	460b      	mov	r3, r1
 8003eca:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003ecc:	f7fe fc26 	bl	800271c <HAL_GetTick>
 8003ed0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2b20      	cmp	r3, #32
 8003ee0:	f040 8111 	bne.w	8004106 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	9300      	str	r3, [sp, #0]
 8003ee8:	2319      	movs	r3, #25
 8003eea:	2201      	movs	r2, #1
 8003eec:	4988      	ldr	r1, [pc, #544]	; (8004110 <HAL_I2C_IsDeviceReady+0x254>)
 8003eee:	68f8      	ldr	r0, [r7, #12]
 8003ef0:	f000 f994 	bl	800421c <I2C_WaitOnFlagUntilTimeout>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d001      	beq.n	8003efe <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003efa:	2302      	movs	r3, #2
 8003efc:	e104      	b.n	8004108 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d101      	bne.n	8003f0c <HAL_I2C_IsDeviceReady+0x50>
 8003f08:	2302      	movs	r3, #2
 8003f0a:	e0fd      	b.n	8004108 <HAL_I2C_IsDeviceReady+0x24c>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d007      	beq.n	8003f32 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f042 0201 	orr.w	r2, r2, #1
 8003f30:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f40:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2224      	movs	r2, #36	; 0x24
 8003f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	4a70      	ldr	r2, [pc, #448]	; (8004114 <HAL_I2C_IsDeviceReady+0x258>)
 8003f54:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f64:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	9300      	str	r3, [sp, #0]
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f72:	68f8      	ldr	r0, [r7, #12]
 8003f74:	f000 f952 	bl	800421c <I2C_WaitOnFlagUntilTimeout>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00d      	beq.n	8003f9a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f8c:	d103      	bne.n	8003f96 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f94:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e0b6      	b.n	8004108 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f9a:	897b      	ldrh	r3, [r7, #10]
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003fa8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003faa:	f7fe fbb7 	bl	800271c <HAL_GetTick>
 8003fae:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	695b      	ldr	r3, [r3, #20]
 8003fb6:	f003 0302 	and.w	r3, r3, #2
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	bf0c      	ite	eq
 8003fbe:	2301      	moveq	r3, #1
 8003fc0:	2300      	movne	r3, #0
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fd4:	bf0c      	ite	eq
 8003fd6:	2301      	moveq	r3, #1
 8003fd8:	2300      	movne	r3, #0
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003fde:	e025      	b.n	800402c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003fe0:	f7fe fb9c 	bl	800271c <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	683a      	ldr	r2, [r7, #0]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d302      	bcc.n	8003ff6 <HAL_I2C_IsDeviceReady+0x13a>
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d103      	bne.n	8003ffe <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	22a0      	movs	r2, #160	; 0xa0
 8003ffa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	695b      	ldr	r3, [r3, #20]
 8004004:	f003 0302 	and.w	r3, r3, #2
 8004008:	2b02      	cmp	r3, #2
 800400a:	bf0c      	ite	eq
 800400c:	2301      	moveq	r3, #1
 800400e:	2300      	movne	r3, #0
 8004010:	b2db      	uxtb	r3, r3
 8004012:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800401e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004022:	bf0c      	ite	eq
 8004024:	2301      	moveq	r3, #1
 8004026:	2300      	movne	r3, #0
 8004028:	b2db      	uxtb	r3, r3
 800402a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004032:	b2db      	uxtb	r3, r3
 8004034:	2ba0      	cmp	r3, #160	; 0xa0
 8004036:	d005      	beq.n	8004044 <HAL_I2C_IsDeviceReady+0x188>
 8004038:	7dfb      	ldrb	r3, [r7, #23]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d102      	bne.n	8004044 <HAL_I2C_IsDeviceReady+0x188>
 800403e:	7dbb      	ldrb	r3, [r7, #22]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d0cd      	beq.n	8003fe0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2220      	movs	r2, #32
 8004048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b02      	cmp	r3, #2
 8004058:	d129      	bne.n	80040ae <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004068:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800406a:	2300      	movs	r3, #0
 800406c:	613b      	str	r3, [r7, #16]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	695b      	ldr	r3, [r3, #20]
 8004074:	613b      	str	r3, [r7, #16]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	699b      	ldr	r3, [r3, #24]
 800407c:	613b      	str	r3, [r7, #16]
 800407e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	9300      	str	r3, [sp, #0]
 8004084:	2319      	movs	r3, #25
 8004086:	2201      	movs	r2, #1
 8004088:	4921      	ldr	r1, [pc, #132]	; (8004110 <HAL_I2C_IsDeviceReady+0x254>)
 800408a:	68f8      	ldr	r0, [r7, #12]
 800408c:	f000 f8c6 	bl	800421c <I2C_WaitOnFlagUntilTimeout>
 8004090:	4603      	mov	r3, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d001      	beq.n	800409a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e036      	b.n	8004108 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2220      	movs	r2, #32
 800409e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80040aa:	2300      	movs	r3, #0
 80040ac:	e02c      	b.n	8004108 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040bc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80040c6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	9300      	str	r3, [sp, #0]
 80040cc:	2319      	movs	r3, #25
 80040ce:	2201      	movs	r2, #1
 80040d0:	490f      	ldr	r1, [pc, #60]	; (8004110 <HAL_I2C_IsDeviceReady+0x254>)
 80040d2:	68f8      	ldr	r0, [r7, #12]
 80040d4:	f000 f8a2 	bl	800421c <I2C_WaitOnFlagUntilTimeout>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d001      	beq.n	80040e2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e012      	b.n	8004108 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	3301      	adds	r3, #1
 80040e6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80040e8:	69ba      	ldr	r2, [r7, #24]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	f4ff af32 	bcc.w	8003f56 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2220      	movs	r2, #32
 80040f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e000      	b.n	8004108 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004106:	2302      	movs	r3, #2
  }
}
 8004108:	4618      	mov	r0, r3
 800410a:	3720      	adds	r7, #32
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	00100002 	.word	0x00100002
 8004114:	ffff0000 	.word	0xffff0000

08004118 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b088      	sub	sp, #32
 800411c:	af02      	add	r7, sp, #8
 800411e:	60f8      	str	r0, [r7, #12]
 8004120:	607a      	str	r2, [r7, #4]
 8004122:	603b      	str	r3, [r7, #0]
 8004124:	460b      	mov	r3, r1
 8004126:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800412c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	2b08      	cmp	r3, #8
 8004132:	d006      	beq.n	8004142 <I2C_MasterRequestWrite+0x2a>
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	2b01      	cmp	r3, #1
 8004138:	d003      	beq.n	8004142 <I2C_MasterRequestWrite+0x2a>
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004140:	d108      	bne.n	8004154 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004150:	601a      	str	r2, [r3, #0]
 8004152:	e00b      	b.n	800416c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004158:	2b12      	cmp	r3, #18
 800415a:	d107      	bne.n	800416c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800416a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	9300      	str	r3, [sp, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004178:	68f8      	ldr	r0, [r7, #12]
 800417a:	f000 f84f 	bl	800421c <I2C_WaitOnFlagUntilTimeout>
 800417e:	4603      	mov	r3, r0
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00d      	beq.n	80041a0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800418e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004192:	d103      	bne.n	800419c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f44f 7200 	mov.w	r2, #512	; 0x200
 800419a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800419c:	2303      	movs	r3, #3
 800419e:	e035      	b.n	800420c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041a8:	d108      	bne.n	80041bc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041aa:	897b      	ldrh	r3, [r7, #10]
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	461a      	mov	r2, r3
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80041b8:	611a      	str	r2, [r3, #16]
 80041ba:	e01b      	b.n	80041f4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80041bc:	897b      	ldrh	r3, [r7, #10]
 80041be:	11db      	asrs	r3, r3, #7
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	f003 0306 	and.w	r3, r3, #6
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	f063 030f 	orn	r3, r3, #15
 80041cc:	b2da      	uxtb	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	490e      	ldr	r1, [pc, #56]	; (8004214 <I2C_MasterRequestWrite+0xfc>)
 80041da:	68f8      	ldr	r0, [r7, #12]
 80041dc:	f000 f875 	bl	80042ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e010      	b.n	800420c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80041ea:	897b      	ldrh	r3, [r7, #10]
 80041ec:	b2da      	uxtb	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	4907      	ldr	r1, [pc, #28]	; (8004218 <I2C_MasterRequestWrite+0x100>)
 80041fa:	68f8      	ldr	r0, [r7, #12]
 80041fc:	f000 f865 	bl	80042ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d001      	beq.n	800420a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e000      	b.n	800420c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800420a:	2300      	movs	r3, #0
}
 800420c:	4618      	mov	r0, r3
 800420e:	3718      	adds	r7, #24
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}
 8004214:	00010008 	.word	0x00010008
 8004218:	00010002 	.word	0x00010002

0800421c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	603b      	str	r3, [r7, #0]
 8004228:	4613      	mov	r3, r2
 800422a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800422c:	e025      	b.n	800427a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004234:	d021      	beq.n	800427a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004236:	f7fe fa71 	bl	800271c <HAL_GetTick>
 800423a:	4602      	mov	r2, r0
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	683a      	ldr	r2, [r7, #0]
 8004242:	429a      	cmp	r2, r3
 8004244:	d302      	bcc.n	800424c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d116      	bne.n	800427a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2220      	movs	r2, #32
 8004256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2200      	movs	r2, #0
 800425e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004266:	f043 0220 	orr.w	r2, r3, #32
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e023      	b.n	80042c2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	0c1b      	lsrs	r3, r3, #16
 800427e:	b2db      	uxtb	r3, r3
 8004280:	2b01      	cmp	r3, #1
 8004282:	d10d      	bne.n	80042a0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	43da      	mvns	r2, r3
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	4013      	ands	r3, r2
 8004290:	b29b      	uxth	r3, r3
 8004292:	2b00      	cmp	r3, #0
 8004294:	bf0c      	ite	eq
 8004296:	2301      	moveq	r3, #1
 8004298:	2300      	movne	r3, #0
 800429a:	b2db      	uxtb	r3, r3
 800429c:	461a      	mov	r2, r3
 800429e:	e00c      	b.n	80042ba <I2C_WaitOnFlagUntilTimeout+0x9e>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	699b      	ldr	r3, [r3, #24]
 80042a6:	43da      	mvns	r2, r3
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	4013      	ands	r3, r2
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	bf0c      	ite	eq
 80042b2:	2301      	moveq	r3, #1
 80042b4:	2300      	movne	r3, #0
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	461a      	mov	r2, r3
 80042ba:	79fb      	ldrb	r3, [r7, #7]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d0b6      	beq.n	800422e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80042c0:	2300      	movs	r3, #0
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3710      	adds	r7, #16
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80042ca:	b580      	push	{r7, lr}
 80042cc:	b084      	sub	sp, #16
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	60f8      	str	r0, [r7, #12]
 80042d2:	60b9      	str	r1, [r7, #8]
 80042d4:	607a      	str	r2, [r7, #4]
 80042d6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042d8:	e051      	b.n	800437e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042e8:	d123      	bne.n	8004332 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042f8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004302:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2200      	movs	r2, #0
 8004308:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2220      	movs	r2, #32
 800430e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431e:	f043 0204 	orr.w	r2, r3, #4
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e046      	b.n	80043c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004338:	d021      	beq.n	800437e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800433a:	f7fe f9ef 	bl	800271c <HAL_GetTick>
 800433e:	4602      	mov	r2, r0
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	429a      	cmp	r2, r3
 8004348:	d302      	bcc.n	8004350 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d116      	bne.n	800437e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2200      	movs	r2, #0
 8004354:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2220      	movs	r2, #32
 800435a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436a:	f043 0220 	orr.w	r2, r3, #32
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2200      	movs	r2, #0
 8004376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e020      	b.n	80043c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	0c1b      	lsrs	r3, r3, #16
 8004382:	b2db      	uxtb	r3, r3
 8004384:	2b01      	cmp	r3, #1
 8004386:	d10c      	bne.n	80043a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	43da      	mvns	r2, r3
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	4013      	ands	r3, r2
 8004394:	b29b      	uxth	r3, r3
 8004396:	2b00      	cmp	r3, #0
 8004398:	bf14      	ite	ne
 800439a:	2301      	movne	r3, #1
 800439c:	2300      	moveq	r3, #0
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	e00b      	b.n	80043ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	699b      	ldr	r3, [r3, #24]
 80043a8:	43da      	mvns	r2, r3
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	4013      	ands	r3, r2
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	bf14      	ite	ne
 80043b4:	2301      	movne	r3, #1
 80043b6:	2300      	moveq	r3, #0
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d18d      	bne.n	80042da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3710      	adds	r7, #16
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b084      	sub	sp, #16
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043d4:	e02d      	b.n	8004432 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043d6:	68f8      	ldr	r0, [r7, #12]
 80043d8:	f000 f878 	bl	80044cc <I2C_IsAcknowledgeFailed>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d001      	beq.n	80043e6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e02d      	b.n	8004442 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ec:	d021      	beq.n	8004432 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ee:	f7fe f995 	bl	800271c <HAL_GetTick>
 80043f2:	4602      	mov	r2, r0
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	68ba      	ldr	r2, [r7, #8]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d302      	bcc.n	8004404 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d116      	bne.n	8004432 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2220      	movs	r2, #32
 800440e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2200      	movs	r2, #0
 8004416:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441e:	f043 0220 	orr.w	r2, r3, #32
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e007      	b.n	8004442 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	695b      	ldr	r3, [r3, #20]
 8004438:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800443c:	2b80      	cmp	r3, #128	; 0x80
 800443e:	d1ca      	bne.n	80043d6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004440:	2300      	movs	r3, #0
}
 8004442:	4618      	mov	r0, r3
 8004444:	3710      	adds	r7, #16
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}

0800444a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b084      	sub	sp, #16
 800444e:	af00      	add	r7, sp, #0
 8004450:	60f8      	str	r0, [r7, #12]
 8004452:	60b9      	str	r1, [r7, #8]
 8004454:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004456:	e02d      	b.n	80044b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004458:	68f8      	ldr	r0, [r7, #12]
 800445a:	f000 f837 	bl	80044cc <I2C_IsAcknowledgeFailed>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d001      	beq.n	8004468 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e02d      	b.n	80044c4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800446e:	d021      	beq.n	80044b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004470:	f7fe f954 	bl	800271c <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	68ba      	ldr	r2, [r7, #8]
 800447c:	429a      	cmp	r2, r3
 800447e:	d302      	bcc.n	8004486 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d116      	bne.n	80044b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2220      	movs	r2, #32
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a0:	f043 0220 	orr.w	r2, r3, #32
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2200      	movs	r2, #0
 80044ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	e007      	b.n	80044c4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	695b      	ldr	r3, [r3, #20]
 80044ba:	f003 0304 	and.w	r3, r3, #4
 80044be:	2b04      	cmp	r3, #4
 80044c0:	d1ca      	bne.n	8004458 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80044c2:	2300      	movs	r3, #0
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3710      	adds	r7, #16
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}

080044cc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b083      	sub	sp, #12
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044e2:	d11b      	bne.n	800451c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044ec:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2220      	movs	r2, #32
 80044f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004508:	f043 0204 	orr.w	r2, r3, #4
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e000      	b.n	800451e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	370c      	adds	r7, #12
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr
	...

0800452c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b086      	sub	sp, #24
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d101      	bne.n	800453e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e25e      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0301 	and.w	r3, r3, #1
 8004546:	2b00      	cmp	r3, #0
 8004548:	d075      	beq.n	8004636 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800454a:	4b88      	ldr	r3, [pc, #544]	; (800476c <HAL_RCC_OscConfig+0x240>)
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f003 030c 	and.w	r3, r3, #12
 8004552:	2b04      	cmp	r3, #4
 8004554:	d00c      	beq.n	8004570 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004556:	4b85      	ldr	r3, [pc, #532]	; (800476c <HAL_RCC_OscConfig+0x240>)
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800455e:	2b08      	cmp	r3, #8
 8004560:	d112      	bne.n	8004588 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004562:	4b82      	ldr	r3, [pc, #520]	; (800476c <HAL_RCC_OscConfig+0x240>)
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800456a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800456e:	d10b      	bne.n	8004588 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004570:	4b7e      	ldr	r3, [pc, #504]	; (800476c <HAL_RCC_OscConfig+0x240>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d05b      	beq.n	8004634 <HAL_RCC_OscConfig+0x108>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d157      	bne.n	8004634 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e239      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004590:	d106      	bne.n	80045a0 <HAL_RCC_OscConfig+0x74>
 8004592:	4b76      	ldr	r3, [pc, #472]	; (800476c <HAL_RCC_OscConfig+0x240>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a75      	ldr	r2, [pc, #468]	; (800476c <HAL_RCC_OscConfig+0x240>)
 8004598:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800459c:	6013      	str	r3, [r2, #0]
 800459e:	e01d      	b.n	80045dc <HAL_RCC_OscConfig+0xb0>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045a8:	d10c      	bne.n	80045c4 <HAL_RCC_OscConfig+0x98>
 80045aa:	4b70      	ldr	r3, [pc, #448]	; (800476c <HAL_RCC_OscConfig+0x240>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a6f      	ldr	r2, [pc, #444]	; (800476c <HAL_RCC_OscConfig+0x240>)
 80045b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045b4:	6013      	str	r3, [r2, #0]
 80045b6:	4b6d      	ldr	r3, [pc, #436]	; (800476c <HAL_RCC_OscConfig+0x240>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a6c      	ldr	r2, [pc, #432]	; (800476c <HAL_RCC_OscConfig+0x240>)
 80045bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045c0:	6013      	str	r3, [r2, #0]
 80045c2:	e00b      	b.n	80045dc <HAL_RCC_OscConfig+0xb0>
 80045c4:	4b69      	ldr	r3, [pc, #420]	; (800476c <HAL_RCC_OscConfig+0x240>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a68      	ldr	r2, [pc, #416]	; (800476c <HAL_RCC_OscConfig+0x240>)
 80045ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045ce:	6013      	str	r3, [r2, #0]
 80045d0:	4b66      	ldr	r3, [pc, #408]	; (800476c <HAL_RCC_OscConfig+0x240>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a65      	ldr	r2, [pc, #404]	; (800476c <HAL_RCC_OscConfig+0x240>)
 80045d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d013      	beq.n	800460c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e4:	f7fe f89a 	bl	800271c <HAL_GetTick>
 80045e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ea:	e008      	b.n	80045fe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045ec:	f7fe f896 	bl	800271c <HAL_GetTick>
 80045f0:	4602      	mov	r2, r0
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	2b64      	cmp	r3, #100	; 0x64
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e1fe      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045fe:	4b5b      	ldr	r3, [pc, #364]	; (800476c <HAL_RCC_OscConfig+0x240>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d0f0      	beq.n	80045ec <HAL_RCC_OscConfig+0xc0>
 800460a:	e014      	b.n	8004636 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800460c:	f7fe f886 	bl	800271c <HAL_GetTick>
 8004610:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004612:	e008      	b.n	8004626 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004614:	f7fe f882 	bl	800271c <HAL_GetTick>
 8004618:	4602      	mov	r2, r0
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	2b64      	cmp	r3, #100	; 0x64
 8004620:	d901      	bls.n	8004626 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e1ea      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004626:	4b51      	ldr	r3, [pc, #324]	; (800476c <HAL_RCC_OscConfig+0x240>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800462e:	2b00      	cmp	r3, #0
 8004630:	d1f0      	bne.n	8004614 <HAL_RCC_OscConfig+0xe8>
 8004632:	e000      	b.n	8004636 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004634:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0302 	and.w	r3, r3, #2
 800463e:	2b00      	cmp	r3, #0
 8004640:	d063      	beq.n	800470a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004642:	4b4a      	ldr	r3, [pc, #296]	; (800476c <HAL_RCC_OscConfig+0x240>)
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f003 030c 	and.w	r3, r3, #12
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00b      	beq.n	8004666 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800464e:	4b47      	ldr	r3, [pc, #284]	; (800476c <HAL_RCC_OscConfig+0x240>)
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004656:	2b08      	cmp	r3, #8
 8004658:	d11c      	bne.n	8004694 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800465a:	4b44      	ldr	r3, [pc, #272]	; (800476c <HAL_RCC_OscConfig+0x240>)
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d116      	bne.n	8004694 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004666:	4b41      	ldr	r3, [pc, #260]	; (800476c <HAL_RCC_OscConfig+0x240>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b00      	cmp	r3, #0
 8004670:	d005      	beq.n	800467e <HAL_RCC_OscConfig+0x152>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	2b01      	cmp	r3, #1
 8004678:	d001      	beq.n	800467e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e1be      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800467e:	4b3b      	ldr	r3, [pc, #236]	; (800476c <HAL_RCC_OscConfig+0x240>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	00db      	lsls	r3, r3, #3
 800468c:	4937      	ldr	r1, [pc, #220]	; (800476c <HAL_RCC_OscConfig+0x240>)
 800468e:	4313      	orrs	r3, r2
 8004690:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004692:	e03a      	b.n	800470a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d020      	beq.n	80046de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800469c:	4b34      	ldr	r3, [pc, #208]	; (8004770 <HAL_RCC_OscConfig+0x244>)
 800469e:	2201      	movs	r2, #1
 80046a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046a2:	f7fe f83b 	bl	800271c <HAL_GetTick>
 80046a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046a8:	e008      	b.n	80046bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046aa:	f7fe f837 	bl	800271c <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	2b02      	cmp	r3, #2
 80046b6:	d901      	bls.n	80046bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80046b8:	2303      	movs	r3, #3
 80046ba:	e19f      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046bc:	4b2b      	ldr	r3, [pc, #172]	; (800476c <HAL_RCC_OscConfig+0x240>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0302 	and.w	r3, r3, #2
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d0f0      	beq.n	80046aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046c8:	4b28      	ldr	r3, [pc, #160]	; (800476c <HAL_RCC_OscConfig+0x240>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	691b      	ldr	r3, [r3, #16]
 80046d4:	00db      	lsls	r3, r3, #3
 80046d6:	4925      	ldr	r1, [pc, #148]	; (800476c <HAL_RCC_OscConfig+0x240>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	600b      	str	r3, [r1, #0]
 80046dc:	e015      	b.n	800470a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046de:	4b24      	ldr	r3, [pc, #144]	; (8004770 <HAL_RCC_OscConfig+0x244>)
 80046e0:	2200      	movs	r2, #0
 80046e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046e4:	f7fe f81a 	bl	800271c <HAL_GetTick>
 80046e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046ea:	e008      	b.n	80046fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046ec:	f7fe f816 	bl	800271c <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	2b02      	cmp	r3, #2
 80046f8:	d901      	bls.n	80046fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046fa:	2303      	movs	r3, #3
 80046fc:	e17e      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046fe:	4b1b      	ldr	r3, [pc, #108]	; (800476c <HAL_RCC_OscConfig+0x240>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0302 	and.w	r3, r3, #2
 8004706:	2b00      	cmp	r3, #0
 8004708:	d1f0      	bne.n	80046ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0308 	and.w	r3, r3, #8
 8004712:	2b00      	cmp	r3, #0
 8004714:	d036      	beq.n	8004784 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d016      	beq.n	800474c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800471e:	4b15      	ldr	r3, [pc, #84]	; (8004774 <HAL_RCC_OscConfig+0x248>)
 8004720:	2201      	movs	r2, #1
 8004722:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004724:	f7fd fffa 	bl	800271c <HAL_GetTick>
 8004728:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800472a:	e008      	b.n	800473e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800472c:	f7fd fff6 	bl	800271c <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	2b02      	cmp	r3, #2
 8004738:	d901      	bls.n	800473e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e15e      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800473e:	4b0b      	ldr	r3, [pc, #44]	; (800476c <HAL_RCC_OscConfig+0x240>)
 8004740:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b00      	cmp	r3, #0
 8004748:	d0f0      	beq.n	800472c <HAL_RCC_OscConfig+0x200>
 800474a:	e01b      	b.n	8004784 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800474c:	4b09      	ldr	r3, [pc, #36]	; (8004774 <HAL_RCC_OscConfig+0x248>)
 800474e:	2200      	movs	r2, #0
 8004750:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004752:	f7fd ffe3 	bl	800271c <HAL_GetTick>
 8004756:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004758:	e00e      	b.n	8004778 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800475a:	f7fd ffdf 	bl	800271c <HAL_GetTick>
 800475e:	4602      	mov	r2, r0
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	2b02      	cmp	r3, #2
 8004766:	d907      	bls.n	8004778 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e147      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
 800476c:	40023800 	.word	0x40023800
 8004770:	42470000 	.word	0x42470000
 8004774:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004778:	4b88      	ldr	r3, [pc, #544]	; (800499c <HAL_RCC_OscConfig+0x470>)
 800477a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800477c:	f003 0302 	and.w	r3, r3, #2
 8004780:	2b00      	cmp	r3, #0
 8004782:	d1ea      	bne.n	800475a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0304 	and.w	r3, r3, #4
 800478c:	2b00      	cmp	r3, #0
 800478e:	f000 8097 	beq.w	80048c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004792:	2300      	movs	r3, #0
 8004794:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004796:	4b81      	ldr	r3, [pc, #516]	; (800499c <HAL_RCC_OscConfig+0x470>)
 8004798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d10f      	bne.n	80047c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047a2:	2300      	movs	r3, #0
 80047a4:	60bb      	str	r3, [r7, #8]
 80047a6:	4b7d      	ldr	r3, [pc, #500]	; (800499c <HAL_RCC_OscConfig+0x470>)
 80047a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047aa:	4a7c      	ldr	r2, [pc, #496]	; (800499c <HAL_RCC_OscConfig+0x470>)
 80047ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047b0:	6413      	str	r3, [r2, #64]	; 0x40
 80047b2:	4b7a      	ldr	r3, [pc, #488]	; (800499c <HAL_RCC_OscConfig+0x470>)
 80047b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ba:	60bb      	str	r3, [r7, #8]
 80047bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047be:	2301      	movs	r3, #1
 80047c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047c2:	4b77      	ldr	r3, [pc, #476]	; (80049a0 <HAL_RCC_OscConfig+0x474>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d118      	bne.n	8004800 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047ce:	4b74      	ldr	r3, [pc, #464]	; (80049a0 <HAL_RCC_OscConfig+0x474>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a73      	ldr	r2, [pc, #460]	; (80049a0 <HAL_RCC_OscConfig+0x474>)
 80047d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047da:	f7fd ff9f 	bl	800271c <HAL_GetTick>
 80047de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047e0:	e008      	b.n	80047f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047e2:	f7fd ff9b 	bl	800271c <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d901      	bls.n	80047f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e103      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047f4:	4b6a      	ldr	r3, [pc, #424]	; (80049a0 <HAL_RCC_OscConfig+0x474>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d0f0      	beq.n	80047e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	2b01      	cmp	r3, #1
 8004806:	d106      	bne.n	8004816 <HAL_RCC_OscConfig+0x2ea>
 8004808:	4b64      	ldr	r3, [pc, #400]	; (800499c <HAL_RCC_OscConfig+0x470>)
 800480a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800480c:	4a63      	ldr	r2, [pc, #396]	; (800499c <HAL_RCC_OscConfig+0x470>)
 800480e:	f043 0301 	orr.w	r3, r3, #1
 8004812:	6713      	str	r3, [r2, #112]	; 0x70
 8004814:	e01c      	b.n	8004850 <HAL_RCC_OscConfig+0x324>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	2b05      	cmp	r3, #5
 800481c:	d10c      	bne.n	8004838 <HAL_RCC_OscConfig+0x30c>
 800481e:	4b5f      	ldr	r3, [pc, #380]	; (800499c <HAL_RCC_OscConfig+0x470>)
 8004820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004822:	4a5e      	ldr	r2, [pc, #376]	; (800499c <HAL_RCC_OscConfig+0x470>)
 8004824:	f043 0304 	orr.w	r3, r3, #4
 8004828:	6713      	str	r3, [r2, #112]	; 0x70
 800482a:	4b5c      	ldr	r3, [pc, #368]	; (800499c <HAL_RCC_OscConfig+0x470>)
 800482c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800482e:	4a5b      	ldr	r2, [pc, #364]	; (800499c <HAL_RCC_OscConfig+0x470>)
 8004830:	f043 0301 	orr.w	r3, r3, #1
 8004834:	6713      	str	r3, [r2, #112]	; 0x70
 8004836:	e00b      	b.n	8004850 <HAL_RCC_OscConfig+0x324>
 8004838:	4b58      	ldr	r3, [pc, #352]	; (800499c <HAL_RCC_OscConfig+0x470>)
 800483a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800483c:	4a57      	ldr	r2, [pc, #348]	; (800499c <HAL_RCC_OscConfig+0x470>)
 800483e:	f023 0301 	bic.w	r3, r3, #1
 8004842:	6713      	str	r3, [r2, #112]	; 0x70
 8004844:	4b55      	ldr	r3, [pc, #340]	; (800499c <HAL_RCC_OscConfig+0x470>)
 8004846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004848:	4a54      	ldr	r2, [pc, #336]	; (800499c <HAL_RCC_OscConfig+0x470>)
 800484a:	f023 0304 	bic.w	r3, r3, #4
 800484e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d015      	beq.n	8004884 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004858:	f7fd ff60 	bl	800271c <HAL_GetTick>
 800485c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800485e:	e00a      	b.n	8004876 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004860:	f7fd ff5c 	bl	800271c <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	f241 3288 	movw	r2, #5000	; 0x1388
 800486e:	4293      	cmp	r3, r2
 8004870:	d901      	bls.n	8004876 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004872:	2303      	movs	r3, #3
 8004874:	e0c2      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004876:	4b49      	ldr	r3, [pc, #292]	; (800499c <HAL_RCC_OscConfig+0x470>)
 8004878:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	2b00      	cmp	r3, #0
 8004880:	d0ee      	beq.n	8004860 <HAL_RCC_OscConfig+0x334>
 8004882:	e014      	b.n	80048ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004884:	f7fd ff4a 	bl	800271c <HAL_GetTick>
 8004888:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800488a:	e00a      	b.n	80048a2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800488c:	f7fd ff46 	bl	800271c <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	f241 3288 	movw	r2, #5000	; 0x1388
 800489a:	4293      	cmp	r3, r2
 800489c:	d901      	bls.n	80048a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800489e:	2303      	movs	r3, #3
 80048a0:	e0ac      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048a2:	4b3e      	ldr	r3, [pc, #248]	; (800499c <HAL_RCC_OscConfig+0x470>)
 80048a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048a6:	f003 0302 	and.w	r3, r3, #2
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1ee      	bne.n	800488c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048ae:	7dfb      	ldrb	r3, [r7, #23]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d105      	bne.n	80048c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048b4:	4b39      	ldr	r3, [pc, #228]	; (800499c <HAL_RCC_OscConfig+0x470>)
 80048b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b8:	4a38      	ldr	r2, [pc, #224]	; (800499c <HAL_RCC_OscConfig+0x470>)
 80048ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048be:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f000 8098 	beq.w	80049fa <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048ca:	4b34      	ldr	r3, [pc, #208]	; (800499c <HAL_RCC_OscConfig+0x470>)
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	f003 030c 	and.w	r3, r3, #12
 80048d2:	2b08      	cmp	r3, #8
 80048d4:	d05c      	beq.n	8004990 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	699b      	ldr	r3, [r3, #24]
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d141      	bne.n	8004962 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048de:	4b31      	ldr	r3, [pc, #196]	; (80049a4 <HAL_RCC_OscConfig+0x478>)
 80048e0:	2200      	movs	r2, #0
 80048e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e4:	f7fd ff1a 	bl	800271c <HAL_GetTick>
 80048e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ea:	e008      	b.n	80048fe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048ec:	f7fd ff16 	bl	800271c <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d901      	bls.n	80048fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e07e      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048fe:	4b27      	ldr	r3, [pc, #156]	; (800499c <HAL_RCC_OscConfig+0x470>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d1f0      	bne.n	80048ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	69da      	ldr	r2, [r3, #28]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a1b      	ldr	r3, [r3, #32]
 8004912:	431a      	orrs	r2, r3
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004918:	019b      	lsls	r3, r3, #6
 800491a:	431a      	orrs	r2, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004920:	085b      	lsrs	r3, r3, #1
 8004922:	3b01      	subs	r3, #1
 8004924:	041b      	lsls	r3, r3, #16
 8004926:	431a      	orrs	r2, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800492c:	061b      	lsls	r3, r3, #24
 800492e:	491b      	ldr	r1, [pc, #108]	; (800499c <HAL_RCC_OscConfig+0x470>)
 8004930:	4313      	orrs	r3, r2
 8004932:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004934:	4b1b      	ldr	r3, [pc, #108]	; (80049a4 <HAL_RCC_OscConfig+0x478>)
 8004936:	2201      	movs	r2, #1
 8004938:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800493a:	f7fd feef 	bl	800271c <HAL_GetTick>
 800493e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004940:	e008      	b.n	8004954 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004942:	f7fd feeb 	bl	800271c <HAL_GetTick>
 8004946:	4602      	mov	r2, r0
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	2b02      	cmp	r3, #2
 800494e:	d901      	bls.n	8004954 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004950:	2303      	movs	r3, #3
 8004952:	e053      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004954:	4b11      	ldr	r3, [pc, #68]	; (800499c <HAL_RCC_OscConfig+0x470>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800495c:	2b00      	cmp	r3, #0
 800495e:	d0f0      	beq.n	8004942 <HAL_RCC_OscConfig+0x416>
 8004960:	e04b      	b.n	80049fa <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004962:	4b10      	ldr	r3, [pc, #64]	; (80049a4 <HAL_RCC_OscConfig+0x478>)
 8004964:	2200      	movs	r2, #0
 8004966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004968:	f7fd fed8 	bl	800271c <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800496e:	e008      	b.n	8004982 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004970:	f7fd fed4 	bl	800271c <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b02      	cmp	r3, #2
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e03c      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004982:	4b06      	ldr	r3, [pc, #24]	; (800499c <HAL_RCC_OscConfig+0x470>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1f0      	bne.n	8004970 <HAL_RCC_OscConfig+0x444>
 800498e:	e034      	b.n	80049fa <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d107      	bne.n	80049a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e02f      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
 800499c:	40023800 	.word	0x40023800
 80049a0:	40007000 	.word	0x40007000
 80049a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80049a8:	4b16      	ldr	r3, [pc, #88]	; (8004a04 <HAL_RCC_OscConfig+0x4d8>)
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	69db      	ldr	r3, [r3, #28]
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d11c      	bne.n	80049f6 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d115      	bne.n	80049f6 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80049ca:	68fa      	ldr	r2, [r7, #12]
 80049cc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80049d0:	4013      	ands	r3, r2
 80049d2:	687a      	ldr	r2, [r7, #4]
 80049d4:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d10d      	bne.n	80049f6 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d106      	bne.n	80049f6 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d001      	beq.n	80049fa <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e000      	b.n	80049fc <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 80049fa:	2300      	movs	r3, #0
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3718      	adds	r7, #24
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	40023800 	.word	0x40023800

08004a08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b084      	sub	sp, #16
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d101      	bne.n	8004a1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e0cc      	b.n	8004bb6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a1c:	4b68      	ldr	r3, [pc, #416]	; (8004bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 030f 	and.w	r3, r3, #15
 8004a24:	683a      	ldr	r2, [r7, #0]
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d90c      	bls.n	8004a44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a2a:	4b65      	ldr	r3, [pc, #404]	; (8004bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a2c:	683a      	ldr	r2, [r7, #0]
 8004a2e:	b2d2      	uxtb	r2, r2
 8004a30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a32:	4b63      	ldr	r3, [pc, #396]	; (8004bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 030f 	and.w	r3, r3, #15
 8004a3a:	683a      	ldr	r2, [r7, #0]
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d001      	beq.n	8004a44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e0b8      	b.n	8004bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0302 	and.w	r3, r3, #2
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d020      	beq.n	8004a92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0304 	and.w	r3, r3, #4
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d005      	beq.n	8004a68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a5c:	4b59      	ldr	r3, [pc, #356]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	4a58      	ldr	r2, [pc, #352]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a62:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a66:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f003 0308 	and.w	r3, r3, #8
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d005      	beq.n	8004a80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a74:	4b53      	ldr	r3, [pc, #332]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	4a52      	ldr	r2, [pc, #328]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a7a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a80:	4b50      	ldr	r3, [pc, #320]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	494d      	ldr	r1, [pc, #308]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d044      	beq.n	8004b28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d107      	bne.n	8004ab6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aa6:	4b47      	ldr	r3, [pc, #284]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d119      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e07f      	b.n	8004bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d003      	beq.n	8004ac6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ac2:	2b03      	cmp	r3, #3
 8004ac4:	d107      	bne.n	8004ad6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ac6:	4b3f      	ldr	r3, [pc, #252]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d109      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e06f      	b.n	8004bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ad6:	4b3b      	ldr	r3, [pc, #236]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e067      	b.n	8004bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ae6:	4b37      	ldr	r3, [pc, #220]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f023 0203 	bic.w	r2, r3, #3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	4934      	ldr	r1, [pc, #208]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004af4:	4313      	orrs	r3, r2
 8004af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004af8:	f7fd fe10 	bl	800271c <HAL_GetTick>
 8004afc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004afe:	e00a      	b.n	8004b16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b00:	f7fd fe0c 	bl	800271c <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d901      	bls.n	8004b16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e04f      	b.n	8004bb6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b16:	4b2b      	ldr	r3, [pc, #172]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f003 020c 	and.w	r2, r3, #12
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d1eb      	bne.n	8004b00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b28:	4b25      	ldr	r3, [pc, #148]	; (8004bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 030f 	and.w	r3, r3, #15
 8004b30:	683a      	ldr	r2, [r7, #0]
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d20c      	bcs.n	8004b50 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b36:	4b22      	ldr	r3, [pc, #136]	; (8004bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b38:	683a      	ldr	r2, [r7, #0]
 8004b3a:	b2d2      	uxtb	r2, r2
 8004b3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b3e:	4b20      	ldr	r3, [pc, #128]	; (8004bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 030f 	and.w	r3, r3, #15
 8004b46:	683a      	ldr	r2, [r7, #0]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d001      	beq.n	8004b50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e032      	b.n	8004bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0304 	and.w	r3, r3, #4
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d008      	beq.n	8004b6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b5c:	4b19      	ldr	r3, [pc, #100]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	4916      	ldr	r1, [pc, #88]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 0308 	and.w	r3, r3, #8
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d009      	beq.n	8004b8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b7a:	4b12      	ldr	r3, [pc, #72]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	00db      	lsls	r3, r3, #3
 8004b88:	490e      	ldr	r1, [pc, #56]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b8e:	f000 f821 	bl	8004bd4 <HAL_RCC_GetSysClockFreq>
 8004b92:	4602      	mov	r2, r0
 8004b94:	4b0b      	ldr	r3, [pc, #44]	; (8004bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	091b      	lsrs	r3, r3, #4
 8004b9a:	f003 030f 	and.w	r3, r3, #15
 8004b9e:	490a      	ldr	r1, [pc, #40]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c0>)
 8004ba0:	5ccb      	ldrb	r3, [r1, r3]
 8004ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8004ba6:	4a09      	ldr	r2, [pc, #36]	; (8004bcc <HAL_RCC_ClockConfig+0x1c4>)
 8004ba8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004baa:	4b09      	ldr	r3, [pc, #36]	; (8004bd0 <HAL_RCC_ClockConfig+0x1c8>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f7fd fc68 	bl	8002484 <HAL_InitTick>

  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	40023c00 	.word	0x40023c00
 8004bc4:	40023800 	.word	0x40023800
 8004bc8:	08009344 	.word	0x08009344
 8004bcc:	20000018 	.word	0x20000018
 8004bd0:	2000001c 	.word	0x2000001c

08004bd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bd8:	b094      	sub	sp, #80	; 0x50
 8004bda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	647b      	str	r3, [r7, #68]	; 0x44
 8004be0:	2300      	movs	r3, #0
 8004be2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004be4:	2300      	movs	r3, #0
 8004be6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004be8:	2300      	movs	r3, #0
 8004bea:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bec:	4b79      	ldr	r3, [pc, #484]	; (8004dd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f003 030c 	and.w	r3, r3, #12
 8004bf4:	2b08      	cmp	r3, #8
 8004bf6:	d00d      	beq.n	8004c14 <HAL_RCC_GetSysClockFreq+0x40>
 8004bf8:	2b08      	cmp	r3, #8
 8004bfa:	f200 80e1 	bhi.w	8004dc0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d002      	beq.n	8004c08 <HAL_RCC_GetSysClockFreq+0x34>
 8004c02:	2b04      	cmp	r3, #4
 8004c04:	d003      	beq.n	8004c0e <HAL_RCC_GetSysClockFreq+0x3a>
 8004c06:	e0db      	b.n	8004dc0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c08:	4b73      	ldr	r3, [pc, #460]	; (8004dd8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c0a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004c0c:	e0db      	b.n	8004dc6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c0e:	4b73      	ldr	r3, [pc, #460]	; (8004ddc <HAL_RCC_GetSysClockFreq+0x208>)
 8004c10:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c12:	e0d8      	b.n	8004dc6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c14:	4b6f      	ldr	r3, [pc, #444]	; (8004dd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c1c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c1e:	4b6d      	ldr	r3, [pc, #436]	; (8004dd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d063      	beq.n	8004cf2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c2a:	4b6a      	ldr	r3, [pc, #424]	; (8004dd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	099b      	lsrs	r3, r3, #6
 8004c30:	2200      	movs	r2, #0
 8004c32:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c34:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c3c:	633b      	str	r3, [r7, #48]	; 0x30
 8004c3e:	2300      	movs	r3, #0
 8004c40:	637b      	str	r3, [r7, #52]	; 0x34
 8004c42:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004c46:	4622      	mov	r2, r4
 8004c48:	462b      	mov	r3, r5
 8004c4a:	f04f 0000 	mov.w	r0, #0
 8004c4e:	f04f 0100 	mov.w	r1, #0
 8004c52:	0159      	lsls	r1, r3, #5
 8004c54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c58:	0150      	lsls	r0, r2, #5
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	4621      	mov	r1, r4
 8004c60:	1a51      	subs	r1, r2, r1
 8004c62:	6139      	str	r1, [r7, #16]
 8004c64:	4629      	mov	r1, r5
 8004c66:	eb63 0301 	sbc.w	r3, r3, r1
 8004c6a:	617b      	str	r3, [r7, #20]
 8004c6c:	f04f 0200 	mov.w	r2, #0
 8004c70:	f04f 0300 	mov.w	r3, #0
 8004c74:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c78:	4659      	mov	r1, fp
 8004c7a:	018b      	lsls	r3, r1, #6
 8004c7c:	4651      	mov	r1, sl
 8004c7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c82:	4651      	mov	r1, sl
 8004c84:	018a      	lsls	r2, r1, #6
 8004c86:	4651      	mov	r1, sl
 8004c88:	ebb2 0801 	subs.w	r8, r2, r1
 8004c8c:	4659      	mov	r1, fp
 8004c8e:	eb63 0901 	sbc.w	r9, r3, r1
 8004c92:	f04f 0200 	mov.w	r2, #0
 8004c96:	f04f 0300 	mov.w	r3, #0
 8004c9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ca2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ca6:	4690      	mov	r8, r2
 8004ca8:	4699      	mov	r9, r3
 8004caa:	4623      	mov	r3, r4
 8004cac:	eb18 0303 	adds.w	r3, r8, r3
 8004cb0:	60bb      	str	r3, [r7, #8]
 8004cb2:	462b      	mov	r3, r5
 8004cb4:	eb49 0303 	adc.w	r3, r9, r3
 8004cb8:	60fb      	str	r3, [r7, #12]
 8004cba:	f04f 0200 	mov.w	r2, #0
 8004cbe:	f04f 0300 	mov.w	r3, #0
 8004cc2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004cc6:	4629      	mov	r1, r5
 8004cc8:	024b      	lsls	r3, r1, #9
 8004cca:	4621      	mov	r1, r4
 8004ccc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004cd0:	4621      	mov	r1, r4
 8004cd2:	024a      	lsls	r2, r1, #9
 8004cd4:	4610      	mov	r0, r2
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cda:	2200      	movs	r2, #0
 8004cdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8004cde:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004ce0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004ce4:	f7fb fad4 	bl	8000290 <__aeabi_uldivmod>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	460b      	mov	r3, r1
 8004cec:	4613      	mov	r3, r2
 8004cee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cf0:	e058      	b.n	8004da4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cf2:	4b38      	ldr	r3, [pc, #224]	; (8004dd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	099b      	lsrs	r3, r3, #6
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	4611      	mov	r1, r2
 8004cfe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d02:	623b      	str	r3, [r7, #32]
 8004d04:	2300      	movs	r3, #0
 8004d06:	627b      	str	r3, [r7, #36]	; 0x24
 8004d08:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004d0c:	4642      	mov	r2, r8
 8004d0e:	464b      	mov	r3, r9
 8004d10:	f04f 0000 	mov.w	r0, #0
 8004d14:	f04f 0100 	mov.w	r1, #0
 8004d18:	0159      	lsls	r1, r3, #5
 8004d1a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d1e:	0150      	lsls	r0, r2, #5
 8004d20:	4602      	mov	r2, r0
 8004d22:	460b      	mov	r3, r1
 8004d24:	4641      	mov	r1, r8
 8004d26:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d2a:	4649      	mov	r1, r9
 8004d2c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d30:	f04f 0200 	mov.w	r2, #0
 8004d34:	f04f 0300 	mov.w	r3, #0
 8004d38:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004d3c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004d40:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004d44:	ebb2 040a 	subs.w	r4, r2, sl
 8004d48:	eb63 050b 	sbc.w	r5, r3, fp
 8004d4c:	f04f 0200 	mov.w	r2, #0
 8004d50:	f04f 0300 	mov.w	r3, #0
 8004d54:	00eb      	lsls	r3, r5, #3
 8004d56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d5a:	00e2      	lsls	r2, r4, #3
 8004d5c:	4614      	mov	r4, r2
 8004d5e:	461d      	mov	r5, r3
 8004d60:	4643      	mov	r3, r8
 8004d62:	18e3      	adds	r3, r4, r3
 8004d64:	603b      	str	r3, [r7, #0]
 8004d66:	464b      	mov	r3, r9
 8004d68:	eb45 0303 	adc.w	r3, r5, r3
 8004d6c:	607b      	str	r3, [r7, #4]
 8004d6e:	f04f 0200 	mov.w	r2, #0
 8004d72:	f04f 0300 	mov.w	r3, #0
 8004d76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d7a:	4629      	mov	r1, r5
 8004d7c:	028b      	lsls	r3, r1, #10
 8004d7e:	4621      	mov	r1, r4
 8004d80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d84:	4621      	mov	r1, r4
 8004d86:	028a      	lsls	r2, r1, #10
 8004d88:	4610      	mov	r0, r2
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d8e:	2200      	movs	r2, #0
 8004d90:	61bb      	str	r3, [r7, #24]
 8004d92:	61fa      	str	r2, [r7, #28]
 8004d94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d98:	f7fb fa7a 	bl	8000290 <__aeabi_uldivmod>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	460b      	mov	r3, r1
 8004da0:	4613      	mov	r3, r2
 8004da2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004da4:	4b0b      	ldr	r3, [pc, #44]	; (8004dd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	0c1b      	lsrs	r3, r3, #16
 8004daa:	f003 0303 	and.w	r3, r3, #3
 8004dae:	3301      	adds	r3, #1
 8004db0:	005b      	lsls	r3, r3, #1
 8004db2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004db4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004db6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dbc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004dbe:	e002      	b.n	8004dc6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004dc0:	4b05      	ldr	r3, [pc, #20]	; (8004dd8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004dc2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004dc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004dc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3750      	adds	r7, #80	; 0x50
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dd2:	bf00      	nop
 8004dd4:	40023800 	.word	0x40023800
 8004dd8:	00f42400 	.word	0x00f42400
 8004ddc:	007a1200 	.word	0x007a1200

08004de0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004de0:	b480      	push	{r7}
 8004de2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004de4:	4b03      	ldr	r3, [pc, #12]	; (8004df4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004de6:	681b      	ldr	r3, [r3, #0]
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr
 8004df2:	bf00      	nop
 8004df4:	20000018 	.word	0x20000018

08004df8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004dfc:	f7ff fff0 	bl	8004de0 <HAL_RCC_GetHCLKFreq>
 8004e00:	4602      	mov	r2, r0
 8004e02:	4b05      	ldr	r3, [pc, #20]	; (8004e18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	0a9b      	lsrs	r3, r3, #10
 8004e08:	f003 0307 	and.w	r3, r3, #7
 8004e0c:	4903      	ldr	r1, [pc, #12]	; (8004e1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e0e:	5ccb      	ldrb	r3, [r1, r3]
 8004e10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	40023800 	.word	0x40023800
 8004e1c:	08009354 	.word	0x08009354

08004e20 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	220f      	movs	r2, #15
 8004e2e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004e30:	4b12      	ldr	r3, [pc, #72]	; (8004e7c <HAL_RCC_GetClockConfig+0x5c>)
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	f003 0203 	and.w	r2, r3, #3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004e3c:	4b0f      	ldr	r3, [pc, #60]	; (8004e7c <HAL_RCC_GetClockConfig+0x5c>)
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004e48:	4b0c      	ldr	r3, [pc, #48]	; (8004e7c <HAL_RCC_GetClockConfig+0x5c>)
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004e54:	4b09      	ldr	r3, [pc, #36]	; (8004e7c <HAL_RCC_GetClockConfig+0x5c>)
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	08db      	lsrs	r3, r3, #3
 8004e5a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004e62:	4b07      	ldr	r3, [pc, #28]	; (8004e80 <HAL_RCC_GetClockConfig+0x60>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 020f 	and.w	r2, r3, #15
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	601a      	str	r2, [r3, #0]
}
 8004e6e:	bf00      	nop
 8004e70:	370c      	adds	r7, #12
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	40023800 	.word	0x40023800
 8004e80:	40023c00 	.word	0x40023c00

08004e84 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b086      	sub	sp, #24
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004e90:	2300      	movs	r3, #0
 8004e92:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0301 	and.w	r3, r3, #1
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d105      	bne.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d038      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004eac:	4b68      	ldr	r3, [pc, #416]	; (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004eae:	2200      	movs	r2, #0
 8004eb0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004eb2:	f7fd fc33 	bl	800271c <HAL_GetTick>
 8004eb6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004eb8:	e008      	b.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004eba:	f7fd fc2f 	bl	800271c <HAL_GetTick>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	2b02      	cmp	r3, #2
 8004ec6:	d901      	bls.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	e0bd      	b.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ecc:	4b61      	ldr	r3, [pc, #388]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1f0      	bne.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	685a      	ldr	r2, [r3, #4]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	019b      	lsls	r3, r3, #6
 8004ee2:	431a      	orrs	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	071b      	lsls	r3, r3, #28
 8004eea:	495a      	ldr	r1, [pc, #360]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eec:	4313      	orrs	r3, r2
 8004eee:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004ef2:	4b57      	ldr	r3, [pc, #348]	; (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ef8:	f7fd fc10 	bl	800271c <HAL_GetTick>
 8004efc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004efe:	e008      	b.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004f00:	f7fd fc0c 	bl	800271c <HAL_GetTick>
 8004f04:	4602      	mov	r2, r0
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	2b02      	cmp	r3, #2
 8004f0c:	d901      	bls.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	e09a      	b.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f12:	4b50      	ldr	r3, [pc, #320]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d0f0      	beq.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0302 	and.w	r3, r3, #2
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	f000 8083 	beq.w	8005032 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	60fb      	str	r3, [r7, #12]
 8004f30:	4b48      	ldr	r3, [pc, #288]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f34:	4a47      	ldr	r2, [pc, #284]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f3a:	6413      	str	r3, [r2, #64]	; 0x40
 8004f3c:	4b45      	ldr	r3, [pc, #276]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f44:	60fb      	str	r3, [r7, #12]
 8004f46:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004f48:	4b43      	ldr	r3, [pc, #268]	; (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a42      	ldr	r2, [pc, #264]	; (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f52:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004f54:	f7fd fbe2 	bl	800271c <HAL_GetTick>
 8004f58:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004f5a:	e008      	b.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004f5c:	f7fd fbde 	bl	800271c <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d901      	bls.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e06c      	b.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004f6e:	4b3a      	ldr	r3, [pc, #232]	; (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d0f0      	beq.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f7a:	4b36      	ldr	r3, [pc, #216]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f82:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d02f      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d028      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f98:	4b2e      	ldr	r3, [pc, #184]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fa0:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004fa2:	4b2e      	ldr	r3, [pc, #184]	; (800505c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004fa8:	4b2c      	ldr	r3, [pc, #176]	; (800505c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004faa:	2200      	movs	r2, #0
 8004fac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004fae:	4a29      	ldr	r2, [pc, #164]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004fb4:	4b27      	ldr	r3, [pc, #156]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fb8:	f003 0301 	and.w	r3, r3, #1
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d114      	bne.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004fc0:	f7fd fbac 	bl	800271c <HAL_GetTick>
 8004fc4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fc6:	e00a      	b.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fc8:	f7fd fba8 	bl	800271c <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d901      	bls.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e034      	b.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fde:	4b1d      	ldr	r3, [pc, #116]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d0ee      	beq.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	691b      	ldr	r3, [r3, #16]
 8004fee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ff2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ff6:	d10d      	bne.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8004ff8:	4b16      	ldr	r3, [pc, #88]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	691b      	ldr	r3, [r3, #16]
 8005004:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005008:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800500c:	4911      	ldr	r1, [pc, #68]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800500e:	4313      	orrs	r3, r2
 8005010:	608b      	str	r3, [r1, #8]
 8005012:	e005      	b.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005014:	4b0f      	ldr	r3, [pc, #60]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	4a0e      	ldr	r2, [pc, #56]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800501a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800501e:	6093      	str	r3, [r2, #8]
 8005020:	4b0c      	ldr	r3, [pc, #48]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005022:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800502c:	4909      	ldr	r1, [pc, #36]	; (8005054 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800502e:	4313      	orrs	r3, r2
 8005030:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0308 	and.w	r3, r3, #8
 800503a:	2b00      	cmp	r3, #0
 800503c:	d003      	beq.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	7d1a      	ldrb	r2, [r3, #20]
 8005042:	4b07      	ldr	r3, [pc, #28]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005044:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005046:	2300      	movs	r3, #0
}
 8005048:	4618      	mov	r0, r3
 800504a:	3718      	adds	r7, #24
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	42470068 	.word	0x42470068
 8005054:	40023800 	.word	0x40023800
 8005058:	40007000 	.word	0x40007000
 800505c:	42470e40 	.word	0x42470e40
 8005060:	424711e0 	.word	0x424711e0

08005064 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d101      	bne.n	8005076 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e083      	b.n	800517e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	7f5b      	ldrb	r3, [r3, #29]
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b00      	cmp	r3, #0
 800507e:	d105      	bne.n	800508c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f7fd f972 	bl	8002370 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2202      	movs	r2, #2
 8005090:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	22ca      	movs	r2, #202	; 0xca
 8005098:	625a      	str	r2, [r3, #36]	; 0x24
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2253      	movs	r2, #83	; 0x53
 80050a0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f000 fb84 	bl	80057b0 <RTC_EnterInitMode>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d008      	beq.n	80050c0 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	22ff      	movs	r2, #255	; 0xff
 80050b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2204      	movs	r2, #4
 80050ba:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e05e      	b.n	800517e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	6812      	ldr	r2, [r2, #0]
 80050ca:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80050ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050d2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	6899      	ldr	r1, [r3, #8]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	685a      	ldr	r2, [r3, #4]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	691b      	ldr	r3, [r3, #16]
 80050e2:	431a      	orrs	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	695b      	ldr	r3, [r3, #20]
 80050e8:	431a      	orrs	r2, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	430a      	orrs	r2, r1
 80050f0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	68d2      	ldr	r2, [r2, #12]
 80050fa:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	6919      	ldr	r1, [r3, #16]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	041a      	lsls	r2, r3, #16
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	430a      	orrs	r2, r1
 800510e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68da      	ldr	r2, [r3, #12]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800511e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f003 0320 	and.w	r3, r3, #32
 800512a:	2b00      	cmp	r3, #0
 800512c:	d10e      	bne.n	800514c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f000 fb16 	bl	8005760 <HAL_RTC_WaitForSynchro>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d008      	beq.n	800514c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	22ff      	movs	r2, #255	; 0xff
 8005140:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2204      	movs	r2, #4
 8005146:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	e018      	b.n	800517e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800515a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	699a      	ldr	r2, [r3, #24]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	22ff      	movs	r2, #255	; 0xff
 8005174:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2201      	movs	r2, #1
 800517a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800517c:	2300      	movs	r3, #0
  }
}
 800517e:	4618      	mov	r0, r3
 8005180:	3708      	adds	r7, #8
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}

08005186 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005186:	b590      	push	{r4, r7, lr}
 8005188:	b087      	sub	sp, #28
 800518a:	af00      	add	r7, sp, #0
 800518c:	60f8      	str	r0, [r7, #12]
 800518e:	60b9      	str	r1, [r7, #8]
 8005190:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005192:	2300      	movs	r3, #0
 8005194:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	7f1b      	ldrb	r3, [r3, #28]
 800519a:	2b01      	cmp	r3, #1
 800519c:	d101      	bne.n	80051a2 <HAL_RTC_SetTime+0x1c>
 800519e:	2302      	movs	r3, #2
 80051a0:	e0aa      	b.n	80052f8 <HAL_RTC_SetTime+0x172>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2201      	movs	r2, #1
 80051a6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2202      	movs	r2, #2
 80051ac:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d126      	bne.n	8005202 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d102      	bne.n	80051c8 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	2200      	movs	r2, #0
 80051c6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	4618      	mov	r0, r3
 80051ce:	f000 fb1b 	bl	8005808 <RTC_ByteToBcd2>
 80051d2:	4603      	mov	r3, r0
 80051d4:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	785b      	ldrb	r3, [r3, #1]
 80051da:	4618      	mov	r0, r3
 80051dc:	f000 fb14 	bl	8005808 <RTC_ByteToBcd2>
 80051e0:	4603      	mov	r3, r0
 80051e2:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80051e4:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	789b      	ldrb	r3, [r3, #2]
 80051ea:	4618      	mov	r0, r3
 80051ec:	f000 fb0c 	bl	8005808 <RTC_ByteToBcd2>
 80051f0:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80051f2:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	78db      	ldrb	r3, [r3, #3]
 80051fa:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80051fc:	4313      	orrs	r3, r2
 80051fe:	617b      	str	r3, [r7, #20]
 8005200:	e018      	b.n	8005234 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800520c:	2b00      	cmp	r3, #0
 800520e:	d102      	bne.n	8005216 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	2200      	movs	r2, #0
 8005214:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	781b      	ldrb	r3, [r3, #0]
 800521a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	785b      	ldrb	r3, [r3, #1]
 8005220:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005222:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005224:	68ba      	ldr	r2, [r7, #8]
 8005226:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005228:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	78db      	ldrb	r3, [r3, #3]
 800522e:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005230:	4313      	orrs	r3, r2
 8005232:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	22ca      	movs	r2, #202	; 0xca
 800523a:	625a      	str	r2, [r3, #36]	; 0x24
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2253      	movs	r2, #83	; 0x53
 8005242:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005244:	68f8      	ldr	r0, [r7, #12]
 8005246:	f000 fab3 	bl	80057b0 <RTC_EnterInitMode>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d00b      	beq.n	8005268 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	22ff      	movs	r2, #255	; 0xff
 8005256:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2204      	movs	r2, #4
 800525c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2200      	movs	r2, #0
 8005262:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e047      	b.n	80052f8 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005272:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005276:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	689a      	ldr	r2, [r3, #8]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005286:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	6899      	ldr	r1, [r3, #8]
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	68da      	ldr	r2, [r3, #12]
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	431a      	orrs	r2, r3
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	430a      	orrs	r2, r1
 800529e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68da      	ldr	r2, [r3, #12]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80052ae:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f003 0320 	and.w	r3, r3, #32
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d111      	bne.n	80052e2 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80052be:	68f8      	ldr	r0, [r7, #12]
 80052c0:	f000 fa4e 	bl	8005760 <HAL_RTC_WaitForSynchro>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d00b      	beq.n	80052e2 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	22ff      	movs	r2, #255	; 0xff
 80052d0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2204      	movs	r2, #4
 80052d6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e00a      	b.n	80052f8 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	22ff      	movs	r2, #255	; 0xff
 80052e8:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2201      	movs	r2, #1
 80052ee:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2200      	movs	r2, #0
 80052f4:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80052f6:	2300      	movs	r3, #0
  }
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	371c      	adds	r7, #28
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd90      	pop	{r4, r7, pc}

08005300 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005300:	b590      	push	{r4, r7, lr}
 8005302:	b087      	sub	sp, #28
 8005304:	af00      	add	r7, sp, #0
 8005306:	60f8      	str	r0, [r7, #12]
 8005308:	60b9      	str	r1, [r7, #8]
 800530a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800530c:	2300      	movs	r3, #0
 800530e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	7f1b      	ldrb	r3, [r3, #28]
 8005314:	2b01      	cmp	r3, #1
 8005316:	d101      	bne.n	800531c <HAL_RTC_SetDate+0x1c>
 8005318:	2302      	movs	r3, #2
 800531a:	e094      	b.n	8005446 <HAL_RTC_SetDate+0x146>
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2201      	movs	r2, #1
 8005320:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2202      	movs	r2, #2
 8005326:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d10e      	bne.n	800534c <HAL_RTC_SetDate+0x4c>
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	785b      	ldrb	r3, [r3, #1]
 8005332:	f003 0310 	and.w	r3, r3, #16
 8005336:	2b00      	cmp	r3, #0
 8005338:	d008      	beq.n	800534c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	785b      	ldrb	r3, [r3, #1]
 800533e:	f023 0310 	bic.w	r3, r3, #16
 8005342:	b2db      	uxtb	r3, r3
 8005344:	330a      	adds	r3, #10
 8005346:	b2da      	uxtb	r2, r3
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d11c      	bne.n	800538c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	78db      	ldrb	r3, [r3, #3]
 8005356:	4618      	mov	r0, r3
 8005358:	f000 fa56 	bl	8005808 <RTC_ByteToBcd2>
 800535c:	4603      	mov	r3, r0
 800535e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	785b      	ldrb	r3, [r3, #1]
 8005364:	4618      	mov	r0, r3
 8005366:	f000 fa4f 	bl	8005808 <RTC_ByteToBcd2>
 800536a:	4603      	mov	r3, r0
 800536c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800536e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	789b      	ldrb	r3, [r3, #2]
 8005374:	4618      	mov	r0, r3
 8005376:	f000 fa47 	bl	8005808 <RTC_ByteToBcd2>
 800537a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800537c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	781b      	ldrb	r3, [r3, #0]
 8005384:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005386:	4313      	orrs	r3, r2
 8005388:	617b      	str	r3, [r7, #20]
 800538a:	e00e      	b.n	80053aa <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	78db      	ldrb	r3, [r3, #3]
 8005390:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	785b      	ldrb	r3, [r3, #1]
 8005396:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005398:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800539e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	781b      	ldrb	r3, [r3, #0]
 80053a4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80053a6:	4313      	orrs	r3, r2
 80053a8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	22ca      	movs	r2, #202	; 0xca
 80053b0:	625a      	str	r2, [r3, #36]	; 0x24
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2253      	movs	r2, #83	; 0x53
 80053b8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f000 f9f8 	bl	80057b0 <RTC_EnterInitMode>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00b      	beq.n	80053de <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	22ff      	movs	r2, #255	; 0xff
 80053cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2204      	movs	r2, #4
 80053d2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2200      	movs	r2, #0
 80053d8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e033      	b.n	8005446 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80053e8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80053ec:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	68da      	ldr	r2, [r3, #12]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80053fc:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	f003 0320 	and.w	r3, r3, #32
 8005408:	2b00      	cmp	r3, #0
 800540a:	d111      	bne.n	8005430 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f000 f9a7 	bl	8005760 <HAL_RTC_WaitForSynchro>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d00b      	beq.n	8005430 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	22ff      	movs	r2, #255	; 0xff
 800541e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2204      	movs	r2, #4
 8005424:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2200      	movs	r2, #0
 800542a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e00a      	b.n	8005446 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	22ff      	movs	r2, #255	; 0xff
 8005436:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2201      	movs	r2, #1
 800543c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2200      	movs	r2, #0
 8005442:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005444:	2300      	movs	r3, #0
  }
}
 8005446:	4618      	mov	r0, r3
 8005448:	371c      	adds	r7, #28
 800544a:	46bd      	mov	sp, r7
 800544c:	bd90      	pop	{r4, r7, pc}
	...

08005450 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005450:	b590      	push	{r4, r7, lr}
 8005452:	b089      	sub	sp, #36	; 0x24
 8005454:	af00      	add	r7, sp, #0
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 800545c:	2300      	movs	r3, #0
 800545e:	61fb      	str	r3, [r7, #28]
 8005460:	2300      	movs	r3, #0
 8005462:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8005464:	4b93      	ldr	r3, [pc, #588]	; (80056b4 <HAL_RTC_SetAlarm_IT+0x264>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a93      	ldr	r2, [pc, #588]	; (80056b8 <HAL_RTC_SetAlarm_IT+0x268>)
 800546a:	fba2 2303 	umull	r2, r3, r2, r3
 800546e:	0adb      	lsrs	r3, r3, #11
 8005470:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005474:	fb02 f303 	mul.w	r3, r2, r3
 8005478:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	7f1b      	ldrb	r3, [r3, #28]
 800547e:	2b01      	cmp	r3, #1
 8005480:	d101      	bne.n	8005486 <HAL_RTC_SetAlarm_IT+0x36>
 8005482:	2302      	movs	r3, #2
 8005484:	e111      	b.n	80056aa <HAL_RTC_SetAlarm_IT+0x25a>
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2201      	movs	r2, #1
 800548a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2202      	movs	r2, #2
 8005490:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d137      	bne.n	8005508 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d102      	bne.n	80054ac <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	2200      	movs	r2, #0
 80054aa:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	781b      	ldrb	r3, [r3, #0]
 80054b0:	4618      	mov	r0, r3
 80054b2:	f000 f9a9 	bl	8005808 <RTC_ByteToBcd2>
 80054b6:	4603      	mov	r3, r0
 80054b8:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	785b      	ldrb	r3, [r3, #1]
 80054be:	4618      	mov	r0, r3
 80054c0:	f000 f9a2 	bl	8005808 <RTC_ByteToBcd2>
 80054c4:	4603      	mov	r3, r0
 80054c6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80054c8:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	789b      	ldrb	r3, [r3, #2]
 80054ce:	4618      	mov	r0, r3
 80054d0:	f000 f99a 	bl	8005808 <RTC_ByteToBcd2>
 80054d4:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80054d6:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	78db      	ldrb	r3, [r3, #3]
 80054de:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80054e0:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054ea:	4618      	mov	r0, r3
 80054ec:	f000 f98c 	bl	8005808 <RTC_ByteToBcd2>
 80054f0:	4603      	mov	r3, r0
 80054f2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80054f4:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80054fc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005502:	4313      	orrs	r3, r2
 8005504:	61fb      	str	r3, [r7, #28]
 8005506:	e023      	b.n	8005550 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005512:	2b00      	cmp	r3, #0
 8005514:	d102      	bne.n	800551c <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	2200      	movs	r2, #0
 800551a:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	781b      	ldrb	r3, [r3, #0]
 8005520:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	785b      	ldrb	r3, [r3, #1]
 8005526:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005528:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800552a:	68ba      	ldr	r2, [r7, #8]
 800552c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800552e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	78db      	ldrb	r3, [r3, #3]
 8005534:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005536:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800553e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005540:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005546:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800554c:	4313      	orrs	r3, r2
 800554e:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	699b      	ldr	r3, [r3, #24]
 8005558:	4313      	orrs	r3, r2
 800555a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	22ca      	movs	r2, #202	; 0xca
 8005562:	625a      	str	r2, [r3, #36]	; 0x24
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2253      	movs	r2, #83	; 0x53
 800556a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005570:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005574:	d141      	bne.n	80055fa <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	689a      	ldr	r2, [r3, #8]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005584:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	b2da      	uxtb	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8005596:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	1e5a      	subs	r2, r3, #1
 800559c:	617a      	str	r2, [r7, #20]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d10b      	bne.n	80055ba <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	22ff      	movs	r2, #255	; 0xff
 80055a8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2203      	movs	r2, #3
 80055ae:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2200      	movs	r2, #0
 80055b4:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80055b6:	2303      	movs	r3, #3
 80055b8:	e077      	b.n	80056aa <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	f003 0301 	and.w	r3, r3, #1
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d0e7      	beq.n	8005598 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	69fa      	ldr	r2, [r7, #28]
 80055ce:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	69ba      	ldr	r2, [r7, #24]
 80055d6:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	689a      	ldr	r2, [r3, #8]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055e6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	689a      	ldr	r2, [r3, #8]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80055f6:	609a      	str	r2, [r3, #8]
 80055f8:	e040      	b.n	800567c <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	689a      	ldr	r2, [r3, #8]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005608:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	b2da      	uxtb	r2, r3
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f462 7220 	orn	r2, r2, #640	; 0x280
 800561a:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	1e5a      	subs	r2, r3, #1
 8005620:	617a      	str	r2, [r7, #20]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d10b      	bne.n	800563e <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	22ff      	movs	r2, #255	; 0xff
 800562c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2203      	movs	r2, #3
 8005632:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2200      	movs	r2, #0
 8005638:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800563a:	2303      	movs	r3, #3
 800563c:	e035      	b.n	80056aa <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	f003 0302 	and.w	r3, r3, #2
 8005648:	2b00      	cmp	r3, #0
 800564a:	d0e7      	beq.n	800561c <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	69fa      	ldr	r2, [r7, #28]
 8005652:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	69ba      	ldr	r2, [r7, #24]
 800565a:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	689a      	ldr	r2, [r3, #8]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800566a:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	689a      	ldr	r2, [r3, #8]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800567a:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800567c:	4b0f      	ldr	r3, [pc, #60]	; (80056bc <HAL_RTC_SetAlarm_IT+0x26c>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a0e      	ldr	r2, [pc, #56]	; (80056bc <HAL_RTC_SetAlarm_IT+0x26c>)
 8005682:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005686:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8005688:	4b0c      	ldr	r3, [pc, #48]	; (80056bc <HAL_RTC_SetAlarm_IT+0x26c>)
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	4a0b      	ldr	r2, [pc, #44]	; (80056bc <HAL_RTC_SetAlarm_IT+0x26c>)
 800568e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005692:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	22ff      	movs	r2, #255	; 0xff
 800569a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2201      	movs	r2, #1
 80056a0:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3724      	adds	r7, #36	; 0x24
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd90      	pop	{r4, r7, pc}
 80056b2:	bf00      	nop
 80056b4:	20000018 	.word	0x20000018
 80056b8:	10624dd3 	.word	0x10624dd3
 80056bc:	40013c00 	.word	0x40013c00

080056c0 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d012      	beq.n	80056fc <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d00b      	beq.n	80056fc <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f000 f831 	bl	800574c <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	b2da      	uxtb	r2, r3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80056fa:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d012      	beq.n	8005730 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005714:	2b00      	cmp	r3, #0
 8005716:	d00b      	beq.n	8005730 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f000 f893 	bl	8005844 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	b2da      	uxtb	r2, r3
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f462 7220 	orn	r2, r2, #640	; 0x280
 800572e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005730:	4b05      	ldr	r3, [pc, #20]	; (8005748 <HAL_RTC_AlarmIRQHandler+0x88>)
 8005732:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005736:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	775a      	strb	r2, [r3, #29]
}
 800573e:	bf00      	nop
 8005740:	3708      	adds	r7, #8
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	40013c00 	.word	0x40013c00

0800574c <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b084      	sub	sp, #16
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005768:	2300      	movs	r3, #0
 800576a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68da      	ldr	r2, [r3, #12]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800577a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800577c:	f7fc ffce 	bl	800271c <HAL_GetTick>
 8005780:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005782:	e009      	b.n	8005798 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005784:	f7fc ffca 	bl	800271c <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005792:	d901      	bls.n	8005798 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005794:	2303      	movs	r3, #3
 8005796:	e007      	b.n	80057a8 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	f003 0320 	and.w	r3, r3, #32
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d0ee      	beq.n	8005784 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3710      	adds	r7, #16
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80057b8:	2300      	movs	r3, #0
 80057ba:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d119      	bne.n	80057fe <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f04f 32ff 	mov.w	r2, #4294967295
 80057d2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80057d4:	f7fc ffa2 	bl	800271c <HAL_GetTick>
 80057d8:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80057da:	e009      	b.n	80057f0 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80057dc:	f7fc ff9e 	bl	800271c <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80057ea:	d901      	bls.n	80057f0 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80057ec:	2303      	movs	r3, #3
 80057ee:	e007      	b.n	8005800 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	68db      	ldr	r3, [r3, #12]
 80057f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d0ee      	beq.n	80057dc <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80057fe:	2300      	movs	r3, #0
}
 8005800:	4618      	mov	r0, r3
 8005802:	3710      	adds	r7, #16
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}

08005808 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005808:	b480      	push	{r7}
 800580a:	b085      	sub	sp, #20
 800580c:	af00      	add	r7, sp, #0
 800580e:	4603      	mov	r3, r0
 8005810:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005812:	2300      	movs	r3, #0
 8005814:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8005816:	e005      	b.n	8005824 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	3301      	adds	r3, #1
 800581c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800581e:	79fb      	ldrb	r3, [r7, #7]
 8005820:	3b0a      	subs	r3, #10
 8005822:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8005824:	79fb      	ldrb	r3, [r7, #7]
 8005826:	2b09      	cmp	r3, #9
 8005828:	d8f6      	bhi.n	8005818 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	b2db      	uxtb	r3, r3
 800582e:	011b      	lsls	r3, r3, #4
 8005830:	b2da      	uxtb	r2, r3
 8005832:	79fb      	ldrb	r3, [r7, #7]
 8005834:	4313      	orrs	r3, r2
 8005836:	b2db      	uxtb	r3, r3
}
 8005838:	4618      	mov	r0, r3
 800583a:	3714      	adds	r7, #20
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 800584c:	bf00      	nop
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b082      	sub	sp, #8
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d101      	bne.n	800586a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	e01d      	b.n	80058a6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005870:	b2db      	uxtb	r3, r3
 8005872:	2b00      	cmp	r3, #0
 8005874:	d106      	bne.n	8005884 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f7fc fd92 	bl	80023a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2202      	movs	r2, #2
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	3304      	adds	r3, #4
 8005894:	4619      	mov	r1, r3
 8005896:	4610      	mov	r0, r2
 8005898:	f000 fb72 	bl	8005f80 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3708      	adds	r7, #8
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}

080058ae <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80058ae:	b480      	push	{r7}
 80058b0:	b085      	sub	sp, #20
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2202      	movs	r2, #2
 80058ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	f003 0307 	and.w	r3, r3, #7
 80058c8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2b06      	cmp	r3, #6
 80058ce:	d007      	beq.n	80058e0 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f042 0201 	orr.w	r2, r2, #1
 80058de:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2201      	movs	r2, #1
 80058e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3714      	adds	r7, #20
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr

080058f6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058f6:	b480      	push	{r7}
 80058f8:	b085      	sub	sp, #20
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68da      	ldr	r2, [r3, #12]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f042 0201 	orr.w	r2, r2, #1
 800590c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	f003 0307 	and.w	r3, r3, #7
 8005918:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2b06      	cmp	r3, #6
 800591e:	d007      	beq.n	8005930 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f042 0201 	orr.w	r2, r2, #1
 800592e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005930:	2300      	movs	r3, #0
}
 8005932:	4618      	mov	r0, r3
 8005934:	3714      	adds	r7, #20
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr

0800593e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800593e:	b580      	push	{r7, lr}
 8005940:	b082      	sub	sp, #8
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d101      	bne.n	8005950 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	e01d      	b.n	800598c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005956:	b2db      	uxtb	r3, r3
 8005958:	2b00      	cmp	r3, #0
 800595a:	d106      	bne.n	800596a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2200      	movs	r2, #0
 8005960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f000 f815 	bl	8005994 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2202      	movs	r2, #2
 800596e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	3304      	adds	r3, #4
 800597a:	4619      	mov	r1, r3
 800597c:	4610      	mov	r0, r2
 800597e:	f000 faff 	bl	8005f80 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2201      	movs	r2, #1
 8005986:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	3708      	adds	r7, #8
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}

08005994 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005994:	b480      	push	{r7}
 8005996:	b083      	sub	sp, #12
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800599c:	bf00      	nop
 800599e:	370c      	adds	r7, #12
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr

080059a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
 80059b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2201      	movs	r2, #1
 80059b8:	6839      	ldr	r1, [r7, #0]
 80059ba:	4618      	mov	r0, r3
 80059bc:	f000 fd86 	bl	80064cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a10      	ldr	r2, [pc, #64]	; (8005a08 <HAL_TIM_PWM_Start+0x60>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d107      	bne.n	80059da <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80059d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	f003 0307 	and.w	r3, r3, #7
 80059e4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2b06      	cmp	r3, #6
 80059ea:	d007      	beq.n	80059fc <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f042 0201 	orr.w	r2, r2, #1
 80059fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3710      	adds	r7, #16
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	40010000 	.word	0x40010000

08005a0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b082      	sub	sp, #8
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	691b      	ldr	r3, [r3, #16]
 8005a1a:	f003 0302 	and.w	r3, r3, #2
 8005a1e:	2b02      	cmp	r3, #2
 8005a20:	d122      	bne.n	8005a68 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	f003 0302 	and.w	r3, r3, #2
 8005a2c:	2b02      	cmp	r3, #2
 8005a2e:	d11b      	bne.n	8005a68 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f06f 0202 	mvn.w	r2, #2
 8005a38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	699b      	ldr	r3, [r3, #24]
 8005a46:	f003 0303 	and.w	r3, r3, #3
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d003      	beq.n	8005a56 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 fa78 	bl	8005f44 <HAL_TIM_IC_CaptureCallback>
 8005a54:	e005      	b.n	8005a62 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 fa6a 	bl	8005f30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f000 fa7b 	bl	8005f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	691b      	ldr	r3, [r3, #16]
 8005a6e:	f003 0304 	and.w	r3, r3, #4
 8005a72:	2b04      	cmp	r3, #4
 8005a74:	d122      	bne.n	8005abc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	f003 0304 	and.w	r3, r3, #4
 8005a80:	2b04      	cmp	r3, #4
 8005a82:	d11b      	bne.n	8005abc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f06f 0204 	mvn.w	r2, #4
 8005a8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2202      	movs	r2, #2
 8005a92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	699b      	ldr	r3, [r3, #24]
 8005a9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d003      	beq.n	8005aaa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f000 fa4e 	bl	8005f44 <HAL_TIM_IC_CaptureCallback>
 8005aa8:	e005      	b.n	8005ab6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 fa40 	bl	8005f30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f000 fa51 	bl	8005f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	f003 0308 	and.w	r3, r3, #8
 8005ac6:	2b08      	cmp	r3, #8
 8005ac8:	d122      	bne.n	8005b10 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68db      	ldr	r3, [r3, #12]
 8005ad0:	f003 0308 	and.w	r3, r3, #8
 8005ad4:	2b08      	cmp	r3, #8
 8005ad6:	d11b      	bne.n	8005b10 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f06f 0208 	mvn.w	r2, #8
 8005ae0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2204      	movs	r2, #4
 8005ae6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	69db      	ldr	r3, [r3, #28]
 8005aee:	f003 0303 	and.w	r3, r3, #3
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f000 fa24 	bl	8005f44 <HAL_TIM_IC_CaptureCallback>
 8005afc:	e005      	b.n	8005b0a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f000 fa16 	bl	8005f30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 fa27 	bl	8005f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	f003 0310 	and.w	r3, r3, #16
 8005b1a:	2b10      	cmp	r3, #16
 8005b1c:	d122      	bne.n	8005b64 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	f003 0310 	and.w	r3, r3, #16
 8005b28:	2b10      	cmp	r3, #16
 8005b2a:	d11b      	bne.n	8005b64 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f06f 0210 	mvn.w	r2, #16
 8005b34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2208      	movs	r2, #8
 8005b3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	69db      	ldr	r3, [r3, #28]
 8005b42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d003      	beq.n	8005b52 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 f9fa 	bl	8005f44 <HAL_TIM_IC_CaptureCallback>
 8005b50:	e005      	b.n	8005b5e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f000 f9ec 	bl	8005f30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f000 f9fd 	bl	8005f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	f003 0301 	and.w	r3, r3, #1
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d10e      	bne.n	8005b90 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68db      	ldr	r3, [r3, #12]
 8005b78:	f003 0301 	and.w	r3, r3, #1
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d107      	bne.n	8005b90 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f06f 0201 	mvn.w	r2, #1
 8005b88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f7fa fd94 	bl	80006b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	691b      	ldr	r3, [r3, #16]
 8005b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b9a:	2b80      	cmp	r3, #128	; 0x80
 8005b9c:	d10e      	bne.n	8005bbc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ba8:	2b80      	cmp	r3, #128	; 0x80
 8005baa:	d107      	bne.n	8005bbc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f000 fd26 	bl	8006608 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	691b      	ldr	r3, [r3, #16]
 8005bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bc6:	2b40      	cmp	r3, #64	; 0x40
 8005bc8:	d10e      	bne.n	8005be8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bd4:	2b40      	cmp	r3, #64	; 0x40
 8005bd6:	d107      	bne.n	8005be8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 f9c2 	bl	8005f6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	f003 0320 	and.w	r3, r3, #32
 8005bf2:	2b20      	cmp	r3, #32
 8005bf4:	d10e      	bne.n	8005c14 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	68db      	ldr	r3, [r3, #12]
 8005bfc:	f003 0320 	and.w	r3, r3, #32
 8005c00:	2b20      	cmp	r3, #32
 8005c02:	d107      	bne.n	8005c14 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f06f 0220 	mvn.w	r2, #32
 8005c0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f000 fcf0 	bl	80065f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c14:	bf00      	nop
 8005c16:	3708      	adds	r7, #8
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d101      	bne.n	8005c36 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005c32:	2302      	movs	r3, #2
 8005c34:	e0b4      	b.n	8005da0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2202      	movs	r2, #2
 8005c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2b0c      	cmp	r3, #12
 8005c4a:	f200 809f 	bhi.w	8005d8c <HAL_TIM_PWM_ConfigChannel+0x170>
 8005c4e:	a201      	add	r2, pc, #4	; (adr r2, 8005c54 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c54:	08005c89 	.word	0x08005c89
 8005c58:	08005d8d 	.word	0x08005d8d
 8005c5c:	08005d8d 	.word	0x08005d8d
 8005c60:	08005d8d 	.word	0x08005d8d
 8005c64:	08005cc9 	.word	0x08005cc9
 8005c68:	08005d8d 	.word	0x08005d8d
 8005c6c:	08005d8d 	.word	0x08005d8d
 8005c70:	08005d8d 	.word	0x08005d8d
 8005c74:	08005d0b 	.word	0x08005d0b
 8005c78:	08005d8d 	.word	0x08005d8d
 8005c7c:	08005d8d 	.word	0x08005d8d
 8005c80:	08005d8d 	.word	0x08005d8d
 8005c84:	08005d4b 	.word	0x08005d4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68b9      	ldr	r1, [r7, #8]
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f000 f9f6 	bl	8006080 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	699a      	ldr	r2, [r3, #24]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f042 0208 	orr.w	r2, r2, #8
 8005ca2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	699a      	ldr	r2, [r3, #24]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f022 0204 	bic.w	r2, r2, #4
 8005cb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	6999      	ldr	r1, [r3, #24]
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	691a      	ldr	r2, [r3, #16]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	430a      	orrs	r2, r1
 8005cc4:	619a      	str	r2, [r3, #24]
      break;
 8005cc6:	e062      	b.n	8005d8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68b9      	ldr	r1, [r7, #8]
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f000 fa3c 	bl	800614c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	699a      	ldr	r2, [r3, #24]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ce2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	699a      	ldr	r2, [r3, #24]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	6999      	ldr	r1, [r3, #24]
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	021a      	lsls	r2, r3, #8
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	430a      	orrs	r2, r1
 8005d06:	619a      	str	r2, [r3, #24]
      break;
 8005d08:	e041      	b.n	8005d8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	68b9      	ldr	r1, [r7, #8]
 8005d10:	4618      	mov	r0, r3
 8005d12:	f000 fa87 	bl	8006224 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	69da      	ldr	r2, [r3, #28]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f042 0208 	orr.w	r2, r2, #8
 8005d24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	69da      	ldr	r2, [r3, #28]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f022 0204 	bic.w	r2, r2, #4
 8005d34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	69d9      	ldr	r1, [r3, #28]
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	691a      	ldr	r2, [r3, #16]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	430a      	orrs	r2, r1
 8005d46:	61da      	str	r2, [r3, #28]
      break;
 8005d48:	e021      	b.n	8005d8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	68b9      	ldr	r1, [r7, #8]
 8005d50:	4618      	mov	r0, r3
 8005d52:	f000 fad1 	bl	80062f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	69da      	ldr	r2, [r3, #28]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	69da      	ldr	r2, [r3, #28]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	69d9      	ldr	r1, [r3, #28]
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	691b      	ldr	r3, [r3, #16]
 8005d80:	021a      	lsls	r2, r3, #8
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	430a      	orrs	r2, r1
 8005d88:	61da      	str	r2, [r3, #28]
      break;
 8005d8a:	e000      	b.n	8005d8e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005d8c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2201      	movs	r2, #1
 8005d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	3710      	adds	r7, #16
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b084      	sub	sp, #16
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d101      	bne.n	8005dc0 <HAL_TIM_ConfigClockSource+0x18>
 8005dbc:	2302      	movs	r3, #2
 8005dbe:	e0b3      	b.n	8005f28 <HAL_TIM_ConfigClockSource+0x180>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2202      	movs	r2, #2
 8005dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005dde:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005de6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005df8:	d03e      	beq.n	8005e78 <HAL_TIM_ConfigClockSource+0xd0>
 8005dfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dfe:	f200 8087 	bhi.w	8005f10 <HAL_TIM_ConfigClockSource+0x168>
 8005e02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e06:	f000 8085 	beq.w	8005f14 <HAL_TIM_ConfigClockSource+0x16c>
 8005e0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e0e:	d87f      	bhi.n	8005f10 <HAL_TIM_ConfigClockSource+0x168>
 8005e10:	2b70      	cmp	r3, #112	; 0x70
 8005e12:	d01a      	beq.n	8005e4a <HAL_TIM_ConfigClockSource+0xa2>
 8005e14:	2b70      	cmp	r3, #112	; 0x70
 8005e16:	d87b      	bhi.n	8005f10 <HAL_TIM_ConfigClockSource+0x168>
 8005e18:	2b60      	cmp	r3, #96	; 0x60
 8005e1a:	d050      	beq.n	8005ebe <HAL_TIM_ConfigClockSource+0x116>
 8005e1c:	2b60      	cmp	r3, #96	; 0x60
 8005e1e:	d877      	bhi.n	8005f10 <HAL_TIM_ConfigClockSource+0x168>
 8005e20:	2b50      	cmp	r3, #80	; 0x50
 8005e22:	d03c      	beq.n	8005e9e <HAL_TIM_ConfigClockSource+0xf6>
 8005e24:	2b50      	cmp	r3, #80	; 0x50
 8005e26:	d873      	bhi.n	8005f10 <HAL_TIM_ConfigClockSource+0x168>
 8005e28:	2b40      	cmp	r3, #64	; 0x40
 8005e2a:	d058      	beq.n	8005ede <HAL_TIM_ConfigClockSource+0x136>
 8005e2c:	2b40      	cmp	r3, #64	; 0x40
 8005e2e:	d86f      	bhi.n	8005f10 <HAL_TIM_ConfigClockSource+0x168>
 8005e30:	2b30      	cmp	r3, #48	; 0x30
 8005e32:	d064      	beq.n	8005efe <HAL_TIM_ConfigClockSource+0x156>
 8005e34:	2b30      	cmp	r3, #48	; 0x30
 8005e36:	d86b      	bhi.n	8005f10 <HAL_TIM_ConfigClockSource+0x168>
 8005e38:	2b20      	cmp	r3, #32
 8005e3a:	d060      	beq.n	8005efe <HAL_TIM_ConfigClockSource+0x156>
 8005e3c:	2b20      	cmp	r3, #32
 8005e3e:	d867      	bhi.n	8005f10 <HAL_TIM_ConfigClockSource+0x168>
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d05c      	beq.n	8005efe <HAL_TIM_ConfigClockSource+0x156>
 8005e44:	2b10      	cmp	r3, #16
 8005e46:	d05a      	beq.n	8005efe <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005e48:	e062      	b.n	8005f10 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6818      	ldr	r0, [r3, #0]
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	6899      	ldr	r1, [r3, #8]
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	685a      	ldr	r2, [r3, #4]
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	f000 fb17 	bl	800648c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005e6c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	609a      	str	r2, [r3, #8]
      break;
 8005e76:	e04e      	b.n	8005f16 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6818      	ldr	r0, [r3, #0]
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	6899      	ldr	r1, [r3, #8]
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	685a      	ldr	r2, [r3, #4]
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	68db      	ldr	r3, [r3, #12]
 8005e88:	f000 fb00 	bl	800648c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	689a      	ldr	r2, [r3, #8]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005e9a:	609a      	str	r2, [r3, #8]
      break;
 8005e9c:	e03b      	b.n	8005f16 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6818      	ldr	r0, [r3, #0]
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	6859      	ldr	r1, [r3, #4]
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	68db      	ldr	r3, [r3, #12]
 8005eaa:	461a      	mov	r2, r3
 8005eac:	f000 fa74 	bl	8006398 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	2150      	movs	r1, #80	; 0x50
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f000 facd 	bl	8006456 <TIM_ITRx_SetConfig>
      break;
 8005ebc:	e02b      	b.n	8005f16 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6818      	ldr	r0, [r3, #0]
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	6859      	ldr	r1, [r3, #4]
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	461a      	mov	r2, r3
 8005ecc:	f000 fa93 	bl	80063f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	2160      	movs	r1, #96	; 0x60
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f000 fabd 	bl	8006456 <TIM_ITRx_SetConfig>
      break;
 8005edc:	e01b      	b.n	8005f16 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6818      	ldr	r0, [r3, #0]
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	6859      	ldr	r1, [r3, #4]
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	68db      	ldr	r3, [r3, #12]
 8005eea:	461a      	mov	r2, r3
 8005eec:	f000 fa54 	bl	8006398 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2140      	movs	r1, #64	; 0x40
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 faad 	bl	8006456 <TIM_ITRx_SetConfig>
      break;
 8005efc:	e00b      	b.n	8005f16 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4619      	mov	r1, r3
 8005f08:	4610      	mov	r0, r2
 8005f0a:	f000 faa4 	bl	8006456 <TIM_ITRx_SetConfig>
      break;
 8005f0e:	e002      	b.n	8005f16 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005f10:	bf00      	nop
 8005f12:	e000      	b.n	8005f16 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005f14:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f26:	2300      	movs	r3, #0
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3710      	adds	r7, #16
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f38:	bf00      	nop
 8005f3a:	370c      	adds	r7, #12
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr

08005f44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f74:	bf00      	nop
 8005f76:	370c      	adds	r7, #12
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b085      	sub	sp, #20
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	4a34      	ldr	r2, [pc, #208]	; (8006064 <TIM_Base_SetConfig+0xe4>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d00f      	beq.n	8005fb8 <TIM_Base_SetConfig+0x38>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f9e:	d00b      	beq.n	8005fb8 <TIM_Base_SetConfig+0x38>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a31      	ldr	r2, [pc, #196]	; (8006068 <TIM_Base_SetConfig+0xe8>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d007      	beq.n	8005fb8 <TIM_Base_SetConfig+0x38>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	4a30      	ldr	r2, [pc, #192]	; (800606c <TIM_Base_SetConfig+0xec>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d003      	beq.n	8005fb8 <TIM_Base_SetConfig+0x38>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	4a2f      	ldr	r2, [pc, #188]	; (8006070 <TIM_Base_SetConfig+0xf0>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d108      	bne.n	8005fca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	68fa      	ldr	r2, [r7, #12]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a25      	ldr	r2, [pc, #148]	; (8006064 <TIM_Base_SetConfig+0xe4>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d01b      	beq.n	800600a <TIM_Base_SetConfig+0x8a>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fd8:	d017      	beq.n	800600a <TIM_Base_SetConfig+0x8a>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a22      	ldr	r2, [pc, #136]	; (8006068 <TIM_Base_SetConfig+0xe8>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d013      	beq.n	800600a <TIM_Base_SetConfig+0x8a>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4a21      	ldr	r2, [pc, #132]	; (800606c <TIM_Base_SetConfig+0xec>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d00f      	beq.n	800600a <TIM_Base_SetConfig+0x8a>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4a20      	ldr	r2, [pc, #128]	; (8006070 <TIM_Base_SetConfig+0xf0>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d00b      	beq.n	800600a <TIM_Base_SetConfig+0x8a>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4a1f      	ldr	r2, [pc, #124]	; (8006074 <TIM_Base_SetConfig+0xf4>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d007      	beq.n	800600a <TIM_Base_SetConfig+0x8a>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4a1e      	ldr	r2, [pc, #120]	; (8006078 <TIM_Base_SetConfig+0xf8>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d003      	beq.n	800600a <TIM_Base_SetConfig+0x8a>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4a1d      	ldr	r2, [pc, #116]	; (800607c <TIM_Base_SetConfig+0xfc>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d108      	bne.n	800601c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006010:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	68db      	ldr	r3, [r3, #12]
 8006016:	68fa      	ldr	r2, [r7, #12]
 8006018:	4313      	orrs	r3, r2
 800601a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	695b      	ldr	r3, [r3, #20]
 8006026:	4313      	orrs	r3, r2
 8006028:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	68fa      	ldr	r2, [r7, #12]
 800602e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	689a      	ldr	r2, [r3, #8]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a08      	ldr	r2, [pc, #32]	; (8006064 <TIM_Base_SetConfig+0xe4>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d103      	bne.n	8006050 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	691a      	ldr	r2, [r3, #16]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	615a      	str	r2, [r3, #20]
}
 8006056:	bf00      	nop
 8006058:	3714      	adds	r7, #20
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr
 8006062:	bf00      	nop
 8006064:	40010000 	.word	0x40010000
 8006068:	40000400 	.word	0x40000400
 800606c:	40000800 	.word	0x40000800
 8006070:	40000c00 	.word	0x40000c00
 8006074:	40014000 	.word	0x40014000
 8006078:	40014400 	.word	0x40014400
 800607c:	40014800 	.word	0x40014800

08006080 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006080:	b480      	push	{r7}
 8006082:	b087      	sub	sp, #28
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6a1b      	ldr	r3, [r3, #32]
 800608e:	f023 0201 	bic.w	r2, r3, #1
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6a1b      	ldr	r3, [r3, #32]
 800609a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	699b      	ldr	r3, [r3, #24]
 80060a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f023 0303 	bic.w	r3, r3, #3
 80060b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	68fa      	ldr	r2, [r7, #12]
 80060be:	4313      	orrs	r3, r2
 80060c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	f023 0302 	bic.w	r3, r3, #2
 80060c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	697a      	ldr	r2, [r7, #20]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	4a1c      	ldr	r2, [pc, #112]	; (8006148 <TIM_OC1_SetConfig+0xc8>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d10c      	bne.n	80060f6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	f023 0308 	bic.w	r3, r3, #8
 80060e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	68db      	ldr	r3, [r3, #12]
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	f023 0304 	bic.w	r3, r3, #4
 80060f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a13      	ldr	r2, [pc, #76]	; (8006148 <TIM_OC1_SetConfig+0xc8>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d111      	bne.n	8006122 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006104:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800610c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	693a      	ldr	r2, [r7, #16]
 8006114:	4313      	orrs	r3, r2
 8006116:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	693a      	ldr	r2, [r7, #16]
 800611e:	4313      	orrs	r3, r2
 8006120:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	693a      	ldr	r2, [r7, #16]
 8006126:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	68fa      	ldr	r2, [r7, #12]
 800612c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	685a      	ldr	r2, [r3, #4]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	697a      	ldr	r2, [r7, #20]
 800613a:	621a      	str	r2, [r3, #32]
}
 800613c:	bf00      	nop
 800613e:	371c      	adds	r7, #28
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr
 8006148:	40010000 	.word	0x40010000

0800614c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800614c:	b480      	push	{r7}
 800614e:	b087      	sub	sp, #28
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6a1b      	ldr	r3, [r3, #32]
 800615a:	f023 0210 	bic.w	r2, r3, #16
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a1b      	ldr	r3, [r3, #32]
 8006166:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800617a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006182:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	021b      	lsls	r3, r3, #8
 800618a:	68fa      	ldr	r2, [r7, #12]
 800618c:	4313      	orrs	r3, r2
 800618e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	f023 0320 	bic.w	r3, r3, #32
 8006196:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	011b      	lsls	r3, r3, #4
 800619e:	697a      	ldr	r2, [r7, #20]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	4a1e      	ldr	r2, [pc, #120]	; (8006220 <TIM_OC2_SetConfig+0xd4>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d10d      	bne.n	80061c8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	011b      	lsls	r3, r3, #4
 80061ba:	697a      	ldr	r2, [r7, #20]
 80061bc:	4313      	orrs	r3, r2
 80061be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061c6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a15      	ldr	r2, [pc, #84]	; (8006220 <TIM_OC2_SetConfig+0xd4>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d113      	bne.n	80061f8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80061d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	009b      	lsls	r3, r3, #2
 80061e6:	693a      	ldr	r2, [r7, #16]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	699b      	ldr	r3, [r3, #24]
 80061f0:	009b      	lsls	r3, r3, #2
 80061f2:	693a      	ldr	r2, [r7, #16]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	693a      	ldr	r2, [r7, #16]
 80061fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	68fa      	ldr	r2, [r7, #12]
 8006202:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	685a      	ldr	r2, [r3, #4]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	697a      	ldr	r2, [r7, #20]
 8006210:	621a      	str	r2, [r3, #32]
}
 8006212:	bf00      	nop
 8006214:	371c      	adds	r7, #28
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	40010000 	.word	0x40010000

08006224 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006224:	b480      	push	{r7}
 8006226:	b087      	sub	sp, #28
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a1b      	ldr	r3, [r3, #32]
 800623e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	69db      	ldr	r3, [r3, #28]
 800624a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006252:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f023 0303 	bic.w	r3, r3, #3
 800625a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	68fa      	ldr	r2, [r7, #12]
 8006262:	4313      	orrs	r3, r2
 8006264:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800626c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	021b      	lsls	r3, r3, #8
 8006274:	697a      	ldr	r2, [r7, #20]
 8006276:	4313      	orrs	r3, r2
 8006278:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a1d      	ldr	r2, [pc, #116]	; (80062f4 <TIM_OC3_SetConfig+0xd0>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d10d      	bne.n	800629e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006288:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	68db      	ldr	r3, [r3, #12]
 800628e:	021b      	lsls	r3, r3, #8
 8006290:	697a      	ldr	r2, [r7, #20]
 8006292:	4313      	orrs	r3, r2
 8006294:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800629c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a14      	ldr	r2, [pc, #80]	; (80062f4 <TIM_OC3_SetConfig+0xd0>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d113      	bne.n	80062ce <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80062ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80062b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	011b      	lsls	r3, r3, #4
 80062bc:	693a      	ldr	r2, [r7, #16]
 80062be:	4313      	orrs	r3, r2
 80062c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	699b      	ldr	r3, [r3, #24]
 80062c6:	011b      	lsls	r3, r3, #4
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	693a      	ldr	r2, [r7, #16]
 80062d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	685a      	ldr	r2, [r3, #4]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	697a      	ldr	r2, [r7, #20]
 80062e6:	621a      	str	r2, [r3, #32]
}
 80062e8:	bf00      	nop
 80062ea:	371c      	adds	r7, #28
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr
 80062f4:	40010000 	.word	0x40010000

080062f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b087      	sub	sp, #28
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a1b      	ldr	r3, [r3, #32]
 8006306:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6a1b      	ldr	r3, [r3, #32]
 8006312:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	69db      	ldr	r3, [r3, #28]
 800631e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800632e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	021b      	lsls	r3, r3, #8
 8006336:	68fa      	ldr	r2, [r7, #12]
 8006338:	4313      	orrs	r3, r2
 800633a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006342:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	031b      	lsls	r3, r3, #12
 800634a:	693a      	ldr	r2, [r7, #16]
 800634c:	4313      	orrs	r3, r2
 800634e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	4a10      	ldr	r2, [pc, #64]	; (8006394 <TIM_OC4_SetConfig+0x9c>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d109      	bne.n	800636c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800635e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	695b      	ldr	r3, [r3, #20]
 8006364:	019b      	lsls	r3, r3, #6
 8006366:	697a      	ldr	r2, [r7, #20]
 8006368:	4313      	orrs	r3, r2
 800636a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	697a      	ldr	r2, [r7, #20]
 8006370:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	685a      	ldr	r2, [r3, #4]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	693a      	ldr	r2, [r7, #16]
 8006384:	621a      	str	r2, [r3, #32]
}
 8006386:	bf00      	nop
 8006388:	371c      	adds	r7, #28
 800638a:	46bd      	mov	sp, r7
 800638c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop
 8006394:	40010000 	.word	0x40010000

08006398 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006398:	b480      	push	{r7}
 800639a:	b087      	sub	sp, #28
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6a1b      	ldr	r3, [r3, #32]
 80063a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	6a1b      	ldr	r3, [r3, #32]
 80063ae:	f023 0201 	bic.w	r2, r3, #1
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	011b      	lsls	r3, r3, #4
 80063c8:	693a      	ldr	r2, [r7, #16]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	f023 030a 	bic.w	r3, r3, #10
 80063d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80063d6:	697a      	ldr	r2, [r7, #20]
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	4313      	orrs	r3, r2
 80063dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	693a      	ldr	r2, [r7, #16]
 80063e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	697a      	ldr	r2, [r7, #20]
 80063e8:	621a      	str	r2, [r3, #32]
}
 80063ea:	bf00      	nop
 80063ec:	371c      	adds	r7, #28
 80063ee:	46bd      	mov	sp, r7
 80063f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f4:	4770      	bx	lr

080063f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063f6:	b480      	push	{r7}
 80063f8:	b087      	sub	sp, #28
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	60f8      	str	r0, [r7, #12]
 80063fe:	60b9      	str	r1, [r7, #8]
 8006400:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	6a1b      	ldr	r3, [r3, #32]
 8006406:	f023 0210 	bic.w	r2, r3, #16
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	699b      	ldr	r3, [r3, #24]
 8006412:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6a1b      	ldr	r3, [r3, #32]
 8006418:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006420:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	031b      	lsls	r3, r3, #12
 8006426:	697a      	ldr	r2, [r7, #20]
 8006428:	4313      	orrs	r3, r2
 800642a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006432:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	011b      	lsls	r3, r3, #4
 8006438:	693a      	ldr	r2, [r7, #16]
 800643a:	4313      	orrs	r3, r2
 800643c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	697a      	ldr	r2, [r7, #20]
 8006442:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	693a      	ldr	r2, [r7, #16]
 8006448:	621a      	str	r2, [r3, #32]
}
 800644a:	bf00      	nop
 800644c:	371c      	adds	r7, #28
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr

08006456 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006456:	b480      	push	{r7}
 8006458:	b085      	sub	sp, #20
 800645a:	af00      	add	r7, sp, #0
 800645c:	6078      	str	r0, [r7, #4]
 800645e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800646c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800646e:	683a      	ldr	r2, [r7, #0]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	4313      	orrs	r3, r2
 8006474:	f043 0307 	orr.w	r3, r3, #7
 8006478:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	609a      	str	r2, [r3, #8]
}
 8006480:	bf00      	nop
 8006482:	3714      	adds	r7, #20
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr

0800648c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800648c:	b480      	push	{r7}
 800648e:	b087      	sub	sp, #28
 8006490:	af00      	add	r7, sp, #0
 8006492:	60f8      	str	r0, [r7, #12]
 8006494:	60b9      	str	r1, [r7, #8]
 8006496:	607a      	str	r2, [r7, #4]
 8006498:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80064a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	021a      	lsls	r2, r3, #8
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	431a      	orrs	r2, r3
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	4313      	orrs	r3, r2
 80064b4:	697a      	ldr	r2, [r7, #20]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	697a      	ldr	r2, [r7, #20]
 80064be:	609a      	str	r2, [r3, #8]
}
 80064c0:	bf00      	nop
 80064c2:	371c      	adds	r7, #28
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr

080064cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b087      	sub	sp, #28
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	60b9      	str	r1, [r7, #8]
 80064d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	f003 031f 	and.w	r3, r3, #31
 80064de:	2201      	movs	r2, #1
 80064e0:	fa02 f303 	lsl.w	r3, r2, r3
 80064e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6a1a      	ldr	r2, [r3, #32]
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	43db      	mvns	r3, r3
 80064ee:	401a      	ands	r2, r3
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6a1a      	ldr	r2, [r3, #32]
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	f003 031f 	and.w	r3, r3, #31
 80064fe:	6879      	ldr	r1, [r7, #4]
 8006500:	fa01 f303 	lsl.w	r3, r1, r3
 8006504:	431a      	orrs	r2, r3
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	621a      	str	r2, [r3, #32]
}
 800650a:	bf00      	nop
 800650c:	371c      	adds	r7, #28
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr
	...

08006518 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006518:	b480      	push	{r7}
 800651a:	b085      	sub	sp, #20
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006528:	2b01      	cmp	r3, #1
 800652a:	d101      	bne.n	8006530 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800652c:	2302      	movs	r3, #2
 800652e:	e050      	b.n	80065d2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2201      	movs	r2, #1
 8006534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2202      	movs	r2, #2
 800653c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006556:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	68fa      	ldr	r2, [r7, #12]
 800655e:	4313      	orrs	r3, r2
 8006560:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	68fa      	ldr	r2, [r7, #12]
 8006568:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a1c      	ldr	r2, [pc, #112]	; (80065e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d018      	beq.n	80065a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800657c:	d013      	beq.n	80065a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a18      	ldr	r2, [pc, #96]	; (80065e4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d00e      	beq.n	80065a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a16      	ldr	r2, [pc, #88]	; (80065e8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d009      	beq.n	80065a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a15      	ldr	r2, [pc, #84]	; (80065ec <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d004      	beq.n	80065a6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a13      	ldr	r2, [pc, #76]	; (80065f0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d10c      	bne.n	80065c0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	68ba      	ldr	r2, [r7, #8]
 80065b4:	4313      	orrs	r3, r2
 80065b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	68ba      	ldr	r2, [r7, #8]
 80065be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2200      	movs	r2, #0
 80065cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80065d0:	2300      	movs	r3, #0
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3714      	adds	r7, #20
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr
 80065de:	bf00      	nop
 80065e0:	40010000 	.word	0x40010000
 80065e4:	40000400 	.word	0x40000400
 80065e8:	40000800 	.word	0x40000800
 80065ec:	40000c00 	.word	0x40000c00
 80065f0:	40014000 	.word	0x40014000

080065f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80065fc:	bf00      	nop
 80065fe:	370c      	adds	r7, #12
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr

08006608 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006608:	b480      	push	{r7}
 800660a:	b083      	sub	sp, #12
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006610:	bf00      	nop
 8006612:	370c      	adds	r7, #12
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr

0800661c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800661c:	b480      	push	{r7}
 800661e:	b085      	sub	sp, #20
 8006620:	af00      	add	r7, sp, #0
 8006622:	4603      	mov	r3, r0
 8006624:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006626:	2300      	movs	r3, #0
 8006628:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800662a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800662e:	2b84      	cmp	r3, #132	; 0x84
 8006630:	d005      	beq.n	800663e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006632:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	4413      	add	r3, r2
 800663a:	3303      	adds	r3, #3
 800663c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800663e:	68fb      	ldr	r3, [r7, #12]
}
 8006640:	4618      	mov	r0, r3
 8006642:	3714      	adds	r7, #20
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr

0800664c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006650:	f000 ff60 	bl	8007514 <vTaskStartScheduler>
  
  return osOK;
 8006654:	2300      	movs	r3, #0
}
 8006656:	4618      	mov	r0, r3
 8006658:	bd80      	pop	{r7, pc}

0800665a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800665a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800665c:	b089      	sub	sp, #36	; 0x24
 800665e:	af04      	add	r7, sp, #16
 8006660:	6078      	str	r0, [r7, #4]
 8006662:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	695b      	ldr	r3, [r3, #20]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d020      	beq.n	80066ae <osThreadCreate+0x54>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	699b      	ldr	r3, [r3, #24]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d01c      	beq.n	80066ae <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685c      	ldr	r4, [r3, #4]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681d      	ldr	r5, [r3, #0]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	691e      	ldr	r6, [r3, #16]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006686:	4618      	mov	r0, r3
 8006688:	f7ff ffc8 	bl	800661c <makeFreeRtosPriority>
 800668c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	695b      	ldr	r3, [r3, #20]
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006696:	9202      	str	r2, [sp, #8]
 8006698:	9301      	str	r3, [sp, #4]
 800669a:	9100      	str	r1, [sp, #0]
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	4632      	mov	r2, r6
 80066a0:	4629      	mov	r1, r5
 80066a2:	4620      	mov	r0, r4
 80066a4:	f000 fd6f 	bl	8007186 <xTaskCreateStatic>
 80066a8:	4603      	mov	r3, r0
 80066aa:	60fb      	str	r3, [r7, #12]
 80066ac:	e01c      	b.n	80066e8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	685c      	ldr	r4, [r3, #4]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80066ba:	b29e      	uxth	r6, r3
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80066c2:	4618      	mov	r0, r3
 80066c4:	f7ff ffaa 	bl	800661c <makeFreeRtosPriority>
 80066c8:	4602      	mov	r2, r0
 80066ca:	f107 030c 	add.w	r3, r7, #12
 80066ce:	9301      	str	r3, [sp, #4]
 80066d0:	9200      	str	r2, [sp, #0]
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	4632      	mov	r2, r6
 80066d6:	4629      	mov	r1, r5
 80066d8:	4620      	mov	r0, r4
 80066da:	f000 fdb1 	bl	8007240 <xTaskCreate>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d001      	beq.n	80066e8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80066e4:	2300      	movs	r3, #0
 80066e6:	e000      	b.n	80066ea <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80066e8:	68fb      	ldr	r3, [r7, #12]
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3714      	adds	r7, #20
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080066f2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80066f2:	b580      	push	{r7, lr}
 80066f4:	b084      	sub	sp, #16
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d001      	beq.n	8006708 <osDelay+0x16>
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	e000      	b.n	800670a <osDelay+0x18>
 8006708:	2301      	movs	r3, #1
 800670a:	4618      	mov	r0, r3
 800670c:	f000 fece 	bl	80074ac <vTaskDelay>
  
  return osOK;
 8006710:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006712:	4618      	mov	r0, r3
 8006714:	3710      	adds	r7, #16
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}

0800671a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800671a:	b480      	push	{r7}
 800671c:	b083      	sub	sp, #12
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f103 0208 	add.w	r2, r3, #8
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f04f 32ff 	mov.w	r2, #4294967295
 8006732:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f103 0208 	add.w	r2, r3, #8
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f103 0208 	add.w	r2, r3, #8
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800674e:	bf00      	nop
 8006750:	370c      	adds	r7, #12
 8006752:	46bd      	mov	sp, r7
 8006754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006758:	4770      	bx	lr

0800675a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800675a:	b480      	push	{r7}
 800675c:	b083      	sub	sp, #12
 800675e:	af00      	add	r7, sp, #0
 8006760:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006774:	b480      	push	{r7}
 8006776:	b085      	sub	sp, #20
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	689a      	ldr	r2, [r3, #8]
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	683a      	ldr	r2, [r7, #0]
 8006798:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	683a      	ldr	r2, [r7, #0]
 800679e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	687a      	ldr	r2, [r7, #4]
 80067a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	1c5a      	adds	r2, r3, #1
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	601a      	str	r2, [r3, #0]
}
 80067b0:	bf00      	nop
 80067b2:	3714      	adds	r7, #20
 80067b4:	46bd      	mov	sp, r7
 80067b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ba:	4770      	bx	lr

080067bc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80067bc:	b480      	push	{r7}
 80067be:	b085      	sub	sp, #20
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d2:	d103      	bne.n	80067dc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	691b      	ldr	r3, [r3, #16]
 80067d8:	60fb      	str	r3, [r7, #12]
 80067da:	e00c      	b.n	80067f6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	3308      	adds	r3, #8
 80067e0:	60fb      	str	r3, [r7, #12]
 80067e2:	e002      	b.n	80067ea <vListInsert+0x2e>
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	60fb      	str	r3, [r7, #12]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	68ba      	ldr	r2, [r7, #8]
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d2f6      	bcs.n	80067e4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	685a      	ldr	r2, [r3, #4]
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	683a      	ldr	r2, [r7, #0]
 8006804:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	68fa      	ldr	r2, [r7, #12]
 800680a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	683a      	ldr	r2, [r7, #0]
 8006810:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	1c5a      	adds	r2, r3, #1
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	601a      	str	r2, [r3, #0]
}
 8006822:	bf00      	nop
 8006824:	3714      	adds	r7, #20
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr

0800682e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800682e:	b480      	push	{r7}
 8006830:	b085      	sub	sp, #20
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	691b      	ldr	r3, [r3, #16]
 800683a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	6892      	ldr	r2, [r2, #8]
 8006844:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	687a      	ldr	r2, [r7, #4]
 800684c:	6852      	ldr	r2, [r2, #4]
 800684e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	687a      	ldr	r2, [r7, #4]
 8006856:	429a      	cmp	r2, r3
 8006858:	d103      	bne.n	8006862 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	689a      	ldr	r2, [r3, #8]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	1e5a      	subs	r2, r3, #1
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
}
 8006876:	4618      	mov	r0, r3
 8006878:	3714      	adds	r7, #20
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr
	...

08006884 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b084      	sub	sp, #16
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d10a      	bne.n	80068ae <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800689c:	f383 8811 	msr	BASEPRI, r3
 80068a0:	f3bf 8f6f 	isb	sy
 80068a4:	f3bf 8f4f 	dsb	sy
 80068a8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80068aa:	bf00      	nop
 80068ac:	e7fe      	b.n	80068ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80068ae:	f001 fc69 	bl	8008184 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068ba:	68f9      	ldr	r1, [r7, #12]
 80068bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80068be:	fb01 f303 	mul.w	r3, r1, r3
 80068c2:	441a      	add	r2, r3
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2200      	movs	r2, #0
 80068cc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068de:	3b01      	subs	r3, #1
 80068e0:	68f9      	ldr	r1, [r7, #12]
 80068e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80068e4:	fb01 f303 	mul.w	r3, r1, r3
 80068e8:	441a      	add	r2, r3
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	22ff      	movs	r2, #255	; 0xff
 80068f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	22ff      	movs	r2, #255	; 0xff
 80068fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d114      	bne.n	800692e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	691b      	ldr	r3, [r3, #16]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d01a      	beq.n	8006942 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	3310      	adds	r3, #16
 8006910:	4618      	mov	r0, r3
 8006912:	f001 f841 	bl	8007998 <xTaskRemoveFromEventList>
 8006916:	4603      	mov	r3, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d012      	beq.n	8006942 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800691c:	4b0c      	ldr	r3, [pc, #48]	; (8006950 <xQueueGenericReset+0xcc>)
 800691e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006922:	601a      	str	r2, [r3, #0]
 8006924:	f3bf 8f4f 	dsb	sy
 8006928:	f3bf 8f6f 	isb	sy
 800692c:	e009      	b.n	8006942 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	3310      	adds	r3, #16
 8006932:	4618      	mov	r0, r3
 8006934:	f7ff fef1 	bl	800671a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	3324      	adds	r3, #36	; 0x24
 800693c:	4618      	mov	r0, r3
 800693e:	f7ff feec 	bl	800671a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006942:	f001 fc4f 	bl	80081e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006946:	2301      	movs	r3, #1
}
 8006948:	4618      	mov	r0, r3
 800694a:	3710      	adds	r7, #16
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}
 8006950:	e000ed04 	.word	0xe000ed04

08006954 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006954:	b580      	push	{r7, lr}
 8006956:	b08a      	sub	sp, #40	; 0x28
 8006958:	af02      	add	r7, sp, #8
 800695a:	60f8      	str	r0, [r7, #12]
 800695c:	60b9      	str	r1, [r7, #8]
 800695e:	4613      	mov	r3, r2
 8006960:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d10a      	bne.n	800697e <xQueueGenericCreate+0x2a>
	__asm volatile
 8006968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800696c:	f383 8811 	msr	BASEPRI, r3
 8006970:	f3bf 8f6f 	isb	sy
 8006974:	f3bf 8f4f 	dsb	sy
 8006978:	613b      	str	r3, [r7, #16]
}
 800697a:	bf00      	nop
 800697c:	e7fe      	b.n	800697c <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d102      	bne.n	800698a <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006984:	2300      	movs	r3, #0
 8006986:	61fb      	str	r3, [r7, #28]
 8006988:	e004      	b.n	8006994 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	68ba      	ldr	r2, [r7, #8]
 800698e:	fb02 f303 	mul.w	r3, r2, r3
 8006992:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	334c      	adds	r3, #76	; 0x4c
 8006998:	4618      	mov	r0, r3
 800699a:	f001 fcd5 	bl	8008348 <pvPortMalloc>
 800699e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d011      	beq.n	80069ca <xQueueGenericCreate+0x76>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	334c      	adds	r3, #76	; 0x4c
 80069ae:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80069b0:	69bb      	ldr	r3, [r7, #24]
 80069b2:	2200      	movs	r2, #0
 80069b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80069b8:	79fa      	ldrb	r2, [r7, #7]
 80069ba:	69bb      	ldr	r3, [r7, #24]
 80069bc:	9300      	str	r3, [sp, #0]
 80069be:	4613      	mov	r3, r2
 80069c0:	697a      	ldr	r2, [r7, #20]
 80069c2:	68b9      	ldr	r1, [r7, #8]
 80069c4:	68f8      	ldr	r0, [r7, #12]
 80069c6:	f000 f805 	bl	80069d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80069ca:	69bb      	ldr	r3, [r7, #24]
	}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3720      	adds	r7, #32
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b084      	sub	sp, #16
 80069d8:	af00      	add	r7, sp, #0
 80069da:	60f8      	str	r0, [r7, #12]
 80069dc:	60b9      	str	r1, [r7, #8]
 80069de:	607a      	str	r2, [r7, #4]
 80069e0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d103      	bne.n	80069f0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80069e8:	69bb      	ldr	r3, [r7, #24]
 80069ea:	69ba      	ldr	r2, [r7, #24]
 80069ec:	601a      	str	r2, [r3, #0]
 80069ee:	e002      	b.n	80069f6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80069f6:	69bb      	ldr	r3, [r7, #24]
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80069fc:	69bb      	ldr	r3, [r7, #24]
 80069fe:	68ba      	ldr	r2, [r7, #8]
 8006a00:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006a02:	2101      	movs	r1, #1
 8006a04:	69b8      	ldr	r0, [r7, #24]
 8006a06:	f7ff ff3d 	bl	8006884 <xQueueGenericReset>
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006a10:	bf00      	nop
 8006a12:	3710      	adds	r7, #16
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bd80      	pop	{r7, pc}

08006a18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b08e      	sub	sp, #56	; 0x38
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	60f8      	str	r0, [r7, #12]
 8006a20:	60b9      	str	r1, [r7, #8]
 8006a22:	607a      	str	r2, [r7, #4]
 8006a24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006a26:	2300      	movs	r3, #0
 8006a28:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d10a      	bne.n	8006a4a <xQueueGenericSend+0x32>
	__asm volatile
 8006a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a38:	f383 8811 	msr	BASEPRI, r3
 8006a3c:	f3bf 8f6f 	isb	sy
 8006a40:	f3bf 8f4f 	dsb	sy
 8006a44:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006a46:	bf00      	nop
 8006a48:	e7fe      	b.n	8006a48 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d103      	bne.n	8006a58 <xQueueGenericSend+0x40>
 8006a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d101      	bne.n	8006a5c <xQueueGenericSend+0x44>
 8006a58:	2301      	movs	r3, #1
 8006a5a:	e000      	b.n	8006a5e <xQueueGenericSend+0x46>
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d10a      	bne.n	8006a78 <xQueueGenericSend+0x60>
	__asm volatile
 8006a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a66:	f383 8811 	msr	BASEPRI, r3
 8006a6a:	f3bf 8f6f 	isb	sy
 8006a6e:	f3bf 8f4f 	dsb	sy
 8006a72:	623b      	str	r3, [r7, #32]
}
 8006a74:	bf00      	nop
 8006a76:	e7fe      	b.n	8006a76 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	2b02      	cmp	r3, #2
 8006a7c:	d103      	bne.n	8006a86 <xQueueGenericSend+0x6e>
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d101      	bne.n	8006a8a <xQueueGenericSend+0x72>
 8006a86:	2301      	movs	r3, #1
 8006a88:	e000      	b.n	8006a8c <xQueueGenericSend+0x74>
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d10a      	bne.n	8006aa6 <xQueueGenericSend+0x8e>
	__asm volatile
 8006a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a94:	f383 8811 	msr	BASEPRI, r3
 8006a98:	f3bf 8f6f 	isb	sy
 8006a9c:	f3bf 8f4f 	dsb	sy
 8006aa0:	61fb      	str	r3, [r7, #28]
}
 8006aa2:	bf00      	nop
 8006aa4:	e7fe      	b.n	8006aa4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006aa6:	f001 f933 	bl	8007d10 <xTaskGetSchedulerState>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d102      	bne.n	8006ab6 <xQueueGenericSend+0x9e>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d101      	bne.n	8006aba <xQueueGenericSend+0xa2>
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e000      	b.n	8006abc <xQueueGenericSend+0xa4>
 8006aba:	2300      	movs	r3, #0
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d10a      	bne.n	8006ad6 <xQueueGenericSend+0xbe>
	__asm volatile
 8006ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ac4:	f383 8811 	msr	BASEPRI, r3
 8006ac8:	f3bf 8f6f 	isb	sy
 8006acc:	f3bf 8f4f 	dsb	sy
 8006ad0:	61bb      	str	r3, [r7, #24]
}
 8006ad2:	bf00      	nop
 8006ad4:	e7fe      	b.n	8006ad4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006ad6:	f001 fb55 	bl	8008184 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006adc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ae0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d302      	bcc.n	8006aec <xQueueGenericSend+0xd4>
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	2b02      	cmp	r3, #2
 8006aea:	d146      	bne.n	8006b7a <xQueueGenericSend+0x162>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af0:	62fb      	str	r3, [r7, #44]	; 0x2c

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006af2:	683a      	ldr	r2, [r7, #0]
 8006af4:	68b9      	ldr	r1, [r7, #8]
 8006af6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006af8:	f000 f98a 	bl	8006e10 <prvCopyDataToQueue>
 8006afc:	62b8      	str	r0, [r7, #40]	; 0x28

					if( pxQueue->pxQueueSetContainer != NULL )
 8006afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d015      	beq.n	8006b32 <xQueueGenericSend+0x11a>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	2b02      	cmp	r3, #2
 8006b0a:	d102      	bne.n	8006b12 <xQueueGenericSend+0xfa>
 8006b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d12f      	bne.n	8006b72 <xQueueGenericSend+0x15a>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 8006b12:	6839      	ldr	r1, [r7, #0]
 8006b14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006b16:	f000 fadc 	bl	80070d2 <prvNotifyQueueSetContainer>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d028      	beq.n	8006b72 <xQueueGenericSend+0x15a>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 8006b20:	4b4a      	ldr	r3, [pc, #296]	; (8006c4c <xQueueGenericSend+0x234>)
 8006b22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b26:	601a      	str	r2, [r3, #0]
 8006b28:	f3bf 8f4f 	dsb	sy
 8006b2c:	f3bf 8f6f 	isb	sy
 8006b30:	e01f      	b.n	8006b72 <xQueueGenericSend+0x15a>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d010      	beq.n	8006b5c <xQueueGenericSend+0x144>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b3c:	3324      	adds	r3, #36	; 0x24
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f000 ff2a 	bl	8007998 <xTaskRemoveFromEventList>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d013      	beq.n	8006b72 <xQueueGenericSend+0x15a>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 8006b4a:	4b40      	ldr	r3, [pc, #256]	; (8006c4c <xQueueGenericSend+0x234>)
 8006b4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b50:	601a      	str	r2, [r3, #0]
 8006b52:	f3bf 8f4f 	dsb	sy
 8006b56:	f3bf 8f6f 	isb	sy
 8006b5a:	e00a      	b.n	8006b72 <xQueueGenericSend+0x15a>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 8006b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d007      	beq.n	8006b72 <xQueueGenericSend+0x15a>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 8006b62:	4b3a      	ldr	r3, [pc, #232]	; (8006c4c <xQueueGenericSend+0x234>)
 8006b64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b68:	601a      	str	r2, [r3, #0]
 8006b6a:	f3bf 8f4f 	dsb	sy
 8006b6e:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006b72:	f001 fb37 	bl	80081e4 <vPortExitCritical>
				return pdPASS;
 8006b76:	2301      	movs	r3, #1
 8006b78:	e063      	b.n	8006c42 <xQueueGenericSend+0x22a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d103      	bne.n	8006b88 <xQueueGenericSend+0x170>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006b80:	f001 fb30 	bl	80081e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006b84:	2300      	movs	r3, #0
 8006b86:	e05c      	b.n	8006c42 <xQueueGenericSend+0x22a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006b88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d106      	bne.n	8006b9c <xQueueGenericSend+0x184>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006b8e:	f107 0310 	add.w	r3, r7, #16
 8006b92:	4618      	mov	r0, r3
 8006b94:	f000 ff62 	bl	8007a5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006b9c:	f001 fb22 	bl	80081e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006ba0:	f000 fd18 	bl	80075d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ba4:	f001 faee 	bl	8008184 <vPortEnterCritical>
 8006ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006baa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006bae:	b25b      	sxtb	r3, r3
 8006bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bb4:	d103      	bne.n	8006bbe <xQueueGenericSend+0x1a6>
 8006bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006bbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bc0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006bc4:	b25b      	sxtb	r3, r3
 8006bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bca:	d103      	bne.n	8006bd4 <xQueueGenericSend+0x1bc>
 8006bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006bd4:	f001 fb06 	bl	80081e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006bd8:	1d3a      	adds	r2, r7, #4
 8006bda:	f107 0310 	add.w	r3, r7, #16
 8006bde:	4611      	mov	r1, r2
 8006be0:	4618      	mov	r0, r3
 8006be2:	f000 ff51 	bl	8007a88 <xTaskCheckForTimeOut>
 8006be6:	4603      	mov	r3, r0
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d124      	bne.n	8006c36 <xQueueGenericSend+0x21e>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006bec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006bee:	f000 fa15 	bl	800701c <prvIsQueueFull>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d018      	beq.n	8006c2a <xQueueGenericSend+0x212>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bfa:	3310      	adds	r3, #16
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	4611      	mov	r1, r2
 8006c00:	4618      	mov	r0, r3
 8006c02:	f000 fea5 	bl	8007950 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006c06:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006c08:	f000 f992 	bl	8006f30 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006c0c:	f000 fcf0 	bl	80075f0 <xTaskResumeAll>
 8006c10:	4603      	mov	r3, r0
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	f47f af5f 	bne.w	8006ad6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006c18:	4b0c      	ldr	r3, [pc, #48]	; (8006c4c <xQueueGenericSend+0x234>)
 8006c1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c1e:	601a      	str	r2, [r3, #0]
 8006c20:	f3bf 8f4f 	dsb	sy
 8006c24:	f3bf 8f6f 	isb	sy
 8006c28:	e755      	b.n	8006ad6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006c2a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006c2c:	f000 f980 	bl	8006f30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c30:	f000 fcde 	bl	80075f0 <xTaskResumeAll>
 8006c34:	e74f      	b.n	8006ad6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006c36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006c38:	f000 f97a 	bl	8006f30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c3c:	f000 fcd8 	bl	80075f0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006c40:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3738      	adds	r7, #56	; 0x38
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
 8006c4a:	bf00      	nop
 8006c4c:	e000ed04 	.word	0xe000ed04

08006c50 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b08c      	sub	sp, #48	; 0x30
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d10a      	bne.n	8006c80 <xQueueReceive+0x30>
	__asm volatile
 8006c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c6e:	f383 8811 	msr	BASEPRI, r3
 8006c72:	f3bf 8f6f 	isb	sy
 8006c76:	f3bf 8f4f 	dsb	sy
 8006c7a:	623b      	str	r3, [r7, #32]
}
 8006c7c:	bf00      	nop
 8006c7e:	e7fe      	b.n	8006c7e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d103      	bne.n	8006c8e <xQueueReceive+0x3e>
 8006c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d101      	bne.n	8006c92 <xQueueReceive+0x42>
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e000      	b.n	8006c94 <xQueueReceive+0x44>
 8006c92:	2300      	movs	r3, #0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d10a      	bne.n	8006cae <xQueueReceive+0x5e>
	__asm volatile
 8006c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c9c:	f383 8811 	msr	BASEPRI, r3
 8006ca0:	f3bf 8f6f 	isb	sy
 8006ca4:	f3bf 8f4f 	dsb	sy
 8006ca8:	61fb      	str	r3, [r7, #28]
}
 8006caa:	bf00      	nop
 8006cac:	e7fe      	b.n	8006cac <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006cae:	f001 f82f 	bl	8007d10 <xTaskGetSchedulerState>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d102      	bne.n	8006cbe <xQueueReceive+0x6e>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d101      	bne.n	8006cc2 <xQueueReceive+0x72>
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e000      	b.n	8006cc4 <xQueueReceive+0x74>
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d10a      	bne.n	8006cde <xQueueReceive+0x8e>
	__asm volatile
 8006cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ccc:	f383 8811 	msr	BASEPRI, r3
 8006cd0:	f3bf 8f6f 	isb	sy
 8006cd4:	f3bf 8f4f 	dsb	sy
 8006cd8:	61bb      	str	r3, [r7, #24]
}
 8006cda:	bf00      	nop
 8006cdc:	e7fe      	b.n	8006cdc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006cde:	f001 fa51 	bl	8008184 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ce6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d01f      	beq.n	8006d2e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006cee:	68b9      	ldr	r1, [r7, #8]
 8006cf0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cf2:	f000 f8f7 	bl	8006ee4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf8:	1e5a      	subs	r2, r3, #1
 8006cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cfc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d00:	691b      	ldr	r3, [r3, #16]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d00f      	beq.n	8006d26 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d08:	3310      	adds	r3, #16
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f000 fe44 	bl	8007998 <xTaskRemoveFromEventList>
 8006d10:	4603      	mov	r3, r0
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d007      	beq.n	8006d26 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006d16:	4b3d      	ldr	r3, [pc, #244]	; (8006e0c <xQueueReceive+0x1bc>)
 8006d18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d1c:	601a      	str	r2, [r3, #0]
 8006d1e:	f3bf 8f4f 	dsb	sy
 8006d22:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006d26:	f001 fa5d 	bl	80081e4 <vPortExitCritical>
				return pdPASS;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e069      	b.n	8006e02 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d103      	bne.n	8006d3c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006d34:	f001 fa56 	bl	80081e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	e062      	b.n	8006e02 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d106      	bne.n	8006d50 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d42:	f107 0310 	add.w	r3, r7, #16
 8006d46:	4618      	mov	r0, r3
 8006d48:	f000 fe88 	bl	8007a5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006d50:	f001 fa48 	bl	80081e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006d54:	f000 fc3e 	bl	80075d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006d58:	f001 fa14 	bl	8008184 <vPortEnterCritical>
 8006d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d5e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d62:	b25b      	sxtb	r3, r3
 8006d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d68:	d103      	bne.n	8006d72 <xQueueReceive+0x122>
 8006d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d74:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d78:	b25b      	sxtb	r3, r3
 8006d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d7e:	d103      	bne.n	8006d88 <xQueueReceive+0x138>
 8006d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d82:	2200      	movs	r2, #0
 8006d84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d88:	f001 fa2c 	bl	80081e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006d8c:	1d3a      	adds	r2, r7, #4
 8006d8e:	f107 0310 	add.w	r3, r7, #16
 8006d92:	4611      	mov	r1, r2
 8006d94:	4618      	mov	r0, r3
 8006d96:	f000 fe77 	bl	8007a88 <xTaskCheckForTimeOut>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d123      	bne.n	8006de8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006da0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006da2:	f000 f925 	bl	8006ff0 <prvIsQueueEmpty>
 8006da6:	4603      	mov	r3, r0
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d017      	beq.n	8006ddc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dae:	3324      	adds	r3, #36	; 0x24
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	4611      	mov	r1, r2
 8006db4:	4618      	mov	r0, r3
 8006db6:	f000 fdcb 	bl	8007950 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006dba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006dbc:	f000 f8b8 	bl	8006f30 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006dc0:	f000 fc16 	bl	80075f0 <xTaskResumeAll>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d189      	bne.n	8006cde <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006dca:	4b10      	ldr	r3, [pc, #64]	; (8006e0c <xQueueReceive+0x1bc>)
 8006dcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006dd0:	601a      	str	r2, [r3, #0]
 8006dd2:	f3bf 8f4f 	dsb	sy
 8006dd6:	f3bf 8f6f 	isb	sy
 8006dda:	e780      	b.n	8006cde <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006ddc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006dde:	f000 f8a7 	bl	8006f30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006de2:	f000 fc05 	bl	80075f0 <xTaskResumeAll>
 8006de6:	e77a      	b.n	8006cde <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006de8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006dea:	f000 f8a1 	bl	8006f30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006dee:	f000 fbff 	bl	80075f0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006df2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006df4:	f000 f8fc 	bl	8006ff0 <prvIsQueueEmpty>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	f43f af6f 	beq.w	8006cde <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006e00:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3730      	adds	r7, #48	; 0x30
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	bf00      	nop
 8006e0c:	e000ed04 	.word	0xe000ed04

08006e10 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b086      	sub	sp, #24
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e24:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d10d      	bne.n	8006e4a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d14d      	bne.n	8006ed2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	f000 ff86 	bl	8007d4c <xTaskPriorityDisinherit>
 8006e40:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	2200      	movs	r2, #0
 8006e46:	609a      	str	r2, [r3, #8]
 8006e48:	e043      	b.n	8006ed2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d119      	bne.n	8006e84 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	6858      	ldr	r0, [r3, #4]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e58:	461a      	mov	r2, r3
 8006e5a:	68b9      	ldr	r1, [r7, #8]
 8006e5c:	f001 fc78 	bl	8008750 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	685a      	ldr	r2, [r3, #4]
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e68:	441a      	add	r2, r3
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	685a      	ldr	r2, [r3, #4]
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	689b      	ldr	r3, [r3, #8]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d32b      	bcc.n	8006ed2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	605a      	str	r2, [r3, #4]
 8006e82:	e026      	b.n	8006ed2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	68d8      	ldr	r0, [r3, #12]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e8c:	461a      	mov	r2, r3
 8006e8e:	68b9      	ldr	r1, [r7, #8]
 8006e90:	f001 fc5e 	bl	8008750 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	68da      	ldr	r2, [r3, #12]
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e9c:	425b      	negs	r3, r3
 8006e9e:	441a      	add	r2, r3
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	68da      	ldr	r2, [r3, #12]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d207      	bcs.n	8006ec0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	689a      	ldr	r2, [r3, #8]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eb8:	425b      	negs	r3, r3
 8006eba:	441a      	add	r2, r3
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2b02      	cmp	r3, #2
 8006ec4:	d105      	bne.n	8006ed2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d002      	beq.n	8006ed2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006ecc:	693b      	ldr	r3, [r7, #16]
 8006ece:	3b01      	subs	r3, #1
 8006ed0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	1c5a      	adds	r2, r3, #1
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006eda:	697b      	ldr	r3, [r7, #20]
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3718      	adds	r7, #24
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}

08006ee4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b082      	sub	sp, #8
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d018      	beq.n	8006f28 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	68da      	ldr	r2, [r3, #12]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006efe:	441a      	add	r2, r3
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	68da      	ldr	r2, [r3, #12]
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d303      	bcc.n	8006f18 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	68d9      	ldr	r1, [r3, #12]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f20:	461a      	mov	r2, r3
 8006f22:	6838      	ldr	r0, [r7, #0]
 8006f24:	f001 fc14 	bl	8008750 <memcpy>
	}
}
 8006f28:	bf00      	nop
 8006f2a:	3708      	adds	r7, #8
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006f38:	f001 f924 	bl	8008184 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f42:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f44:	e01f      	b.n	8006f86 <prvUnlockQueue+0x56>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d009      	beq.n	8006f62 <prvUnlockQueue+0x32>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 8006f4e:	2100      	movs	r1, #0
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 f8be 	bl	80070d2 <prvNotifyQueueSetContainer>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d010      	beq.n	8006f7e <prvUnlockQueue+0x4e>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 8006f5c:	f000 fdf6 	bl	8007b4c <vTaskMissedYield>
 8006f60:	e00d      	b.n	8006f7e <prvUnlockQueue+0x4e>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d012      	beq.n	8006f90 <prvUnlockQueue+0x60>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	3324      	adds	r3, #36	; 0x24
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f000 fd12 	bl	8007998 <xTaskRemoveFromEventList>
 8006f74:	4603      	mov	r3, r0
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d001      	beq.n	8006f7e <prvUnlockQueue+0x4e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 8006f7a:	f000 fde7 	bl	8007b4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006f7e:	7bfb      	ldrb	r3, [r7, #15]
 8006f80:	3b01      	subs	r3, #1
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	dcdb      	bgt.n	8006f46 <prvUnlockQueue+0x16>
 8006f8e:	e000      	b.n	8006f92 <prvUnlockQueue+0x62>
						break;
 8006f90:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	22ff      	movs	r2, #255	; 0xff
 8006f96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006f9a:	f001 f923 	bl	80081e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006f9e:	f001 f8f1 	bl	8008184 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006fa8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006faa:	e011      	b.n	8006fd0 <prvUnlockQueue+0xa0>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	691b      	ldr	r3, [r3, #16]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d012      	beq.n	8006fda <prvUnlockQueue+0xaa>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	3310      	adds	r3, #16
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f000 fced 	bl	8007998 <xTaskRemoveFromEventList>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d001      	beq.n	8006fc8 <prvUnlockQueue+0x98>
				{
					vTaskMissedYield();
 8006fc4:	f000 fdc2 	bl	8007b4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006fc8:	7bbb      	ldrb	r3, [r7, #14]
 8006fca:	3b01      	subs	r3, #1
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006fd0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	dce9      	bgt.n	8006fac <prvUnlockQueue+0x7c>
 8006fd8:	e000      	b.n	8006fdc <prvUnlockQueue+0xac>
			}
			else
			{
				break;
 8006fda:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	22ff      	movs	r2, #255	; 0xff
 8006fe0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006fe4:	f001 f8fe 	bl	80081e4 <vPortExitCritical>
}
 8006fe8:	bf00      	nop
 8006fea:	3710      	adds	r7, #16
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}

08006ff0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b084      	sub	sp, #16
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006ff8:	f001 f8c4 	bl	8008184 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007000:	2b00      	cmp	r3, #0
 8007002:	d102      	bne.n	800700a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007004:	2301      	movs	r3, #1
 8007006:	60fb      	str	r3, [r7, #12]
 8007008:	e001      	b.n	800700e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800700a:	2300      	movs	r3, #0
 800700c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800700e:	f001 f8e9 	bl	80081e4 <vPortExitCritical>

	return xReturn;
 8007012:	68fb      	ldr	r3, [r7, #12]
}
 8007014:	4618      	mov	r0, r3
 8007016:	3710      	adds	r7, #16
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b084      	sub	sp, #16
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007024:	f001 f8ae 	bl	8008184 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007030:	429a      	cmp	r2, r3
 8007032:	d102      	bne.n	800703a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007034:	2301      	movs	r3, #1
 8007036:	60fb      	str	r3, [r7, #12]
 8007038:	e001      	b.n	800703e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800703a:	2300      	movs	r3, #0
 800703c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800703e:	f001 f8d1 	bl	80081e4 <vPortExitCritical>

	return xReturn;
 8007042:	68fb      	ldr	r3, [r7, #12]
}
 8007044:	4618      	mov	r0, r3
 8007046:	3710      	adds	r7, #16
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}

0800704c <xQueueCreateSet>:
/*-----------------------------------------------------------*/

#if( ( configUSE_QUEUE_SETS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueSetHandle_t xQueueCreateSet( const UBaseType_t uxEventQueueLength )
	{
 800704c:	b580      	push	{r7, lr}
 800704e:	b084      	sub	sp, #16
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
	QueueSetHandle_t pxQueue;

		pxQueue = xQueueGenericCreate( uxEventQueueLength, ( UBaseType_t ) sizeof( Queue_t * ), queueQUEUE_TYPE_SET );
 8007054:	2200      	movs	r2, #0
 8007056:	2104      	movs	r1, #4
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f7ff fc7b 	bl	8006954 <xQueueGenericCreate>
 800705e:	60f8      	str	r0, [r7, #12]

		return pxQueue;
 8007060:	68fb      	ldr	r3, [r7, #12]
	}
 8007062:	4618      	mov	r0, r3
 8007064:	3710      	adds	r7, #16
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}

0800706a <xQueueAddToSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	BaseType_t xQueueAddToSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet )
	{
 800706a:	b580      	push	{r7, lr}
 800706c:	b084      	sub	sp, #16
 800706e:	af00      	add	r7, sp, #0
 8007070:	6078      	str	r0, [r7, #4]
 8007072:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8007074:	f001 f886 	bl	8008184 <vPortEnterCritical>
		{
			if( ( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer != NULL )
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800707c:	2b00      	cmp	r3, #0
 800707e:	d002      	beq.n	8007086 <xQueueAddToSet+0x1c>
			{
				/* Cannot add a queue/semaphore to more than one queue set. */
				xReturn = pdFAIL;
 8007080:	2300      	movs	r3, #0
 8007082:	60fb      	str	r3, [r7, #12]
 8007084:	e00b      	b.n	800709e <xQueueAddToSet+0x34>
			}
			else if( ( ( Queue_t * ) xQueueOrSemaphore )->uxMessagesWaiting != ( UBaseType_t ) 0 )
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800708a:	2b00      	cmp	r3, #0
 800708c:	d002      	beq.n	8007094 <xQueueAddToSet+0x2a>
			{
				/* Cannot add a queue/semaphore to a queue set if there are already
				items in the queue/semaphore. */
				xReturn = pdFAIL;
 800708e:	2300      	movs	r3, #0
 8007090:	60fb      	str	r3, [r7, #12]
 8007092:	e004      	b.n	800709e <xQueueAddToSet+0x34>
			}
			else
			{
				( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer = xQueueSet;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	683a      	ldr	r2, [r7, #0]
 8007098:	649a      	str	r2, [r3, #72]	; 0x48
				xReturn = pdPASS;
 800709a:	2301      	movs	r3, #1
 800709c:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800709e:	f001 f8a1 	bl	80081e4 <vPortExitCritical>

		return xReturn;
 80070a2:	68fb      	ldr	r3, [r7, #12]
	}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3710      	adds	r7, #16
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}

080070ac <xQueueSelectFromSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	QueueSetMemberHandle_t xQueueSelectFromSet( QueueSetHandle_t xQueueSet, TickType_t const xTicksToWait )
	{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b084      	sub	sp, #16
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
	QueueSetMemberHandle_t xReturn = NULL;
 80070b6:	2300      	movs	r3, #0
 80070b8:	60fb      	str	r3, [r7, #12]

		( void ) xQueueReceive( ( QueueHandle_t ) xQueueSet, &xReturn, xTicksToWait ); /*lint !e961 Casting from one typedef to another is not redundant. */
 80070ba:	f107 030c 	add.w	r3, r7, #12
 80070be:	683a      	ldr	r2, [r7, #0]
 80070c0:	4619      	mov	r1, r3
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f7ff fdc4 	bl	8006c50 <xQueueReceive>
		return xReturn;
 80070c8:	68fb      	ldr	r3, [r7, #12]
	}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3710      	adds	r7, #16
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}

080070d2 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
 80070d2:	b580      	push	{r7, lr}
 80070d4:	b088      	sub	sp, #32
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	6078      	str	r0, [r7, #4]
 80070da:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070e0:	61bb      	str	r3, [r7, #24]
	BaseType_t xReturn = pdFALSE;
 80070e2:	2300      	movs	r3, #0
 80070e4:	61fb      	str	r3, [r7, #28]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d10a      	bne.n	8007102 <prvNotifyQueueSetContainer+0x30>
	__asm volatile
 80070ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070f0:	f383 8811 	msr	BASEPRI, r3
 80070f4:	f3bf 8f6f 	isb	sy
 80070f8:	f3bf 8f4f 	dsb	sy
 80070fc:	613b      	str	r3, [r7, #16]
}
 80070fe:	bf00      	nop
 8007100:	e7fe      	b.n	8007100 <prvNotifyQueueSetContainer+0x2e>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8007102:	69bb      	ldr	r3, [r7, #24]
 8007104:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007106:	69bb      	ldr	r3, [r7, #24]
 8007108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800710a:	429a      	cmp	r2, r3
 800710c:	d30a      	bcc.n	8007124 <prvNotifyQueueSetContainer+0x52>
	__asm volatile
 800710e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007112:	f383 8811 	msr	BASEPRI, r3
 8007116:	f3bf 8f6f 	isb	sy
 800711a:	f3bf 8f4f 	dsb	sy
 800711e:	60fb      	str	r3, [r7, #12]
}
 8007120:	bf00      	nop
 8007122:	e7fe      	b.n	8007122 <prvNotifyQueueSetContainer+0x50>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 8007124:	69bb      	ldr	r3, [r7, #24]
 8007126:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007128:	69bb      	ldr	r3, [r7, #24]
 800712a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800712c:	429a      	cmp	r2, r3
 800712e:	d225      	bcs.n	800717c <prvNotifyQueueSetContainer+0xaa>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007136:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 8007138:	1d3b      	adds	r3, r7, #4
 800713a:	683a      	ldr	r2, [r7, #0]
 800713c:	4619      	mov	r1, r3
 800713e:	69b8      	ldr	r0, [r7, #24]
 8007140:	f7ff fe66 	bl	8006e10 <prvCopyDataToQueue>
 8007144:	61f8      	str	r0, [r7, #28]

			if( cTxLock == queueUNLOCKED )
 8007146:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800714a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800714e:	d10e      	bne.n	800716e <prvNotifyQueueSetContainer+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 8007150:	69bb      	ldr	r3, [r7, #24]
 8007152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007154:	2b00      	cmp	r3, #0
 8007156:	d011      	beq.n	800717c <prvNotifyQueueSetContainer+0xaa>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	3324      	adds	r3, #36	; 0x24
 800715c:	4618      	mov	r0, r3
 800715e:	f000 fc1b 	bl	8007998 <xTaskRemoveFromEventList>
 8007162:	4603      	mov	r3, r0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d009      	beq.n	800717c <prvNotifyQueueSetContainer+0xaa>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 8007168:	2301      	movs	r3, #1
 800716a:	61fb      	str	r3, [r7, #28]
 800716c:	e006      	b.n	800717c <prvNotifyQueueSetContainer+0xaa>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800716e:	7dfb      	ldrb	r3, [r7, #23]
 8007170:	3301      	adds	r3, #1
 8007172:	b2db      	uxtb	r3, r3
 8007174:	b25a      	sxtb	r2, r3
 8007176:	69bb      	ldr	r3, [r7, #24]
 8007178:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800717c:	69fb      	ldr	r3, [r7, #28]
	}
 800717e:	4618      	mov	r0, r3
 8007180:	3720      	adds	r7, #32
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}

08007186 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007186:	b580      	push	{r7, lr}
 8007188:	b08e      	sub	sp, #56	; 0x38
 800718a:	af04      	add	r7, sp, #16
 800718c:	60f8      	str	r0, [r7, #12]
 800718e:	60b9      	str	r1, [r7, #8]
 8007190:	607a      	str	r2, [r7, #4]
 8007192:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007194:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007196:	2b00      	cmp	r3, #0
 8007198:	d10a      	bne.n	80071b0 <xTaskCreateStatic+0x2a>
	__asm volatile
 800719a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800719e:	f383 8811 	msr	BASEPRI, r3
 80071a2:	f3bf 8f6f 	isb	sy
 80071a6:	f3bf 8f4f 	dsb	sy
 80071aa:	623b      	str	r3, [r7, #32]
}
 80071ac:	bf00      	nop
 80071ae:	e7fe      	b.n	80071ae <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80071b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d10a      	bne.n	80071cc <xTaskCreateStatic+0x46>
	__asm volatile
 80071b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ba:	f383 8811 	msr	BASEPRI, r3
 80071be:	f3bf 8f6f 	isb	sy
 80071c2:	f3bf 8f4f 	dsb	sy
 80071c6:	61fb      	str	r3, [r7, #28]
}
 80071c8:	bf00      	nop
 80071ca:	e7fe      	b.n	80071ca <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80071cc:	2354      	movs	r3, #84	; 0x54
 80071ce:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	2b54      	cmp	r3, #84	; 0x54
 80071d4:	d00a      	beq.n	80071ec <xTaskCreateStatic+0x66>
	__asm volatile
 80071d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071da:	f383 8811 	msr	BASEPRI, r3
 80071de:	f3bf 8f6f 	isb	sy
 80071e2:	f3bf 8f4f 	dsb	sy
 80071e6:	61bb      	str	r3, [r7, #24]
}
 80071e8:	bf00      	nop
 80071ea:	e7fe      	b.n	80071ea <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80071ec:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80071ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d01e      	beq.n	8007232 <xTaskCreateStatic+0xac>
 80071f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d01b      	beq.n	8007232 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80071fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071fc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80071fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007200:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007202:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007206:	2202      	movs	r2, #2
 8007208:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800720c:	2300      	movs	r3, #0
 800720e:	9303      	str	r3, [sp, #12]
 8007210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007212:	9302      	str	r3, [sp, #8]
 8007214:	f107 0314 	add.w	r3, r7, #20
 8007218:	9301      	str	r3, [sp, #4]
 800721a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800721c:	9300      	str	r3, [sp, #0]
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	687a      	ldr	r2, [r7, #4]
 8007222:	68b9      	ldr	r1, [r7, #8]
 8007224:	68f8      	ldr	r0, [r7, #12]
 8007226:	f000 f850 	bl	80072ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800722a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800722c:	f000 f8d4 	bl	80073d8 <prvAddNewTaskToReadyList>
 8007230:	e001      	b.n	8007236 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007232:	2300      	movs	r3, #0
 8007234:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007236:	697b      	ldr	r3, [r7, #20]
	}
 8007238:	4618      	mov	r0, r3
 800723a:	3728      	adds	r7, #40	; 0x28
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}

08007240 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007240:	b580      	push	{r7, lr}
 8007242:	b08c      	sub	sp, #48	; 0x30
 8007244:	af04      	add	r7, sp, #16
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	603b      	str	r3, [r7, #0]
 800724c:	4613      	mov	r3, r2
 800724e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007250:	88fb      	ldrh	r3, [r7, #6]
 8007252:	009b      	lsls	r3, r3, #2
 8007254:	4618      	mov	r0, r3
 8007256:	f001 f877 	bl	8008348 <pvPortMalloc>
 800725a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d00e      	beq.n	8007280 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007262:	2054      	movs	r0, #84	; 0x54
 8007264:	f001 f870 	bl	8008348 <pvPortMalloc>
 8007268:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800726a:	69fb      	ldr	r3, [r7, #28]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d003      	beq.n	8007278 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007270:	69fb      	ldr	r3, [r7, #28]
 8007272:	697a      	ldr	r2, [r7, #20]
 8007274:	631a      	str	r2, [r3, #48]	; 0x30
 8007276:	e005      	b.n	8007284 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007278:	6978      	ldr	r0, [r7, #20]
 800727a:	f001 f929 	bl	80084d0 <vPortFree>
 800727e:	e001      	b.n	8007284 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007280:	2300      	movs	r3, #0
 8007282:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007284:	69fb      	ldr	r3, [r7, #28]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d017      	beq.n	80072ba <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	2200      	movs	r2, #0
 800728e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007292:	88fa      	ldrh	r2, [r7, #6]
 8007294:	2300      	movs	r3, #0
 8007296:	9303      	str	r3, [sp, #12]
 8007298:	69fb      	ldr	r3, [r7, #28]
 800729a:	9302      	str	r3, [sp, #8]
 800729c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800729e:	9301      	str	r3, [sp, #4]
 80072a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072a2:	9300      	str	r3, [sp, #0]
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	68b9      	ldr	r1, [r7, #8]
 80072a8:	68f8      	ldr	r0, [r7, #12]
 80072aa:	f000 f80e 	bl	80072ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80072ae:	69f8      	ldr	r0, [r7, #28]
 80072b0:	f000 f892 	bl	80073d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80072b4:	2301      	movs	r3, #1
 80072b6:	61bb      	str	r3, [r7, #24]
 80072b8:	e002      	b.n	80072c0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80072ba:	f04f 33ff 	mov.w	r3, #4294967295
 80072be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80072c0:	69bb      	ldr	r3, [r7, #24]
	}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3720      	adds	r7, #32
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}

080072ca <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80072ca:	b580      	push	{r7, lr}
 80072cc:	b088      	sub	sp, #32
 80072ce:	af00      	add	r7, sp, #0
 80072d0:	60f8      	str	r0, [r7, #12]
 80072d2:	60b9      	str	r1, [r7, #8]
 80072d4:	607a      	str	r2, [r7, #4]
 80072d6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80072d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80072e2:	3b01      	subs	r3, #1
 80072e4:	009b      	lsls	r3, r3, #2
 80072e6:	4413      	add	r3, r2
 80072e8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80072ea:	69bb      	ldr	r3, [r7, #24]
 80072ec:	f023 0307 	bic.w	r3, r3, #7
 80072f0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80072f2:	69bb      	ldr	r3, [r7, #24]
 80072f4:	f003 0307 	and.w	r3, r3, #7
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d00a      	beq.n	8007312 <prvInitialiseNewTask+0x48>
	__asm volatile
 80072fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007300:	f383 8811 	msr	BASEPRI, r3
 8007304:	f3bf 8f6f 	isb	sy
 8007308:	f3bf 8f4f 	dsb	sy
 800730c:	617b      	str	r3, [r7, #20]
}
 800730e:	bf00      	nop
 8007310:	e7fe      	b.n	8007310 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d01f      	beq.n	8007358 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007318:	2300      	movs	r3, #0
 800731a:	61fb      	str	r3, [r7, #28]
 800731c:	e012      	b.n	8007344 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800731e:	68ba      	ldr	r2, [r7, #8]
 8007320:	69fb      	ldr	r3, [r7, #28]
 8007322:	4413      	add	r3, r2
 8007324:	7819      	ldrb	r1, [r3, #0]
 8007326:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	4413      	add	r3, r2
 800732c:	3334      	adds	r3, #52	; 0x34
 800732e:	460a      	mov	r2, r1
 8007330:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007332:	68ba      	ldr	r2, [r7, #8]
 8007334:	69fb      	ldr	r3, [r7, #28]
 8007336:	4413      	add	r3, r2
 8007338:	781b      	ldrb	r3, [r3, #0]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d006      	beq.n	800734c <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800733e:	69fb      	ldr	r3, [r7, #28]
 8007340:	3301      	adds	r3, #1
 8007342:	61fb      	str	r3, [r7, #28]
 8007344:	69fb      	ldr	r3, [r7, #28]
 8007346:	2b0f      	cmp	r3, #15
 8007348:	d9e9      	bls.n	800731e <prvInitialiseNewTask+0x54>
 800734a:	e000      	b.n	800734e <prvInitialiseNewTask+0x84>
			{
				break;
 800734c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800734e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007350:	2200      	movs	r2, #0
 8007352:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007356:	e003      	b.n	8007360 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800735a:	2200      	movs	r2, #0
 800735c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007362:	2b06      	cmp	r3, #6
 8007364:	d901      	bls.n	800736a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007366:	2306      	movs	r3, #6
 8007368:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800736a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800736c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800736e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007372:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007374:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007378:	2200      	movs	r2, #0
 800737a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800737c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800737e:	3304      	adds	r3, #4
 8007380:	4618      	mov	r0, r3
 8007382:	f7ff f9ea 	bl	800675a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007388:	3318      	adds	r3, #24
 800738a:	4618      	mov	r0, r3
 800738c:	f7ff f9e5 	bl	800675a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007392:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007394:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007398:	f1c3 0207 	rsb	r2, r3, #7
 800739c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800739e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80073a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073a4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80073a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a8:	2200      	movs	r2, #0
 80073aa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80073ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ae:	2200      	movs	r2, #0
 80073b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80073b4:	683a      	ldr	r2, [r7, #0]
 80073b6:	68f9      	ldr	r1, [r7, #12]
 80073b8:	69b8      	ldr	r0, [r7, #24]
 80073ba:	f000 fdb3 	bl	8007f24 <pxPortInitialiseStack>
 80073be:	4602      	mov	r2, r0
 80073c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073c2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80073c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d002      	beq.n	80073d0 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80073ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073ce:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80073d0:	bf00      	nop
 80073d2:	3720      	adds	r7, #32
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b082      	sub	sp, #8
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80073e0:	f000 fed0 	bl	8008184 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80073e4:	4b2a      	ldr	r3, [pc, #168]	; (8007490 <prvAddNewTaskToReadyList+0xb8>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	3301      	adds	r3, #1
 80073ea:	4a29      	ldr	r2, [pc, #164]	; (8007490 <prvAddNewTaskToReadyList+0xb8>)
 80073ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80073ee:	4b29      	ldr	r3, [pc, #164]	; (8007494 <prvAddNewTaskToReadyList+0xbc>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d109      	bne.n	800740a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80073f6:	4a27      	ldr	r2, [pc, #156]	; (8007494 <prvAddNewTaskToReadyList+0xbc>)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80073fc:	4b24      	ldr	r3, [pc, #144]	; (8007490 <prvAddNewTaskToReadyList+0xb8>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	2b01      	cmp	r3, #1
 8007402:	d110      	bne.n	8007426 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007404:	f000 fbc6 	bl	8007b94 <prvInitialiseTaskLists>
 8007408:	e00d      	b.n	8007426 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800740a:	4b23      	ldr	r3, [pc, #140]	; (8007498 <prvAddNewTaskToReadyList+0xc0>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d109      	bne.n	8007426 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007412:	4b20      	ldr	r3, [pc, #128]	; (8007494 <prvAddNewTaskToReadyList+0xbc>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800741c:	429a      	cmp	r2, r3
 800741e:	d802      	bhi.n	8007426 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007420:	4a1c      	ldr	r2, [pc, #112]	; (8007494 <prvAddNewTaskToReadyList+0xbc>)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007426:	4b1d      	ldr	r3, [pc, #116]	; (800749c <prvAddNewTaskToReadyList+0xc4>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	3301      	adds	r3, #1
 800742c:	4a1b      	ldr	r2, [pc, #108]	; (800749c <prvAddNewTaskToReadyList+0xc4>)
 800742e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007434:	2201      	movs	r2, #1
 8007436:	409a      	lsls	r2, r3
 8007438:	4b19      	ldr	r3, [pc, #100]	; (80074a0 <prvAddNewTaskToReadyList+0xc8>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4313      	orrs	r3, r2
 800743e:	4a18      	ldr	r2, [pc, #96]	; (80074a0 <prvAddNewTaskToReadyList+0xc8>)
 8007440:	6013      	str	r3, [r2, #0]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007446:	4613      	mov	r3, r2
 8007448:	009b      	lsls	r3, r3, #2
 800744a:	4413      	add	r3, r2
 800744c:	009b      	lsls	r3, r3, #2
 800744e:	4a15      	ldr	r2, [pc, #84]	; (80074a4 <prvAddNewTaskToReadyList+0xcc>)
 8007450:	441a      	add	r2, r3
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	3304      	adds	r3, #4
 8007456:	4619      	mov	r1, r3
 8007458:	4610      	mov	r0, r2
 800745a:	f7ff f98b 	bl	8006774 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800745e:	f000 fec1 	bl	80081e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007462:	4b0d      	ldr	r3, [pc, #52]	; (8007498 <prvAddNewTaskToReadyList+0xc0>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d00e      	beq.n	8007488 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800746a:	4b0a      	ldr	r3, [pc, #40]	; (8007494 <prvAddNewTaskToReadyList+0xbc>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007474:	429a      	cmp	r2, r3
 8007476:	d207      	bcs.n	8007488 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007478:	4b0b      	ldr	r3, [pc, #44]	; (80074a8 <prvAddNewTaskToReadyList+0xd0>)
 800747a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800747e:	601a      	str	r2, [r3, #0]
 8007480:	f3bf 8f4f 	dsb	sy
 8007484:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007488:	bf00      	nop
 800748a:	3708      	adds	r7, #8
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}
 8007490:	2000083c 	.word	0x2000083c
 8007494:	2000073c 	.word	0x2000073c
 8007498:	20000848 	.word	0x20000848
 800749c:	20000858 	.word	0x20000858
 80074a0:	20000844 	.word	0x20000844
 80074a4:	20000740 	.word	0x20000740
 80074a8:	e000ed04 	.word	0xe000ed04

080074ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b084      	sub	sp, #16
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80074b4:	2300      	movs	r3, #0
 80074b6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d017      	beq.n	80074ee <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80074be:	4b13      	ldr	r3, [pc, #76]	; (800750c <vTaskDelay+0x60>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d00a      	beq.n	80074dc <vTaskDelay+0x30>
	__asm volatile
 80074c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ca:	f383 8811 	msr	BASEPRI, r3
 80074ce:	f3bf 8f6f 	isb	sy
 80074d2:	f3bf 8f4f 	dsb	sy
 80074d6:	60bb      	str	r3, [r7, #8]
}
 80074d8:	bf00      	nop
 80074da:	e7fe      	b.n	80074da <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80074dc:	f000 f87a 	bl	80075d4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80074e0:	2100      	movs	r1, #0
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 fcb8 	bl	8007e58 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80074e8:	f000 f882 	bl	80075f0 <xTaskResumeAll>
 80074ec:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d107      	bne.n	8007504 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80074f4:	4b06      	ldr	r3, [pc, #24]	; (8007510 <vTaskDelay+0x64>)
 80074f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074fa:	601a      	str	r2, [r3, #0]
 80074fc:	f3bf 8f4f 	dsb	sy
 8007500:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007504:	bf00      	nop
 8007506:	3710      	adds	r7, #16
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}
 800750c:	20000864 	.word	0x20000864
 8007510:	e000ed04 	.word	0xe000ed04

08007514 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b08a      	sub	sp, #40	; 0x28
 8007518:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800751a:	2300      	movs	r3, #0
 800751c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800751e:	2300      	movs	r3, #0
 8007520:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007522:	463a      	mov	r2, r7
 8007524:	1d39      	adds	r1, r7, #4
 8007526:	f107 0308 	add.w	r3, r7, #8
 800752a:	4618      	mov	r0, r3
 800752c:	f7f9 fd5a 	bl	8000fe4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007530:	6839      	ldr	r1, [r7, #0]
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	68ba      	ldr	r2, [r7, #8]
 8007536:	9202      	str	r2, [sp, #8]
 8007538:	9301      	str	r3, [sp, #4]
 800753a:	2300      	movs	r3, #0
 800753c:	9300      	str	r3, [sp, #0]
 800753e:	2300      	movs	r3, #0
 8007540:	460a      	mov	r2, r1
 8007542:	491e      	ldr	r1, [pc, #120]	; (80075bc <vTaskStartScheduler+0xa8>)
 8007544:	481e      	ldr	r0, [pc, #120]	; (80075c0 <vTaskStartScheduler+0xac>)
 8007546:	f7ff fe1e 	bl	8007186 <xTaskCreateStatic>
 800754a:	4603      	mov	r3, r0
 800754c:	4a1d      	ldr	r2, [pc, #116]	; (80075c4 <vTaskStartScheduler+0xb0>)
 800754e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007550:	4b1c      	ldr	r3, [pc, #112]	; (80075c4 <vTaskStartScheduler+0xb0>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d002      	beq.n	800755e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007558:	2301      	movs	r3, #1
 800755a:	617b      	str	r3, [r7, #20]
 800755c:	e001      	b.n	8007562 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800755e:	2300      	movs	r3, #0
 8007560:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007562:	697b      	ldr	r3, [r7, #20]
 8007564:	2b01      	cmp	r3, #1
 8007566:	d116      	bne.n	8007596 <vTaskStartScheduler+0x82>
	__asm volatile
 8007568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800756c:	f383 8811 	msr	BASEPRI, r3
 8007570:	f3bf 8f6f 	isb	sy
 8007574:	f3bf 8f4f 	dsb	sy
 8007578:	613b      	str	r3, [r7, #16]
}
 800757a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800757c:	4b12      	ldr	r3, [pc, #72]	; (80075c8 <vTaskStartScheduler+0xb4>)
 800757e:	f04f 32ff 	mov.w	r2, #4294967295
 8007582:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007584:	4b11      	ldr	r3, [pc, #68]	; (80075cc <vTaskStartScheduler+0xb8>)
 8007586:	2201      	movs	r2, #1
 8007588:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800758a:	4b11      	ldr	r3, [pc, #68]	; (80075d0 <vTaskStartScheduler+0xbc>)
 800758c:	2200      	movs	r2, #0
 800758e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007590:	f000 fd56 	bl	8008040 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007594:	e00e      	b.n	80075b4 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800759c:	d10a      	bne.n	80075b4 <vTaskStartScheduler+0xa0>
	__asm volatile
 800759e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075a2:	f383 8811 	msr	BASEPRI, r3
 80075a6:	f3bf 8f6f 	isb	sy
 80075aa:	f3bf 8f4f 	dsb	sy
 80075ae:	60fb      	str	r3, [r7, #12]
}
 80075b0:	bf00      	nop
 80075b2:	e7fe      	b.n	80075b2 <vTaskStartScheduler+0x9e>
}
 80075b4:	bf00      	nop
 80075b6:	3718      	adds	r7, #24
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}
 80075bc:	0800931c 	.word	0x0800931c
 80075c0:	08007b65 	.word	0x08007b65
 80075c4:	20000860 	.word	0x20000860
 80075c8:	2000085c 	.word	0x2000085c
 80075cc:	20000848 	.word	0x20000848
 80075d0:	20000840 	.word	0x20000840

080075d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80075d4:	b480      	push	{r7}
 80075d6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80075d8:	4b04      	ldr	r3, [pc, #16]	; (80075ec <vTaskSuspendAll+0x18>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	3301      	adds	r3, #1
 80075de:	4a03      	ldr	r2, [pc, #12]	; (80075ec <vTaskSuspendAll+0x18>)
 80075e0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80075e2:	bf00      	nop
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr
 80075ec:	20000864 	.word	0x20000864

080075f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b084      	sub	sp, #16
 80075f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80075f6:	2300      	movs	r3, #0
 80075f8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80075fa:	2300      	movs	r3, #0
 80075fc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80075fe:	4b41      	ldr	r3, [pc, #260]	; (8007704 <xTaskResumeAll+0x114>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d10a      	bne.n	800761c <xTaskResumeAll+0x2c>
	__asm volatile
 8007606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800760a:	f383 8811 	msr	BASEPRI, r3
 800760e:	f3bf 8f6f 	isb	sy
 8007612:	f3bf 8f4f 	dsb	sy
 8007616:	603b      	str	r3, [r7, #0]
}
 8007618:	bf00      	nop
 800761a:	e7fe      	b.n	800761a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800761c:	f000 fdb2 	bl	8008184 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007620:	4b38      	ldr	r3, [pc, #224]	; (8007704 <xTaskResumeAll+0x114>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	3b01      	subs	r3, #1
 8007626:	4a37      	ldr	r2, [pc, #220]	; (8007704 <xTaskResumeAll+0x114>)
 8007628:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800762a:	4b36      	ldr	r3, [pc, #216]	; (8007704 <xTaskResumeAll+0x114>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d161      	bne.n	80076f6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007632:	4b35      	ldr	r3, [pc, #212]	; (8007708 <xTaskResumeAll+0x118>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d05d      	beq.n	80076f6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800763a:	e02e      	b.n	800769a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800763c:	4b33      	ldr	r3, [pc, #204]	; (800770c <xTaskResumeAll+0x11c>)
 800763e:	68db      	ldr	r3, [r3, #12]
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	3318      	adds	r3, #24
 8007648:	4618      	mov	r0, r3
 800764a:	f7ff f8f0 	bl	800682e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	3304      	adds	r3, #4
 8007652:	4618      	mov	r0, r3
 8007654:	f7ff f8eb 	bl	800682e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800765c:	2201      	movs	r2, #1
 800765e:	409a      	lsls	r2, r3
 8007660:	4b2b      	ldr	r3, [pc, #172]	; (8007710 <xTaskResumeAll+0x120>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4313      	orrs	r3, r2
 8007666:	4a2a      	ldr	r2, [pc, #168]	; (8007710 <xTaskResumeAll+0x120>)
 8007668:	6013      	str	r3, [r2, #0]
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800766e:	4613      	mov	r3, r2
 8007670:	009b      	lsls	r3, r3, #2
 8007672:	4413      	add	r3, r2
 8007674:	009b      	lsls	r3, r3, #2
 8007676:	4a27      	ldr	r2, [pc, #156]	; (8007714 <xTaskResumeAll+0x124>)
 8007678:	441a      	add	r2, r3
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	3304      	adds	r3, #4
 800767e:	4619      	mov	r1, r3
 8007680:	4610      	mov	r0, r2
 8007682:	f7ff f877 	bl	8006774 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800768a:	4b23      	ldr	r3, [pc, #140]	; (8007718 <xTaskResumeAll+0x128>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007690:	429a      	cmp	r2, r3
 8007692:	d302      	bcc.n	800769a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007694:	4b21      	ldr	r3, [pc, #132]	; (800771c <xTaskResumeAll+0x12c>)
 8007696:	2201      	movs	r2, #1
 8007698:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800769a:	4b1c      	ldr	r3, [pc, #112]	; (800770c <xTaskResumeAll+0x11c>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d1cc      	bne.n	800763c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d001      	beq.n	80076ac <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80076a8:	f000 fb12 	bl	8007cd0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80076ac:	4b1c      	ldr	r3, [pc, #112]	; (8007720 <xTaskResumeAll+0x130>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d010      	beq.n	80076da <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80076b8:	f000 f836 	bl	8007728 <xTaskIncrementTick>
 80076bc:	4603      	mov	r3, r0
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d002      	beq.n	80076c8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80076c2:	4b16      	ldr	r3, [pc, #88]	; (800771c <xTaskResumeAll+0x12c>)
 80076c4:	2201      	movs	r2, #1
 80076c6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	3b01      	subs	r3, #1
 80076cc:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d1f1      	bne.n	80076b8 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80076d4:	4b12      	ldr	r3, [pc, #72]	; (8007720 <xTaskResumeAll+0x130>)
 80076d6:	2200      	movs	r2, #0
 80076d8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80076da:	4b10      	ldr	r3, [pc, #64]	; (800771c <xTaskResumeAll+0x12c>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d009      	beq.n	80076f6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80076e2:	2301      	movs	r3, #1
 80076e4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80076e6:	4b0f      	ldr	r3, [pc, #60]	; (8007724 <xTaskResumeAll+0x134>)
 80076e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076ec:	601a      	str	r2, [r3, #0]
 80076ee:	f3bf 8f4f 	dsb	sy
 80076f2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80076f6:	f000 fd75 	bl	80081e4 <vPortExitCritical>

	return xAlreadyYielded;
 80076fa:	68bb      	ldr	r3, [r7, #8]
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	3710      	adds	r7, #16
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}
 8007704:	20000864 	.word	0x20000864
 8007708:	2000083c 	.word	0x2000083c
 800770c:	200007fc 	.word	0x200007fc
 8007710:	20000844 	.word	0x20000844
 8007714:	20000740 	.word	0x20000740
 8007718:	2000073c 	.word	0x2000073c
 800771c:	20000850 	.word	0x20000850
 8007720:	2000084c 	.word	0x2000084c
 8007724:	e000ed04 	.word	0xe000ed04

08007728 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b086      	sub	sp, #24
 800772c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800772e:	2300      	movs	r3, #0
 8007730:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007732:	4b4e      	ldr	r3, [pc, #312]	; (800786c <xTaskIncrementTick+0x144>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	2b00      	cmp	r3, #0
 8007738:	f040 8088 	bne.w	800784c <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800773c:	4b4c      	ldr	r3, [pc, #304]	; (8007870 <xTaskIncrementTick+0x148>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	3301      	adds	r3, #1
 8007742:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007744:	4a4a      	ldr	r2, [pc, #296]	; (8007870 <xTaskIncrementTick+0x148>)
 8007746:	693b      	ldr	r3, [r7, #16]
 8007748:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d120      	bne.n	8007792 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007750:	4b48      	ldr	r3, [pc, #288]	; (8007874 <xTaskIncrementTick+0x14c>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d00a      	beq.n	8007770 <xTaskIncrementTick+0x48>
	__asm volatile
 800775a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800775e:	f383 8811 	msr	BASEPRI, r3
 8007762:	f3bf 8f6f 	isb	sy
 8007766:	f3bf 8f4f 	dsb	sy
 800776a:	603b      	str	r3, [r7, #0]
}
 800776c:	bf00      	nop
 800776e:	e7fe      	b.n	800776e <xTaskIncrementTick+0x46>
 8007770:	4b40      	ldr	r3, [pc, #256]	; (8007874 <xTaskIncrementTick+0x14c>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	60fb      	str	r3, [r7, #12]
 8007776:	4b40      	ldr	r3, [pc, #256]	; (8007878 <xTaskIncrementTick+0x150>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a3e      	ldr	r2, [pc, #248]	; (8007874 <xTaskIncrementTick+0x14c>)
 800777c:	6013      	str	r3, [r2, #0]
 800777e:	4a3e      	ldr	r2, [pc, #248]	; (8007878 <xTaskIncrementTick+0x150>)
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6013      	str	r3, [r2, #0]
 8007784:	4b3d      	ldr	r3, [pc, #244]	; (800787c <xTaskIncrementTick+0x154>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	3301      	adds	r3, #1
 800778a:	4a3c      	ldr	r2, [pc, #240]	; (800787c <xTaskIncrementTick+0x154>)
 800778c:	6013      	str	r3, [r2, #0]
 800778e:	f000 fa9f 	bl	8007cd0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007792:	4b3b      	ldr	r3, [pc, #236]	; (8007880 <xTaskIncrementTick+0x158>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	693a      	ldr	r2, [r7, #16]
 8007798:	429a      	cmp	r2, r3
 800779a:	d348      	bcc.n	800782e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800779c:	4b35      	ldr	r3, [pc, #212]	; (8007874 <xTaskIncrementTick+0x14c>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d104      	bne.n	80077b0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077a6:	4b36      	ldr	r3, [pc, #216]	; (8007880 <xTaskIncrementTick+0x158>)
 80077a8:	f04f 32ff 	mov.w	r2, #4294967295
 80077ac:	601a      	str	r2, [r3, #0]
					break;
 80077ae:	e03e      	b.n	800782e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077b0:	4b30      	ldr	r3, [pc, #192]	; (8007874 <xTaskIncrementTick+0x14c>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	68db      	ldr	r3, [r3, #12]
 80077b6:	68db      	ldr	r3, [r3, #12]
 80077b8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80077c0:	693a      	ldr	r2, [r7, #16]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d203      	bcs.n	80077d0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80077c8:	4a2d      	ldr	r2, [pc, #180]	; (8007880 <xTaskIncrementTick+0x158>)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80077ce:	e02e      	b.n	800782e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	3304      	adds	r3, #4
 80077d4:	4618      	mov	r0, r3
 80077d6:	f7ff f82a 	bl	800682e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d004      	beq.n	80077ec <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	3318      	adds	r3, #24
 80077e6:	4618      	mov	r0, r3
 80077e8:	f7ff f821 	bl	800682e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f0:	2201      	movs	r2, #1
 80077f2:	409a      	lsls	r2, r3
 80077f4:	4b23      	ldr	r3, [pc, #140]	; (8007884 <xTaskIncrementTick+0x15c>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4313      	orrs	r3, r2
 80077fa:	4a22      	ldr	r2, [pc, #136]	; (8007884 <xTaskIncrementTick+0x15c>)
 80077fc:	6013      	str	r3, [r2, #0]
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007802:	4613      	mov	r3, r2
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	4413      	add	r3, r2
 8007808:	009b      	lsls	r3, r3, #2
 800780a:	4a1f      	ldr	r2, [pc, #124]	; (8007888 <xTaskIncrementTick+0x160>)
 800780c:	441a      	add	r2, r3
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	3304      	adds	r3, #4
 8007812:	4619      	mov	r1, r3
 8007814:	4610      	mov	r0, r2
 8007816:	f7fe ffad 	bl	8006774 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800781e:	4b1b      	ldr	r3, [pc, #108]	; (800788c <xTaskIncrementTick+0x164>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007824:	429a      	cmp	r2, r3
 8007826:	d3b9      	bcc.n	800779c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007828:	2301      	movs	r3, #1
 800782a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800782c:	e7b6      	b.n	800779c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800782e:	4b17      	ldr	r3, [pc, #92]	; (800788c <xTaskIncrementTick+0x164>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007834:	4914      	ldr	r1, [pc, #80]	; (8007888 <xTaskIncrementTick+0x160>)
 8007836:	4613      	mov	r3, r2
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	4413      	add	r3, r2
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	440b      	add	r3, r1
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	2b01      	cmp	r3, #1
 8007844:	d907      	bls.n	8007856 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8007846:	2301      	movs	r3, #1
 8007848:	617b      	str	r3, [r7, #20]
 800784a:	e004      	b.n	8007856 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800784c:	4b10      	ldr	r3, [pc, #64]	; (8007890 <xTaskIncrementTick+0x168>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	3301      	adds	r3, #1
 8007852:	4a0f      	ldr	r2, [pc, #60]	; (8007890 <xTaskIncrementTick+0x168>)
 8007854:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007856:	4b0f      	ldr	r3, [pc, #60]	; (8007894 <xTaskIncrementTick+0x16c>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d001      	beq.n	8007862 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800785e:	2301      	movs	r3, #1
 8007860:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007862:	697b      	ldr	r3, [r7, #20]
}
 8007864:	4618      	mov	r0, r3
 8007866:	3718      	adds	r7, #24
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}
 800786c:	20000864 	.word	0x20000864
 8007870:	20000840 	.word	0x20000840
 8007874:	200007f4 	.word	0x200007f4
 8007878:	200007f8 	.word	0x200007f8
 800787c:	20000854 	.word	0x20000854
 8007880:	2000085c 	.word	0x2000085c
 8007884:	20000844 	.word	0x20000844
 8007888:	20000740 	.word	0x20000740
 800788c:	2000073c 	.word	0x2000073c
 8007890:	2000084c 	.word	0x2000084c
 8007894:	20000850 	.word	0x20000850

08007898 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007898:	b480      	push	{r7}
 800789a:	b087      	sub	sp, #28
 800789c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800789e:	4b27      	ldr	r3, [pc, #156]	; (800793c <vTaskSwitchContext+0xa4>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d003      	beq.n	80078ae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80078a6:	4b26      	ldr	r3, [pc, #152]	; (8007940 <vTaskSwitchContext+0xa8>)
 80078a8:	2201      	movs	r2, #1
 80078aa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80078ac:	e03f      	b.n	800792e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 80078ae:	4b24      	ldr	r3, [pc, #144]	; (8007940 <vTaskSwitchContext+0xa8>)
 80078b0:	2200      	movs	r2, #0
 80078b2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078b4:	4b23      	ldr	r3, [pc, #140]	; (8007944 <vTaskSwitchContext+0xac>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	fab3 f383 	clz	r3, r3
 80078c0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80078c2:	7afb      	ldrb	r3, [r7, #11]
 80078c4:	f1c3 031f 	rsb	r3, r3, #31
 80078c8:	617b      	str	r3, [r7, #20]
 80078ca:	491f      	ldr	r1, [pc, #124]	; (8007948 <vTaskSwitchContext+0xb0>)
 80078cc:	697a      	ldr	r2, [r7, #20]
 80078ce:	4613      	mov	r3, r2
 80078d0:	009b      	lsls	r3, r3, #2
 80078d2:	4413      	add	r3, r2
 80078d4:	009b      	lsls	r3, r3, #2
 80078d6:	440b      	add	r3, r1
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d10a      	bne.n	80078f4 <vTaskSwitchContext+0x5c>
	__asm volatile
 80078de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078e2:	f383 8811 	msr	BASEPRI, r3
 80078e6:	f3bf 8f6f 	isb	sy
 80078ea:	f3bf 8f4f 	dsb	sy
 80078ee:	607b      	str	r3, [r7, #4]
}
 80078f0:	bf00      	nop
 80078f2:	e7fe      	b.n	80078f2 <vTaskSwitchContext+0x5a>
 80078f4:	697a      	ldr	r2, [r7, #20]
 80078f6:	4613      	mov	r3, r2
 80078f8:	009b      	lsls	r3, r3, #2
 80078fa:	4413      	add	r3, r2
 80078fc:	009b      	lsls	r3, r3, #2
 80078fe:	4a12      	ldr	r2, [pc, #72]	; (8007948 <vTaskSwitchContext+0xb0>)
 8007900:	4413      	add	r3, r2
 8007902:	613b      	str	r3, [r7, #16]
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	685a      	ldr	r2, [r3, #4]
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	605a      	str	r2, [r3, #4]
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	685a      	ldr	r2, [r3, #4]
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	3308      	adds	r3, #8
 8007916:	429a      	cmp	r2, r3
 8007918:	d104      	bne.n	8007924 <vTaskSwitchContext+0x8c>
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	685a      	ldr	r2, [r3, #4]
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	605a      	str	r2, [r3, #4]
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	68db      	ldr	r3, [r3, #12]
 800792a:	4a08      	ldr	r2, [pc, #32]	; (800794c <vTaskSwitchContext+0xb4>)
 800792c:	6013      	str	r3, [r2, #0]
}
 800792e:	bf00      	nop
 8007930:	371c      	adds	r7, #28
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr
 800793a:	bf00      	nop
 800793c:	20000864 	.word	0x20000864
 8007940:	20000850 	.word	0x20000850
 8007944:	20000844 	.word	0x20000844
 8007948:	20000740 	.word	0x20000740
 800794c:	2000073c 	.word	0x2000073c

08007950 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b084      	sub	sp, #16
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d10a      	bne.n	8007976 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007964:	f383 8811 	msr	BASEPRI, r3
 8007968:	f3bf 8f6f 	isb	sy
 800796c:	f3bf 8f4f 	dsb	sy
 8007970:	60fb      	str	r3, [r7, #12]
}
 8007972:	bf00      	nop
 8007974:	e7fe      	b.n	8007974 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007976:	4b07      	ldr	r3, [pc, #28]	; (8007994 <vTaskPlaceOnEventList+0x44>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	3318      	adds	r3, #24
 800797c:	4619      	mov	r1, r3
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f7fe ff1c 	bl	80067bc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007984:	2101      	movs	r1, #1
 8007986:	6838      	ldr	r0, [r7, #0]
 8007988:	f000 fa66 	bl	8007e58 <prvAddCurrentTaskToDelayedList>
}
 800798c:	bf00      	nop
 800798e:	3710      	adds	r7, #16
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}
 8007994:	2000073c 	.word	0x2000073c

08007998 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b086      	sub	sp, #24
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	68db      	ldr	r3, [r3, #12]
 80079a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d10a      	bne.n	80079c4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80079ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079b2:	f383 8811 	msr	BASEPRI, r3
 80079b6:	f3bf 8f6f 	isb	sy
 80079ba:	f3bf 8f4f 	dsb	sy
 80079be:	60fb      	str	r3, [r7, #12]
}
 80079c0:	bf00      	nop
 80079c2:	e7fe      	b.n	80079c2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	3318      	adds	r3, #24
 80079c8:	4618      	mov	r0, r3
 80079ca:	f7fe ff30 	bl	800682e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80079ce:	4b1d      	ldr	r3, [pc, #116]	; (8007a44 <xTaskRemoveFromEventList+0xac>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d11c      	bne.n	8007a10 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	3304      	adds	r3, #4
 80079da:	4618      	mov	r0, r3
 80079dc:	f7fe ff27 	bl	800682e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079e4:	2201      	movs	r2, #1
 80079e6:	409a      	lsls	r2, r3
 80079e8:	4b17      	ldr	r3, [pc, #92]	; (8007a48 <xTaskRemoveFromEventList+0xb0>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4313      	orrs	r3, r2
 80079ee:	4a16      	ldr	r2, [pc, #88]	; (8007a48 <xTaskRemoveFromEventList+0xb0>)
 80079f0:	6013      	str	r3, [r2, #0]
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079f6:	4613      	mov	r3, r2
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	4413      	add	r3, r2
 80079fc:	009b      	lsls	r3, r3, #2
 80079fe:	4a13      	ldr	r2, [pc, #76]	; (8007a4c <xTaskRemoveFromEventList+0xb4>)
 8007a00:	441a      	add	r2, r3
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	3304      	adds	r3, #4
 8007a06:	4619      	mov	r1, r3
 8007a08:	4610      	mov	r0, r2
 8007a0a:	f7fe feb3 	bl	8006774 <vListInsertEnd>
 8007a0e:	e005      	b.n	8007a1c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	3318      	adds	r3, #24
 8007a14:	4619      	mov	r1, r3
 8007a16:	480e      	ldr	r0, [pc, #56]	; (8007a50 <xTaskRemoveFromEventList+0xb8>)
 8007a18:	f7fe feac 	bl	8006774 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a20:	4b0c      	ldr	r3, [pc, #48]	; (8007a54 <xTaskRemoveFromEventList+0xbc>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a26:	429a      	cmp	r2, r3
 8007a28:	d905      	bls.n	8007a36 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007a2e:	4b0a      	ldr	r3, [pc, #40]	; (8007a58 <xTaskRemoveFromEventList+0xc0>)
 8007a30:	2201      	movs	r2, #1
 8007a32:	601a      	str	r2, [r3, #0]
 8007a34:	e001      	b.n	8007a3a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8007a36:	2300      	movs	r3, #0
 8007a38:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007a3a:	697b      	ldr	r3, [r7, #20]
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	3718      	adds	r7, #24
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bd80      	pop	{r7, pc}
 8007a44:	20000864 	.word	0x20000864
 8007a48:	20000844 	.word	0x20000844
 8007a4c:	20000740 	.word	0x20000740
 8007a50:	200007fc 	.word	0x200007fc
 8007a54:	2000073c 	.word	0x2000073c
 8007a58:	20000850 	.word	0x20000850

08007a5c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b083      	sub	sp, #12
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007a64:	4b06      	ldr	r3, [pc, #24]	; (8007a80 <vTaskInternalSetTimeOutState+0x24>)
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007a6c:	4b05      	ldr	r3, [pc, #20]	; (8007a84 <vTaskInternalSetTimeOutState+0x28>)
 8007a6e:	681a      	ldr	r2, [r3, #0]
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	605a      	str	r2, [r3, #4]
}
 8007a74:	bf00      	nop
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr
 8007a80:	20000854 	.word	0x20000854
 8007a84:	20000840 	.word	0x20000840

08007a88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b088      	sub	sp, #32
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d10a      	bne.n	8007aae <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a9c:	f383 8811 	msr	BASEPRI, r3
 8007aa0:	f3bf 8f6f 	isb	sy
 8007aa4:	f3bf 8f4f 	dsb	sy
 8007aa8:	613b      	str	r3, [r7, #16]
}
 8007aaa:	bf00      	nop
 8007aac:	e7fe      	b.n	8007aac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d10a      	bne.n	8007aca <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ab8:	f383 8811 	msr	BASEPRI, r3
 8007abc:	f3bf 8f6f 	isb	sy
 8007ac0:	f3bf 8f4f 	dsb	sy
 8007ac4:	60fb      	str	r3, [r7, #12]
}
 8007ac6:	bf00      	nop
 8007ac8:	e7fe      	b.n	8007ac8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007aca:	f000 fb5b 	bl	8008184 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007ace:	4b1d      	ldr	r3, [pc, #116]	; (8007b44 <xTaskCheckForTimeOut+0xbc>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	69ba      	ldr	r2, [r7, #24]
 8007ada:	1ad3      	subs	r3, r2, r3
 8007adc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ae6:	d102      	bne.n	8007aee <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	61fb      	str	r3, [r7, #28]
 8007aec:	e023      	b.n	8007b36 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681a      	ldr	r2, [r3, #0]
 8007af2:	4b15      	ldr	r3, [pc, #84]	; (8007b48 <xTaskCheckForTimeOut+0xc0>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	429a      	cmp	r2, r3
 8007af8:	d007      	beq.n	8007b0a <xTaskCheckForTimeOut+0x82>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	69ba      	ldr	r2, [r7, #24]
 8007b00:	429a      	cmp	r2, r3
 8007b02:	d302      	bcc.n	8007b0a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007b04:	2301      	movs	r3, #1
 8007b06:	61fb      	str	r3, [r7, #28]
 8007b08:	e015      	b.n	8007b36 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	697a      	ldr	r2, [r7, #20]
 8007b10:	429a      	cmp	r2, r3
 8007b12:	d20b      	bcs.n	8007b2c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	681a      	ldr	r2, [r3, #0]
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	1ad2      	subs	r2, r2, r3
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f7ff ff9b 	bl	8007a5c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007b26:	2300      	movs	r3, #0
 8007b28:	61fb      	str	r3, [r7, #28]
 8007b2a:	e004      	b.n	8007b36 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007b32:	2301      	movs	r3, #1
 8007b34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007b36:	f000 fb55 	bl	80081e4 <vPortExitCritical>

	return xReturn;
 8007b3a:	69fb      	ldr	r3, [r7, #28]
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	3720      	adds	r7, #32
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bd80      	pop	{r7, pc}
 8007b44:	20000840 	.word	0x20000840
 8007b48:	20000854 	.word	0x20000854

08007b4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007b50:	4b03      	ldr	r3, [pc, #12]	; (8007b60 <vTaskMissedYield+0x14>)
 8007b52:	2201      	movs	r2, #1
 8007b54:	601a      	str	r2, [r3, #0]
}
 8007b56:	bf00      	nop
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr
 8007b60:	20000850 	.word	0x20000850

08007b64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b082      	sub	sp, #8
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007b6c:	f000 f852 	bl	8007c14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007b70:	4b06      	ldr	r3, [pc, #24]	; (8007b8c <prvIdleTask+0x28>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	2b01      	cmp	r3, #1
 8007b76:	d9f9      	bls.n	8007b6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007b78:	4b05      	ldr	r3, [pc, #20]	; (8007b90 <prvIdleTask+0x2c>)
 8007b7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b7e:	601a      	str	r2, [r3, #0]
 8007b80:	f3bf 8f4f 	dsb	sy
 8007b84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007b88:	e7f0      	b.n	8007b6c <prvIdleTask+0x8>
 8007b8a:	bf00      	nop
 8007b8c:	20000740 	.word	0x20000740
 8007b90:	e000ed04 	.word	0xe000ed04

08007b94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b082      	sub	sp, #8
 8007b98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	607b      	str	r3, [r7, #4]
 8007b9e:	e00c      	b.n	8007bba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007ba0:	687a      	ldr	r2, [r7, #4]
 8007ba2:	4613      	mov	r3, r2
 8007ba4:	009b      	lsls	r3, r3, #2
 8007ba6:	4413      	add	r3, r2
 8007ba8:	009b      	lsls	r3, r3, #2
 8007baa:	4a12      	ldr	r2, [pc, #72]	; (8007bf4 <prvInitialiseTaskLists+0x60>)
 8007bac:	4413      	add	r3, r2
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7fe fdb3 	bl	800671a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	3301      	adds	r3, #1
 8007bb8:	607b      	str	r3, [r7, #4]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2b06      	cmp	r3, #6
 8007bbe:	d9ef      	bls.n	8007ba0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007bc0:	480d      	ldr	r0, [pc, #52]	; (8007bf8 <prvInitialiseTaskLists+0x64>)
 8007bc2:	f7fe fdaa 	bl	800671a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007bc6:	480d      	ldr	r0, [pc, #52]	; (8007bfc <prvInitialiseTaskLists+0x68>)
 8007bc8:	f7fe fda7 	bl	800671a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007bcc:	480c      	ldr	r0, [pc, #48]	; (8007c00 <prvInitialiseTaskLists+0x6c>)
 8007bce:	f7fe fda4 	bl	800671a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007bd2:	480c      	ldr	r0, [pc, #48]	; (8007c04 <prvInitialiseTaskLists+0x70>)
 8007bd4:	f7fe fda1 	bl	800671a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007bd8:	480b      	ldr	r0, [pc, #44]	; (8007c08 <prvInitialiseTaskLists+0x74>)
 8007bda:	f7fe fd9e 	bl	800671a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007bde:	4b0b      	ldr	r3, [pc, #44]	; (8007c0c <prvInitialiseTaskLists+0x78>)
 8007be0:	4a05      	ldr	r2, [pc, #20]	; (8007bf8 <prvInitialiseTaskLists+0x64>)
 8007be2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007be4:	4b0a      	ldr	r3, [pc, #40]	; (8007c10 <prvInitialiseTaskLists+0x7c>)
 8007be6:	4a05      	ldr	r2, [pc, #20]	; (8007bfc <prvInitialiseTaskLists+0x68>)
 8007be8:	601a      	str	r2, [r3, #0]
}
 8007bea:	bf00      	nop
 8007bec:	3708      	adds	r7, #8
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}
 8007bf2:	bf00      	nop
 8007bf4:	20000740 	.word	0x20000740
 8007bf8:	200007cc 	.word	0x200007cc
 8007bfc:	200007e0 	.word	0x200007e0
 8007c00:	200007fc 	.word	0x200007fc
 8007c04:	20000810 	.word	0x20000810
 8007c08:	20000828 	.word	0x20000828
 8007c0c:	200007f4 	.word	0x200007f4
 8007c10:	200007f8 	.word	0x200007f8

08007c14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b082      	sub	sp, #8
 8007c18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c1a:	e019      	b.n	8007c50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007c1c:	f000 fab2 	bl	8008184 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c20:	4b10      	ldr	r3, [pc, #64]	; (8007c64 <prvCheckTasksWaitingTermination+0x50>)
 8007c22:	68db      	ldr	r3, [r3, #12]
 8007c24:	68db      	ldr	r3, [r3, #12]
 8007c26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	3304      	adds	r3, #4
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	f7fe fdfe 	bl	800682e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007c32:	4b0d      	ldr	r3, [pc, #52]	; (8007c68 <prvCheckTasksWaitingTermination+0x54>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	3b01      	subs	r3, #1
 8007c38:	4a0b      	ldr	r2, [pc, #44]	; (8007c68 <prvCheckTasksWaitingTermination+0x54>)
 8007c3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007c3c:	4b0b      	ldr	r3, [pc, #44]	; (8007c6c <prvCheckTasksWaitingTermination+0x58>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	3b01      	subs	r3, #1
 8007c42:	4a0a      	ldr	r2, [pc, #40]	; (8007c6c <prvCheckTasksWaitingTermination+0x58>)
 8007c44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007c46:	f000 facd 	bl	80081e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 f810 	bl	8007c70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c50:	4b06      	ldr	r3, [pc, #24]	; (8007c6c <prvCheckTasksWaitingTermination+0x58>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d1e1      	bne.n	8007c1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007c58:	bf00      	nop
 8007c5a:	bf00      	nop
 8007c5c:	3708      	adds	r7, #8
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}
 8007c62:	bf00      	nop
 8007c64:	20000810 	.word	0x20000810
 8007c68:	2000083c 	.word	0x2000083c
 8007c6c:	20000824 	.word	0x20000824

08007c70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b084      	sub	sp, #16
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d108      	bne.n	8007c94 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c86:	4618      	mov	r0, r3
 8007c88:	f000 fc22 	bl	80084d0 <vPortFree>
				vPortFree( pxTCB );
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f000 fc1f 	bl	80084d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007c92:	e018      	b.n	8007cc6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d103      	bne.n	8007ca6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 fc16 	bl	80084d0 <vPortFree>
	}
 8007ca4:	e00f      	b.n	8007cc6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007cac:	2b02      	cmp	r3, #2
 8007cae:	d00a      	beq.n	8007cc6 <prvDeleteTCB+0x56>
	__asm volatile
 8007cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb4:	f383 8811 	msr	BASEPRI, r3
 8007cb8:	f3bf 8f6f 	isb	sy
 8007cbc:	f3bf 8f4f 	dsb	sy
 8007cc0:	60fb      	str	r3, [r7, #12]
}
 8007cc2:	bf00      	nop
 8007cc4:	e7fe      	b.n	8007cc4 <prvDeleteTCB+0x54>
	}
 8007cc6:	bf00      	nop
 8007cc8:	3710      	adds	r7, #16
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}
	...

08007cd0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b083      	sub	sp, #12
 8007cd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007cd6:	4b0c      	ldr	r3, [pc, #48]	; (8007d08 <prvResetNextTaskUnblockTime+0x38>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d104      	bne.n	8007cea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007ce0:	4b0a      	ldr	r3, [pc, #40]	; (8007d0c <prvResetNextTaskUnblockTime+0x3c>)
 8007ce2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ce6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007ce8:	e008      	b.n	8007cfc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cea:	4b07      	ldr	r3, [pc, #28]	; (8007d08 <prvResetNextTaskUnblockTime+0x38>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	68db      	ldr	r3, [r3, #12]
 8007cf2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	4a04      	ldr	r2, [pc, #16]	; (8007d0c <prvResetNextTaskUnblockTime+0x3c>)
 8007cfa:	6013      	str	r3, [r2, #0]
}
 8007cfc:	bf00      	nop
 8007cfe:	370c      	adds	r7, #12
 8007d00:	46bd      	mov	sp, r7
 8007d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d06:	4770      	bx	lr
 8007d08:	200007f4 	.word	0x200007f4
 8007d0c:	2000085c 	.word	0x2000085c

08007d10 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007d10:	b480      	push	{r7}
 8007d12:	b083      	sub	sp, #12
 8007d14:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007d16:	4b0b      	ldr	r3, [pc, #44]	; (8007d44 <xTaskGetSchedulerState+0x34>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d102      	bne.n	8007d24 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	607b      	str	r3, [r7, #4]
 8007d22:	e008      	b.n	8007d36 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d24:	4b08      	ldr	r3, [pc, #32]	; (8007d48 <xTaskGetSchedulerState+0x38>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d102      	bne.n	8007d32 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007d2c:	2302      	movs	r3, #2
 8007d2e:	607b      	str	r3, [r7, #4]
 8007d30:	e001      	b.n	8007d36 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007d32:	2300      	movs	r3, #0
 8007d34:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007d36:	687b      	ldr	r3, [r7, #4]
	}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	370c      	adds	r7, #12
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d42:	4770      	bx	lr
 8007d44:	20000848 	.word	0x20000848
 8007d48:	20000864 	.word	0x20000864

08007d4c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b086      	sub	sp, #24
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d06e      	beq.n	8007e40 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007d62:	4b3a      	ldr	r3, [pc, #232]	; (8007e4c <xTaskPriorityDisinherit+0x100>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	693a      	ldr	r2, [r7, #16]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d00a      	beq.n	8007d82 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d70:	f383 8811 	msr	BASEPRI, r3
 8007d74:	f3bf 8f6f 	isb	sy
 8007d78:	f3bf 8f4f 	dsb	sy
 8007d7c:	60fb      	str	r3, [r7, #12]
}
 8007d7e:	bf00      	nop
 8007d80:	e7fe      	b.n	8007d80 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d10a      	bne.n	8007da0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d8e:	f383 8811 	msr	BASEPRI, r3
 8007d92:	f3bf 8f6f 	isb	sy
 8007d96:	f3bf 8f4f 	dsb	sy
 8007d9a:	60bb      	str	r3, [r7, #8]
}
 8007d9c:	bf00      	nop
 8007d9e:	e7fe      	b.n	8007d9e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007da4:	1e5a      	subs	r2, r3, #1
 8007da6:	693b      	ldr	r3, [r7, #16]
 8007da8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007daa:	693b      	ldr	r3, [r7, #16]
 8007dac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007db2:	429a      	cmp	r2, r3
 8007db4:	d044      	beq.n	8007e40 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d140      	bne.n	8007e40 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007dbe:	693b      	ldr	r3, [r7, #16]
 8007dc0:	3304      	adds	r3, #4
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f7fe fd33 	bl	800682e <uxListRemove>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d115      	bne.n	8007dfa <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dd2:	491f      	ldr	r1, [pc, #124]	; (8007e50 <xTaskPriorityDisinherit+0x104>)
 8007dd4:	4613      	mov	r3, r2
 8007dd6:	009b      	lsls	r3, r3, #2
 8007dd8:	4413      	add	r3, r2
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	440b      	add	r3, r1
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d10a      	bne.n	8007dfa <xTaskPriorityDisinherit+0xae>
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007de8:	2201      	movs	r2, #1
 8007dea:	fa02 f303 	lsl.w	r3, r2, r3
 8007dee:	43da      	mvns	r2, r3
 8007df0:	4b18      	ldr	r3, [pc, #96]	; (8007e54 <xTaskPriorityDisinherit+0x108>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4013      	ands	r3, r2
 8007df6:	4a17      	ldr	r2, [pc, #92]	; (8007e54 <xTaskPriorityDisinherit+0x108>)
 8007df8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007dfa:	693b      	ldr	r3, [r7, #16]
 8007dfc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e06:	f1c3 0207 	rsb	r2, r3, #7
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e12:	2201      	movs	r2, #1
 8007e14:	409a      	lsls	r2, r3
 8007e16:	4b0f      	ldr	r3, [pc, #60]	; (8007e54 <xTaskPriorityDisinherit+0x108>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	4a0d      	ldr	r2, [pc, #52]	; (8007e54 <xTaskPriorityDisinherit+0x108>)
 8007e1e:	6013      	str	r3, [r2, #0]
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e24:	4613      	mov	r3, r2
 8007e26:	009b      	lsls	r3, r3, #2
 8007e28:	4413      	add	r3, r2
 8007e2a:	009b      	lsls	r3, r3, #2
 8007e2c:	4a08      	ldr	r2, [pc, #32]	; (8007e50 <xTaskPriorityDisinherit+0x104>)
 8007e2e:	441a      	add	r2, r3
 8007e30:	693b      	ldr	r3, [r7, #16]
 8007e32:	3304      	adds	r3, #4
 8007e34:	4619      	mov	r1, r3
 8007e36:	4610      	mov	r0, r2
 8007e38:	f7fe fc9c 	bl	8006774 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007e40:	697b      	ldr	r3, [r7, #20]
	}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3718      	adds	r7, #24
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}
 8007e4a:	bf00      	nop
 8007e4c:	2000073c 	.word	0x2000073c
 8007e50:	20000740 	.word	0x20000740
 8007e54:	20000844 	.word	0x20000844

08007e58 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b084      	sub	sp, #16
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007e62:	4b29      	ldr	r3, [pc, #164]	; (8007f08 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e68:	4b28      	ldr	r3, [pc, #160]	; (8007f0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	3304      	adds	r3, #4
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f7fe fcdd 	bl	800682e <uxListRemove>
 8007e74:	4603      	mov	r3, r0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d10b      	bne.n	8007e92 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007e7a:	4b24      	ldr	r3, [pc, #144]	; (8007f0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e80:	2201      	movs	r2, #1
 8007e82:	fa02 f303 	lsl.w	r3, r2, r3
 8007e86:	43da      	mvns	r2, r3
 8007e88:	4b21      	ldr	r3, [pc, #132]	; (8007f10 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4013      	ands	r3, r2
 8007e8e:	4a20      	ldr	r2, [pc, #128]	; (8007f10 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007e90:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e98:	d10a      	bne.n	8007eb0 <prvAddCurrentTaskToDelayedList+0x58>
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d007      	beq.n	8007eb0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ea0:	4b1a      	ldr	r3, [pc, #104]	; (8007f0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	3304      	adds	r3, #4
 8007ea6:	4619      	mov	r1, r3
 8007ea8:	481a      	ldr	r0, [pc, #104]	; (8007f14 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007eaa:	f7fe fc63 	bl	8006774 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007eae:	e026      	b.n	8007efe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007eb0:	68fa      	ldr	r2, [r7, #12]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	4413      	add	r3, r2
 8007eb6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007eb8:	4b14      	ldr	r3, [pc, #80]	; (8007f0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	68ba      	ldr	r2, [r7, #8]
 8007ebe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007ec0:	68ba      	ldr	r2, [r7, #8]
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	429a      	cmp	r2, r3
 8007ec6:	d209      	bcs.n	8007edc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ec8:	4b13      	ldr	r3, [pc, #76]	; (8007f18 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	4b0f      	ldr	r3, [pc, #60]	; (8007f0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	3304      	adds	r3, #4
 8007ed2:	4619      	mov	r1, r3
 8007ed4:	4610      	mov	r0, r2
 8007ed6:	f7fe fc71 	bl	80067bc <vListInsert>
}
 8007eda:	e010      	b.n	8007efe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007edc:	4b0f      	ldr	r3, [pc, #60]	; (8007f1c <prvAddCurrentTaskToDelayedList+0xc4>)
 8007ede:	681a      	ldr	r2, [r3, #0]
 8007ee0:	4b0a      	ldr	r3, [pc, #40]	; (8007f0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	3304      	adds	r3, #4
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	4610      	mov	r0, r2
 8007eea:	f7fe fc67 	bl	80067bc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007eee:	4b0c      	ldr	r3, [pc, #48]	; (8007f20 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	68ba      	ldr	r2, [r7, #8]
 8007ef4:	429a      	cmp	r2, r3
 8007ef6:	d202      	bcs.n	8007efe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007ef8:	4a09      	ldr	r2, [pc, #36]	; (8007f20 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	6013      	str	r3, [r2, #0]
}
 8007efe:	bf00      	nop
 8007f00:	3710      	adds	r7, #16
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}
 8007f06:	bf00      	nop
 8007f08:	20000840 	.word	0x20000840
 8007f0c:	2000073c 	.word	0x2000073c
 8007f10:	20000844 	.word	0x20000844
 8007f14:	20000828 	.word	0x20000828
 8007f18:	200007f8 	.word	0x200007f8
 8007f1c:	200007f4 	.word	0x200007f4
 8007f20:	2000085c 	.word	0x2000085c

08007f24 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007f24:	b480      	push	{r7}
 8007f26:	b085      	sub	sp, #20
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	60f8      	str	r0, [r7, #12]
 8007f2c:	60b9      	str	r1, [r7, #8]
 8007f2e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	3b04      	subs	r3, #4
 8007f34:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007f3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	3b04      	subs	r3, #4
 8007f42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	f023 0201 	bic.w	r2, r3, #1
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	3b04      	subs	r3, #4
 8007f52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007f54:	4a0c      	ldr	r2, [pc, #48]	; (8007f88 <pxPortInitialiseStack+0x64>)
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	3b14      	subs	r3, #20
 8007f5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007f60:	687a      	ldr	r2, [r7, #4]
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	3b04      	subs	r3, #4
 8007f6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f06f 0202 	mvn.w	r2, #2
 8007f72:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	3b20      	subs	r3, #32
 8007f78:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	3714      	adds	r7, #20
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr
 8007f88:	08007f8d 	.word	0x08007f8d

08007f8c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b085      	sub	sp, #20
 8007f90:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007f92:	2300      	movs	r3, #0
 8007f94:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007f96:	4b12      	ldr	r3, [pc, #72]	; (8007fe0 <prvTaskExitError+0x54>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f9e:	d00a      	beq.n	8007fb6 <prvTaskExitError+0x2a>
	__asm volatile
 8007fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fa4:	f383 8811 	msr	BASEPRI, r3
 8007fa8:	f3bf 8f6f 	isb	sy
 8007fac:	f3bf 8f4f 	dsb	sy
 8007fb0:	60fb      	str	r3, [r7, #12]
}
 8007fb2:	bf00      	nop
 8007fb4:	e7fe      	b.n	8007fb4 <prvTaskExitError+0x28>
	__asm volatile
 8007fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fba:	f383 8811 	msr	BASEPRI, r3
 8007fbe:	f3bf 8f6f 	isb	sy
 8007fc2:	f3bf 8f4f 	dsb	sy
 8007fc6:	60bb      	str	r3, [r7, #8]
}
 8007fc8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007fca:	bf00      	nop
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d0fc      	beq.n	8007fcc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007fd2:	bf00      	nop
 8007fd4:	bf00      	nop
 8007fd6:	3714      	adds	r7, #20
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr
 8007fe0:	20000024 	.word	0x20000024
	...

08007ff0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007ff0:	4b07      	ldr	r3, [pc, #28]	; (8008010 <pxCurrentTCBConst2>)
 8007ff2:	6819      	ldr	r1, [r3, #0]
 8007ff4:	6808      	ldr	r0, [r1, #0]
 8007ff6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ffa:	f380 8809 	msr	PSP, r0
 8007ffe:	f3bf 8f6f 	isb	sy
 8008002:	f04f 0000 	mov.w	r0, #0
 8008006:	f380 8811 	msr	BASEPRI, r0
 800800a:	4770      	bx	lr
 800800c:	f3af 8000 	nop.w

08008010 <pxCurrentTCBConst2>:
 8008010:	2000073c 	.word	0x2000073c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008014:	bf00      	nop
 8008016:	bf00      	nop

08008018 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008018:	4808      	ldr	r0, [pc, #32]	; (800803c <prvPortStartFirstTask+0x24>)
 800801a:	6800      	ldr	r0, [r0, #0]
 800801c:	6800      	ldr	r0, [r0, #0]
 800801e:	f380 8808 	msr	MSP, r0
 8008022:	f04f 0000 	mov.w	r0, #0
 8008026:	f380 8814 	msr	CONTROL, r0
 800802a:	b662      	cpsie	i
 800802c:	b661      	cpsie	f
 800802e:	f3bf 8f4f 	dsb	sy
 8008032:	f3bf 8f6f 	isb	sy
 8008036:	df00      	svc	0
 8008038:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800803a:	bf00      	nop
 800803c:	e000ed08 	.word	0xe000ed08

08008040 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b086      	sub	sp, #24
 8008044:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008046:	4b46      	ldr	r3, [pc, #280]	; (8008160 <xPortStartScheduler+0x120>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a46      	ldr	r2, [pc, #280]	; (8008164 <xPortStartScheduler+0x124>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d10a      	bne.n	8008066 <xPortStartScheduler+0x26>
	__asm volatile
 8008050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008054:	f383 8811 	msr	BASEPRI, r3
 8008058:	f3bf 8f6f 	isb	sy
 800805c:	f3bf 8f4f 	dsb	sy
 8008060:	613b      	str	r3, [r7, #16]
}
 8008062:	bf00      	nop
 8008064:	e7fe      	b.n	8008064 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008066:	4b3e      	ldr	r3, [pc, #248]	; (8008160 <xPortStartScheduler+0x120>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a3f      	ldr	r2, [pc, #252]	; (8008168 <xPortStartScheduler+0x128>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d10a      	bne.n	8008086 <xPortStartScheduler+0x46>
	__asm volatile
 8008070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008074:	f383 8811 	msr	BASEPRI, r3
 8008078:	f3bf 8f6f 	isb	sy
 800807c:	f3bf 8f4f 	dsb	sy
 8008080:	60fb      	str	r3, [r7, #12]
}
 8008082:	bf00      	nop
 8008084:	e7fe      	b.n	8008084 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008086:	4b39      	ldr	r3, [pc, #228]	; (800816c <xPortStartScheduler+0x12c>)
 8008088:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	781b      	ldrb	r3, [r3, #0]
 800808e:	b2db      	uxtb	r3, r3
 8008090:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	22ff      	movs	r2, #255	; 0xff
 8008096:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	781b      	ldrb	r3, [r3, #0]
 800809c:	b2db      	uxtb	r3, r3
 800809e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80080a0:	78fb      	ldrb	r3, [r7, #3]
 80080a2:	b2db      	uxtb	r3, r3
 80080a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80080a8:	b2da      	uxtb	r2, r3
 80080aa:	4b31      	ldr	r3, [pc, #196]	; (8008170 <xPortStartScheduler+0x130>)
 80080ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80080ae:	4b31      	ldr	r3, [pc, #196]	; (8008174 <xPortStartScheduler+0x134>)
 80080b0:	2207      	movs	r2, #7
 80080b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80080b4:	e009      	b.n	80080ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80080b6:	4b2f      	ldr	r3, [pc, #188]	; (8008174 <xPortStartScheduler+0x134>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	3b01      	subs	r3, #1
 80080bc:	4a2d      	ldr	r2, [pc, #180]	; (8008174 <xPortStartScheduler+0x134>)
 80080be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80080c0:	78fb      	ldrb	r3, [r7, #3]
 80080c2:	b2db      	uxtb	r3, r3
 80080c4:	005b      	lsls	r3, r3, #1
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80080ca:	78fb      	ldrb	r3, [r7, #3]
 80080cc:	b2db      	uxtb	r3, r3
 80080ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080d2:	2b80      	cmp	r3, #128	; 0x80
 80080d4:	d0ef      	beq.n	80080b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80080d6:	4b27      	ldr	r3, [pc, #156]	; (8008174 <xPortStartScheduler+0x134>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f1c3 0307 	rsb	r3, r3, #7
 80080de:	2b04      	cmp	r3, #4
 80080e0:	d00a      	beq.n	80080f8 <xPortStartScheduler+0xb8>
	__asm volatile
 80080e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080e6:	f383 8811 	msr	BASEPRI, r3
 80080ea:	f3bf 8f6f 	isb	sy
 80080ee:	f3bf 8f4f 	dsb	sy
 80080f2:	60bb      	str	r3, [r7, #8]
}
 80080f4:	bf00      	nop
 80080f6:	e7fe      	b.n	80080f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80080f8:	4b1e      	ldr	r3, [pc, #120]	; (8008174 <xPortStartScheduler+0x134>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	021b      	lsls	r3, r3, #8
 80080fe:	4a1d      	ldr	r2, [pc, #116]	; (8008174 <xPortStartScheduler+0x134>)
 8008100:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008102:	4b1c      	ldr	r3, [pc, #112]	; (8008174 <xPortStartScheduler+0x134>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800810a:	4a1a      	ldr	r2, [pc, #104]	; (8008174 <xPortStartScheduler+0x134>)
 800810c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	b2da      	uxtb	r2, r3
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008116:	4b18      	ldr	r3, [pc, #96]	; (8008178 <xPortStartScheduler+0x138>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a17      	ldr	r2, [pc, #92]	; (8008178 <xPortStartScheduler+0x138>)
 800811c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008120:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008122:	4b15      	ldr	r3, [pc, #84]	; (8008178 <xPortStartScheduler+0x138>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4a14      	ldr	r2, [pc, #80]	; (8008178 <xPortStartScheduler+0x138>)
 8008128:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800812c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800812e:	f000 f8dd 	bl	80082ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008132:	4b12      	ldr	r3, [pc, #72]	; (800817c <xPortStartScheduler+0x13c>)
 8008134:	2200      	movs	r2, #0
 8008136:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008138:	f000 f8fc 	bl	8008334 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800813c:	4b10      	ldr	r3, [pc, #64]	; (8008180 <xPortStartScheduler+0x140>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a0f      	ldr	r2, [pc, #60]	; (8008180 <xPortStartScheduler+0x140>)
 8008142:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008146:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008148:	f7ff ff66 	bl	8008018 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800814c:	f7ff fba4 	bl	8007898 <vTaskSwitchContext>
	prvTaskExitError();
 8008150:	f7ff ff1c 	bl	8007f8c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008154:	2300      	movs	r3, #0
}
 8008156:	4618      	mov	r0, r3
 8008158:	3718      	adds	r7, #24
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
 800815e:	bf00      	nop
 8008160:	e000ed00 	.word	0xe000ed00
 8008164:	410fc271 	.word	0x410fc271
 8008168:	410fc270 	.word	0x410fc270
 800816c:	e000e400 	.word	0xe000e400
 8008170:	20000868 	.word	0x20000868
 8008174:	2000086c 	.word	0x2000086c
 8008178:	e000ed20 	.word	0xe000ed20
 800817c:	20000024 	.word	0x20000024
 8008180:	e000ef34 	.word	0xe000ef34

08008184 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008184:	b480      	push	{r7}
 8008186:	b083      	sub	sp, #12
 8008188:	af00      	add	r7, sp, #0
	__asm volatile
 800818a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800818e:	f383 8811 	msr	BASEPRI, r3
 8008192:	f3bf 8f6f 	isb	sy
 8008196:	f3bf 8f4f 	dsb	sy
 800819a:	607b      	str	r3, [r7, #4]
}
 800819c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800819e:	4b0f      	ldr	r3, [pc, #60]	; (80081dc <vPortEnterCritical+0x58>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	3301      	adds	r3, #1
 80081a4:	4a0d      	ldr	r2, [pc, #52]	; (80081dc <vPortEnterCritical+0x58>)
 80081a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80081a8:	4b0c      	ldr	r3, [pc, #48]	; (80081dc <vPortEnterCritical+0x58>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d10f      	bne.n	80081d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80081b0:	4b0b      	ldr	r3, [pc, #44]	; (80081e0 <vPortEnterCritical+0x5c>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d00a      	beq.n	80081d0 <vPortEnterCritical+0x4c>
	__asm volatile
 80081ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081be:	f383 8811 	msr	BASEPRI, r3
 80081c2:	f3bf 8f6f 	isb	sy
 80081c6:	f3bf 8f4f 	dsb	sy
 80081ca:	603b      	str	r3, [r7, #0]
}
 80081cc:	bf00      	nop
 80081ce:	e7fe      	b.n	80081ce <vPortEnterCritical+0x4a>
	}
}
 80081d0:	bf00      	nop
 80081d2:	370c      	adds	r7, #12
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr
 80081dc:	20000024 	.word	0x20000024
 80081e0:	e000ed04 	.word	0xe000ed04

080081e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80081e4:	b480      	push	{r7}
 80081e6:	b083      	sub	sp, #12
 80081e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80081ea:	4b12      	ldr	r3, [pc, #72]	; (8008234 <vPortExitCritical+0x50>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d10a      	bne.n	8008208 <vPortExitCritical+0x24>
	__asm volatile
 80081f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081f6:	f383 8811 	msr	BASEPRI, r3
 80081fa:	f3bf 8f6f 	isb	sy
 80081fe:	f3bf 8f4f 	dsb	sy
 8008202:	607b      	str	r3, [r7, #4]
}
 8008204:	bf00      	nop
 8008206:	e7fe      	b.n	8008206 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008208:	4b0a      	ldr	r3, [pc, #40]	; (8008234 <vPortExitCritical+0x50>)
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	3b01      	subs	r3, #1
 800820e:	4a09      	ldr	r2, [pc, #36]	; (8008234 <vPortExitCritical+0x50>)
 8008210:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008212:	4b08      	ldr	r3, [pc, #32]	; (8008234 <vPortExitCritical+0x50>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d105      	bne.n	8008226 <vPortExitCritical+0x42>
 800821a:	2300      	movs	r3, #0
 800821c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008224:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008226:	bf00      	nop
 8008228:	370c      	adds	r7, #12
 800822a:	46bd      	mov	sp, r7
 800822c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008230:	4770      	bx	lr
 8008232:	bf00      	nop
 8008234:	20000024 	.word	0x20000024
	...

08008240 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008240:	f3ef 8009 	mrs	r0, PSP
 8008244:	f3bf 8f6f 	isb	sy
 8008248:	4b15      	ldr	r3, [pc, #84]	; (80082a0 <pxCurrentTCBConst>)
 800824a:	681a      	ldr	r2, [r3, #0]
 800824c:	f01e 0f10 	tst.w	lr, #16
 8008250:	bf08      	it	eq
 8008252:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008256:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800825a:	6010      	str	r0, [r2, #0]
 800825c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008260:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008264:	f380 8811 	msr	BASEPRI, r0
 8008268:	f3bf 8f4f 	dsb	sy
 800826c:	f3bf 8f6f 	isb	sy
 8008270:	f7ff fb12 	bl	8007898 <vTaskSwitchContext>
 8008274:	f04f 0000 	mov.w	r0, #0
 8008278:	f380 8811 	msr	BASEPRI, r0
 800827c:	bc09      	pop	{r0, r3}
 800827e:	6819      	ldr	r1, [r3, #0]
 8008280:	6808      	ldr	r0, [r1, #0]
 8008282:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008286:	f01e 0f10 	tst.w	lr, #16
 800828a:	bf08      	it	eq
 800828c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008290:	f380 8809 	msr	PSP, r0
 8008294:	f3bf 8f6f 	isb	sy
 8008298:	4770      	bx	lr
 800829a:	bf00      	nop
 800829c:	f3af 8000 	nop.w

080082a0 <pxCurrentTCBConst>:
 80082a0:	2000073c 	.word	0x2000073c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80082a4:	bf00      	nop
 80082a6:	bf00      	nop

080082a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b082      	sub	sp, #8
 80082ac:	af00      	add	r7, sp, #0
	__asm volatile
 80082ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082b2:	f383 8811 	msr	BASEPRI, r3
 80082b6:	f3bf 8f6f 	isb	sy
 80082ba:	f3bf 8f4f 	dsb	sy
 80082be:	607b      	str	r3, [r7, #4]
}
 80082c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80082c2:	f7ff fa31 	bl	8007728 <xTaskIncrementTick>
 80082c6:	4603      	mov	r3, r0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d003      	beq.n	80082d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80082cc:	4b06      	ldr	r3, [pc, #24]	; (80082e8 <SysTick_Handler+0x40>)
 80082ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082d2:	601a      	str	r2, [r3, #0]
 80082d4:	2300      	movs	r3, #0
 80082d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	f383 8811 	msr	BASEPRI, r3
}
 80082de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80082e0:	bf00      	nop
 80082e2:	3708      	adds	r7, #8
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}
 80082e8:	e000ed04 	.word	0xe000ed04

080082ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80082ec:	b480      	push	{r7}
 80082ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80082f0:	4b0b      	ldr	r3, [pc, #44]	; (8008320 <vPortSetupTimerInterrupt+0x34>)
 80082f2:	2200      	movs	r2, #0
 80082f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80082f6:	4b0b      	ldr	r3, [pc, #44]	; (8008324 <vPortSetupTimerInterrupt+0x38>)
 80082f8:	2200      	movs	r2, #0
 80082fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80082fc:	4b0a      	ldr	r3, [pc, #40]	; (8008328 <vPortSetupTimerInterrupt+0x3c>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	4a0a      	ldr	r2, [pc, #40]	; (800832c <vPortSetupTimerInterrupt+0x40>)
 8008302:	fba2 2303 	umull	r2, r3, r2, r3
 8008306:	099b      	lsrs	r3, r3, #6
 8008308:	4a09      	ldr	r2, [pc, #36]	; (8008330 <vPortSetupTimerInterrupt+0x44>)
 800830a:	3b01      	subs	r3, #1
 800830c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800830e:	4b04      	ldr	r3, [pc, #16]	; (8008320 <vPortSetupTimerInterrupt+0x34>)
 8008310:	2207      	movs	r2, #7
 8008312:	601a      	str	r2, [r3, #0]
}
 8008314:	bf00      	nop
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr
 800831e:	bf00      	nop
 8008320:	e000e010 	.word	0xe000e010
 8008324:	e000e018 	.word	0xe000e018
 8008328:	20000018 	.word	0x20000018
 800832c:	10624dd3 	.word	0x10624dd3
 8008330:	e000e014 	.word	0xe000e014

08008334 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008334:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008344 <vPortEnableVFP+0x10>
 8008338:	6801      	ldr	r1, [r0, #0]
 800833a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800833e:	6001      	str	r1, [r0, #0]
 8008340:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008342:	bf00      	nop
 8008344:	e000ed88 	.word	0xe000ed88

08008348 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b08a      	sub	sp, #40	; 0x28
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008350:	2300      	movs	r3, #0
 8008352:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008354:	f7ff f93e 	bl	80075d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008358:	4b58      	ldr	r3, [pc, #352]	; (80084bc <pvPortMalloc+0x174>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d101      	bne.n	8008364 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008360:	f000 f910 	bl	8008584 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008364:	4b56      	ldr	r3, [pc, #344]	; (80084c0 <pvPortMalloc+0x178>)
 8008366:	681a      	ldr	r2, [r3, #0]
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	4013      	ands	r3, r2
 800836c:	2b00      	cmp	r3, #0
 800836e:	f040 808e 	bne.w	800848e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d01d      	beq.n	80083b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008378:	2208      	movs	r2, #8
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	4413      	add	r3, r2
 800837e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f003 0307 	and.w	r3, r3, #7
 8008386:	2b00      	cmp	r3, #0
 8008388:	d014      	beq.n	80083b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	f023 0307 	bic.w	r3, r3, #7
 8008390:	3308      	adds	r3, #8
 8008392:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f003 0307 	and.w	r3, r3, #7
 800839a:	2b00      	cmp	r3, #0
 800839c:	d00a      	beq.n	80083b4 <pvPortMalloc+0x6c>
	__asm volatile
 800839e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083a2:	f383 8811 	msr	BASEPRI, r3
 80083a6:	f3bf 8f6f 	isb	sy
 80083aa:	f3bf 8f4f 	dsb	sy
 80083ae:	617b      	str	r3, [r7, #20]
}
 80083b0:	bf00      	nop
 80083b2:	e7fe      	b.n	80083b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d069      	beq.n	800848e <pvPortMalloc+0x146>
 80083ba:	4b42      	ldr	r3, [pc, #264]	; (80084c4 <pvPortMalloc+0x17c>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	687a      	ldr	r2, [r7, #4]
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d864      	bhi.n	800848e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80083c4:	4b40      	ldr	r3, [pc, #256]	; (80084c8 <pvPortMalloc+0x180>)
 80083c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80083c8:	4b3f      	ldr	r3, [pc, #252]	; (80084c8 <pvPortMalloc+0x180>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80083ce:	e004      	b.n	80083da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80083d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80083d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80083da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	687a      	ldr	r2, [r7, #4]
 80083e0:	429a      	cmp	r2, r3
 80083e2:	d903      	bls.n	80083ec <pvPortMalloc+0xa4>
 80083e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d1f1      	bne.n	80083d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80083ec:	4b33      	ldr	r3, [pc, #204]	; (80084bc <pvPortMalloc+0x174>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083f2:	429a      	cmp	r2, r3
 80083f4:	d04b      	beq.n	800848e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80083f6:	6a3b      	ldr	r3, [r7, #32]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	2208      	movs	r2, #8
 80083fc:	4413      	add	r3, r2
 80083fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	6a3b      	ldr	r3, [r7, #32]
 8008406:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800840a:	685a      	ldr	r2, [r3, #4]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	1ad2      	subs	r2, r2, r3
 8008410:	2308      	movs	r3, #8
 8008412:	005b      	lsls	r3, r3, #1
 8008414:	429a      	cmp	r2, r3
 8008416:	d91f      	bls.n	8008458 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008418:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	4413      	add	r3, r2
 800841e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008420:	69bb      	ldr	r3, [r7, #24]
 8008422:	f003 0307 	and.w	r3, r3, #7
 8008426:	2b00      	cmp	r3, #0
 8008428:	d00a      	beq.n	8008440 <pvPortMalloc+0xf8>
	__asm volatile
 800842a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800842e:	f383 8811 	msr	BASEPRI, r3
 8008432:	f3bf 8f6f 	isb	sy
 8008436:	f3bf 8f4f 	dsb	sy
 800843a:	613b      	str	r3, [r7, #16]
}
 800843c:	bf00      	nop
 800843e:	e7fe      	b.n	800843e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008442:	685a      	ldr	r2, [r3, #4]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	1ad2      	subs	r2, r2, r3
 8008448:	69bb      	ldr	r3, [r7, #24]
 800844a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800844c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008452:	69b8      	ldr	r0, [r7, #24]
 8008454:	f000 f8f8 	bl	8008648 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008458:	4b1a      	ldr	r3, [pc, #104]	; (80084c4 <pvPortMalloc+0x17c>)
 800845a:	681a      	ldr	r2, [r3, #0]
 800845c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	1ad3      	subs	r3, r2, r3
 8008462:	4a18      	ldr	r2, [pc, #96]	; (80084c4 <pvPortMalloc+0x17c>)
 8008464:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008466:	4b17      	ldr	r3, [pc, #92]	; (80084c4 <pvPortMalloc+0x17c>)
 8008468:	681a      	ldr	r2, [r3, #0]
 800846a:	4b18      	ldr	r3, [pc, #96]	; (80084cc <pvPortMalloc+0x184>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	429a      	cmp	r2, r3
 8008470:	d203      	bcs.n	800847a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008472:	4b14      	ldr	r3, [pc, #80]	; (80084c4 <pvPortMalloc+0x17c>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a15      	ldr	r2, [pc, #84]	; (80084cc <pvPortMalloc+0x184>)
 8008478:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800847a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800847c:	685a      	ldr	r2, [r3, #4]
 800847e:	4b10      	ldr	r3, [pc, #64]	; (80084c0 <pvPortMalloc+0x178>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	431a      	orrs	r2, r3
 8008484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008486:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800848a:	2200      	movs	r2, #0
 800848c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800848e:	f7ff f8af 	bl	80075f0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008492:	69fb      	ldr	r3, [r7, #28]
 8008494:	f003 0307 	and.w	r3, r3, #7
 8008498:	2b00      	cmp	r3, #0
 800849a:	d00a      	beq.n	80084b2 <pvPortMalloc+0x16a>
	__asm volatile
 800849c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084a0:	f383 8811 	msr	BASEPRI, r3
 80084a4:	f3bf 8f6f 	isb	sy
 80084a8:	f3bf 8f4f 	dsb	sy
 80084ac:	60fb      	str	r3, [r7, #12]
}
 80084ae:	bf00      	nop
 80084b0:	e7fe      	b.n	80084b0 <pvPortMalloc+0x168>
	return pvReturn;
 80084b2:	69fb      	ldr	r3, [r7, #28]
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	3728      	adds	r7, #40	; 0x28
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}
 80084bc:	20004478 	.word	0x20004478
 80084c0:	20004484 	.word	0x20004484
 80084c4:	2000447c 	.word	0x2000447c
 80084c8:	20004470 	.word	0x20004470
 80084cc:	20004480 	.word	0x20004480

080084d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b086      	sub	sp, #24
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d048      	beq.n	8008574 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80084e2:	2308      	movs	r3, #8
 80084e4:	425b      	negs	r3, r3
 80084e6:	697a      	ldr	r2, [r7, #20]
 80084e8:	4413      	add	r3, r2
 80084ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	685a      	ldr	r2, [r3, #4]
 80084f4:	4b21      	ldr	r3, [pc, #132]	; (800857c <vPortFree+0xac>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4013      	ands	r3, r2
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d10a      	bne.n	8008514 <vPortFree+0x44>
	__asm volatile
 80084fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008502:	f383 8811 	msr	BASEPRI, r3
 8008506:	f3bf 8f6f 	isb	sy
 800850a:	f3bf 8f4f 	dsb	sy
 800850e:	60fb      	str	r3, [r7, #12]
}
 8008510:	bf00      	nop
 8008512:	e7fe      	b.n	8008512 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d00a      	beq.n	8008532 <vPortFree+0x62>
	__asm volatile
 800851c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008520:	f383 8811 	msr	BASEPRI, r3
 8008524:	f3bf 8f6f 	isb	sy
 8008528:	f3bf 8f4f 	dsb	sy
 800852c:	60bb      	str	r3, [r7, #8]
}
 800852e:	bf00      	nop
 8008530:	e7fe      	b.n	8008530 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	685a      	ldr	r2, [r3, #4]
 8008536:	4b11      	ldr	r3, [pc, #68]	; (800857c <vPortFree+0xac>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4013      	ands	r3, r2
 800853c:	2b00      	cmp	r3, #0
 800853e:	d019      	beq.n	8008574 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d115      	bne.n	8008574 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008548:	693b      	ldr	r3, [r7, #16]
 800854a:	685a      	ldr	r2, [r3, #4]
 800854c:	4b0b      	ldr	r3, [pc, #44]	; (800857c <vPortFree+0xac>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	43db      	mvns	r3, r3
 8008552:	401a      	ands	r2, r3
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008558:	f7ff f83c 	bl	80075d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	685a      	ldr	r2, [r3, #4]
 8008560:	4b07      	ldr	r3, [pc, #28]	; (8008580 <vPortFree+0xb0>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4413      	add	r3, r2
 8008566:	4a06      	ldr	r2, [pc, #24]	; (8008580 <vPortFree+0xb0>)
 8008568:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800856a:	6938      	ldr	r0, [r7, #16]
 800856c:	f000 f86c 	bl	8008648 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008570:	f7ff f83e 	bl	80075f0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008574:	bf00      	nop
 8008576:	3718      	adds	r7, #24
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}
 800857c:	20004484 	.word	0x20004484
 8008580:	2000447c 	.word	0x2000447c

08008584 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008584:	b480      	push	{r7}
 8008586:	b085      	sub	sp, #20
 8008588:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800858a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800858e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008590:	4b27      	ldr	r3, [pc, #156]	; (8008630 <prvHeapInit+0xac>)
 8008592:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	f003 0307 	and.w	r3, r3, #7
 800859a:	2b00      	cmp	r3, #0
 800859c:	d00c      	beq.n	80085b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	3307      	adds	r3, #7
 80085a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f023 0307 	bic.w	r3, r3, #7
 80085aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80085ac:	68ba      	ldr	r2, [r7, #8]
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	1ad3      	subs	r3, r2, r3
 80085b2:	4a1f      	ldr	r2, [pc, #124]	; (8008630 <prvHeapInit+0xac>)
 80085b4:	4413      	add	r3, r2
 80085b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80085bc:	4a1d      	ldr	r2, [pc, #116]	; (8008634 <prvHeapInit+0xb0>)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80085c2:	4b1c      	ldr	r3, [pc, #112]	; (8008634 <prvHeapInit+0xb0>)
 80085c4:	2200      	movs	r2, #0
 80085c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	68ba      	ldr	r2, [r7, #8]
 80085cc:	4413      	add	r3, r2
 80085ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80085d0:	2208      	movs	r2, #8
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	1a9b      	subs	r3, r3, r2
 80085d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	f023 0307 	bic.w	r3, r3, #7
 80085de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	4a15      	ldr	r2, [pc, #84]	; (8008638 <prvHeapInit+0xb4>)
 80085e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80085e6:	4b14      	ldr	r3, [pc, #80]	; (8008638 <prvHeapInit+0xb4>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	2200      	movs	r2, #0
 80085ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80085ee:	4b12      	ldr	r3, [pc, #72]	; (8008638 <prvHeapInit+0xb4>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	2200      	movs	r2, #0
 80085f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	68fa      	ldr	r2, [r7, #12]
 80085fe:	1ad2      	subs	r2, r2, r3
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008604:	4b0c      	ldr	r3, [pc, #48]	; (8008638 <prvHeapInit+0xb4>)
 8008606:	681a      	ldr	r2, [r3, #0]
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	4a0a      	ldr	r2, [pc, #40]	; (800863c <prvHeapInit+0xb8>)
 8008612:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	4a09      	ldr	r2, [pc, #36]	; (8008640 <prvHeapInit+0xbc>)
 800861a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800861c:	4b09      	ldr	r3, [pc, #36]	; (8008644 <prvHeapInit+0xc0>)
 800861e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008622:	601a      	str	r2, [r3, #0]
}
 8008624:	bf00      	nop
 8008626:	3714      	adds	r7, #20
 8008628:	46bd      	mov	sp, r7
 800862a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862e:	4770      	bx	lr
 8008630:	20000870 	.word	0x20000870
 8008634:	20004470 	.word	0x20004470
 8008638:	20004478 	.word	0x20004478
 800863c:	20004480 	.word	0x20004480
 8008640:	2000447c 	.word	0x2000447c
 8008644:	20004484 	.word	0x20004484

08008648 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008648:	b480      	push	{r7}
 800864a:	b085      	sub	sp, #20
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008650:	4b28      	ldr	r3, [pc, #160]	; (80086f4 <prvInsertBlockIntoFreeList+0xac>)
 8008652:	60fb      	str	r3, [r7, #12]
 8008654:	e002      	b.n	800865c <prvInsertBlockIntoFreeList+0x14>
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	60fb      	str	r3, [r7, #12]
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	429a      	cmp	r2, r3
 8008664:	d8f7      	bhi.n	8008656 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	68ba      	ldr	r2, [r7, #8]
 8008670:	4413      	add	r3, r2
 8008672:	687a      	ldr	r2, [r7, #4]
 8008674:	429a      	cmp	r2, r3
 8008676:	d108      	bne.n	800868a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	685a      	ldr	r2, [r3, #4]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	685b      	ldr	r3, [r3, #4]
 8008680:	441a      	add	r2, r3
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	685b      	ldr	r3, [r3, #4]
 8008692:	68ba      	ldr	r2, [r7, #8]
 8008694:	441a      	add	r2, r3
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	429a      	cmp	r2, r3
 800869c:	d118      	bne.n	80086d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681a      	ldr	r2, [r3, #0]
 80086a2:	4b15      	ldr	r3, [pc, #84]	; (80086f8 <prvInsertBlockIntoFreeList+0xb0>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	429a      	cmp	r2, r3
 80086a8:	d00d      	beq.n	80086c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	685a      	ldr	r2, [r3, #4]
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	685b      	ldr	r3, [r3, #4]
 80086b4:	441a      	add	r2, r3
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	681a      	ldr	r2, [r3, #0]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	601a      	str	r2, [r3, #0]
 80086c4:	e008      	b.n	80086d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80086c6:	4b0c      	ldr	r3, [pc, #48]	; (80086f8 <prvInsertBlockIntoFreeList+0xb0>)
 80086c8:	681a      	ldr	r2, [r3, #0]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	601a      	str	r2, [r3, #0]
 80086ce:	e003      	b.n	80086d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681a      	ldr	r2, [r3, #0]
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80086d8:	68fa      	ldr	r2, [r7, #12]
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	429a      	cmp	r2, r3
 80086de:	d002      	beq.n	80086e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80086e6:	bf00      	nop
 80086e8:	3714      	adds	r7, #20
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr
 80086f2:	bf00      	nop
 80086f4:	20004470 	.word	0x20004470
 80086f8:	20004478 	.word	0x20004478

080086fc <__errno>:
 80086fc:	4b01      	ldr	r3, [pc, #4]	; (8008704 <__errno+0x8>)
 80086fe:	6818      	ldr	r0, [r3, #0]
 8008700:	4770      	bx	lr
 8008702:	bf00      	nop
 8008704:	20000028 	.word	0x20000028

08008708 <__libc_init_array>:
 8008708:	b570      	push	{r4, r5, r6, lr}
 800870a:	4d0d      	ldr	r5, [pc, #52]	; (8008740 <__libc_init_array+0x38>)
 800870c:	4c0d      	ldr	r4, [pc, #52]	; (8008744 <__libc_init_array+0x3c>)
 800870e:	1b64      	subs	r4, r4, r5
 8008710:	10a4      	asrs	r4, r4, #2
 8008712:	2600      	movs	r6, #0
 8008714:	42a6      	cmp	r6, r4
 8008716:	d109      	bne.n	800872c <__libc_init_array+0x24>
 8008718:	4d0b      	ldr	r5, [pc, #44]	; (8008748 <__libc_init_array+0x40>)
 800871a:	4c0c      	ldr	r4, [pc, #48]	; (800874c <__libc_init_array+0x44>)
 800871c:	f000 fc8e 	bl	800903c <_init>
 8008720:	1b64      	subs	r4, r4, r5
 8008722:	10a4      	asrs	r4, r4, #2
 8008724:	2600      	movs	r6, #0
 8008726:	42a6      	cmp	r6, r4
 8008728:	d105      	bne.n	8008736 <__libc_init_array+0x2e>
 800872a:	bd70      	pop	{r4, r5, r6, pc}
 800872c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008730:	4798      	blx	r3
 8008732:	3601      	adds	r6, #1
 8008734:	e7ee      	b.n	8008714 <__libc_init_array+0xc>
 8008736:	f855 3b04 	ldr.w	r3, [r5], #4
 800873a:	4798      	blx	r3
 800873c:	3601      	adds	r6, #1
 800873e:	e7f2      	b.n	8008726 <__libc_init_array+0x1e>
 8008740:	080093a0 	.word	0x080093a0
 8008744:	080093a0 	.word	0x080093a0
 8008748:	080093a0 	.word	0x080093a0
 800874c:	080093a4 	.word	0x080093a4

08008750 <memcpy>:
 8008750:	440a      	add	r2, r1
 8008752:	4291      	cmp	r1, r2
 8008754:	f100 33ff 	add.w	r3, r0, #4294967295
 8008758:	d100      	bne.n	800875c <memcpy+0xc>
 800875a:	4770      	bx	lr
 800875c:	b510      	push	{r4, lr}
 800875e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008762:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008766:	4291      	cmp	r1, r2
 8008768:	d1f9      	bne.n	800875e <memcpy+0xe>
 800876a:	bd10      	pop	{r4, pc}

0800876c <memset>:
 800876c:	4402      	add	r2, r0
 800876e:	4603      	mov	r3, r0
 8008770:	4293      	cmp	r3, r2
 8008772:	d100      	bne.n	8008776 <memset+0xa>
 8008774:	4770      	bx	lr
 8008776:	f803 1b01 	strb.w	r1, [r3], #1
 800877a:	e7f9      	b.n	8008770 <memset+0x4>

0800877c <siprintf>:
 800877c:	b40e      	push	{r1, r2, r3}
 800877e:	b500      	push	{lr}
 8008780:	b09c      	sub	sp, #112	; 0x70
 8008782:	ab1d      	add	r3, sp, #116	; 0x74
 8008784:	9002      	str	r0, [sp, #8]
 8008786:	9006      	str	r0, [sp, #24]
 8008788:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800878c:	4809      	ldr	r0, [pc, #36]	; (80087b4 <siprintf+0x38>)
 800878e:	9107      	str	r1, [sp, #28]
 8008790:	9104      	str	r1, [sp, #16]
 8008792:	4909      	ldr	r1, [pc, #36]	; (80087b8 <siprintf+0x3c>)
 8008794:	f853 2b04 	ldr.w	r2, [r3], #4
 8008798:	9105      	str	r1, [sp, #20]
 800879a:	6800      	ldr	r0, [r0, #0]
 800879c:	9301      	str	r3, [sp, #4]
 800879e:	a902      	add	r1, sp, #8
 80087a0:	f000 f868 	bl	8008874 <_svfiprintf_r>
 80087a4:	9b02      	ldr	r3, [sp, #8]
 80087a6:	2200      	movs	r2, #0
 80087a8:	701a      	strb	r2, [r3, #0]
 80087aa:	b01c      	add	sp, #112	; 0x70
 80087ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80087b0:	b003      	add	sp, #12
 80087b2:	4770      	bx	lr
 80087b4:	20000028 	.word	0x20000028
 80087b8:	ffff0208 	.word	0xffff0208

080087bc <__ssputs_r>:
 80087bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087c0:	688e      	ldr	r6, [r1, #8]
 80087c2:	429e      	cmp	r6, r3
 80087c4:	4682      	mov	sl, r0
 80087c6:	460c      	mov	r4, r1
 80087c8:	4690      	mov	r8, r2
 80087ca:	461f      	mov	r7, r3
 80087cc:	d838      	bhi.n	8008840 <__ssputs_r+0x84>
 80087ce:	898a      	ldrh	r2, [r1, #12]
 80087d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80087d4:	d032      	beq.n	800883c <__ssputs_r+0x80>
 80087d6:	6825      	ldr	r5, [r4, #0]
 80087d8:	6909      	ldr	r1, [r1, #16]
 80087da:	eba5 0901 	sub.w	r9, r5, r1
 80087de:	6965      	ldr	r5, [r4, #20]
 80087e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80087e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80087e8:	3301      	adds	r3, #1
 80087ea:	444b      	add	r3, r9
 80087ec:	106d      	asrs	r5, r5, #1
 80087ee:	429d      	cmp	r5, r3
 80087f0:	bf38      	it	cc
 80087f2:	461d      	movcc	r5, r3
 80087f4:	0553      	lsls	r3, r2, #21
 80087f6:	d531      	bpl.n	800885c <__ssputs_r+0xa0>
 80087f8:	4629      	mov	r1, r5
 80087fa:	f000 fb55 	bl	8008ea8 <_malloc_r>
 80087fe:	4606      	mov	r6, r0
 8008800:	b950      	cbnz	r0, 8008818 <__ssputs_r+0x5c>
 8008802:	230c      	movs	r3, #12
 8008804:	f8ca 3000 	str.w	r3, [sl]
 8008808:	89a3      	ldrh	r3, [r4, #12]
 800880a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800880e:	81a3      	strh	r3, [r4, #12]
 8008810:	f04f 30ff 	mov.w	r0, #4294967295
 8008814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008818:	6921      	ldr	r1, [r4, #16]
 800881a:	464a      	mov	r2, r9
 800881c:	f7ff ff98 	bl	8008750 <memcpy>
 8008820:	89a3      	ldrh	r3, [r4, #12]
 8008822:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008826:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800882a:	81a3      	strh	r3, [r4, #12]
 800882c:	6126      	str	r6, [r4, #16]
 800882e:	6165      	str	r5, [r4, #20]
 8008830:	444e      	add	r6, r9
 8008832:	eba5 0509 	sub.w	r5, r5, r9
 8008836:	6026      	str	r6, [r4, #0]
 8008838:	60a5      	str	r5, [r4, #8]
 800883a:	463e      	mov	r6, r7
 800883c:	42be      	cmp	r6, r7
 800883e:	d900      	bls.n	8008842 <__ssputs_r+0x86>
 8008840:	463e      	mov	r6, r7
 8008842:	6820      	ldr	r0, [r4, #0]
 8008844:	4632      	mov	r2, r6
 8008846:	4641      	mov	r1, r8
 8008848:	f000 faa8 	bl	8008d9c <memmove>
 800884c:	68a3      	ldr	r3, [r4, #8]
 800884e:	1b9b      	subs	r3, r3, r6
 8008850:	60a3      	str	r3, [r4, #8]
 8008852:	6823      	ldr	r3, [r4, #0]
 8008854:	4433      	add	r3, r6
 8008856:	6023      	str	r3, [r4, #0]
 8008858:	2000      	movs	r0, #0
 800885a:	e7db      	b.n	8008814 <__ssputs_r+0x58>
 800885c:	462a      	mov	r2, r5
 800885e:	f000 fb97 	bl	8008f90 <_realloc_r>
 8008862:	4606      	mov	r6, r0
 8008864:	2800      	cmp	r0, #0
 8008866:	d1e1      	bne.n	800882c <__ssputs_r+0x70>
 8008868:	6921      	ldr	r1, [r4, #16]
 800886a:	4650      	mov	r0, sl
 800886c:	f000 fab0 	bl	8008dd0 <_free_r>
 8008870:	e7c7      	b.n	8008802 <__ssputs_r+0x46>
	...

08008874 <_svfiprintf_r>:
 8008874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008878:	4698      	mov	r8, r3
 800887a:	898b      	ldrh	r3, [r1, #12]
 800887c:	061b      	lsls	r3, r3, #24
 800887e:	b09d      	sub	sp, #116	; 0x74
 8008880:	4607      	mov	r7, r0
 8008882:	460d      	mov	r5, r1
 8008884:	4614      	mov	r4, r2
 8008886:	d50e      	bpl.n	80088a6 <_svfiprintf_r+0x32>
 8008888:	690b      	ldr	r3, [r1, #16]
 800888a:	b963      	cbnz	r3, 80088a6 <_svfiprintf_r+0x32>
 800888c:	2140      	movs	r1, #64	; 0x40
 800888e:	f000 fb0b 	bl	8008ea8 <_malloc_r>
 8008892:	6028      	str	r0, [r5, #0]
 8008894:	6128      	str	r0, [r5, #16]
 8008896:	b920      	cbnz	r0, 80088a2 <_svfiprintf_r+0x2e>
 8008898:	230c      	movs	r3, #12
 800889a:	603b      	str	r3, [r7, #0]
 800889c:	f04f 30ff 	mov.w	r0, #4294967295
 80088a0:	e0d1      	b.n	8008a46 <_svfiprintf_r+0x1d2>
 80088a2:	2340      	movs	r3, #64	; 0x40
 80088a4:	616b      	str	r3, [r5, #20]
 80088a6:	2300      	movs	r3, #0
 80088a8:	9309      	str	r3, [sp, #36]	; 0x24
 80088aa:	2320      	movs	r3, #32
 80088ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80088b4:	2330      	movs	r3, #48	; 0x30
 80088b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008a60 <_svfiprintf_r+0x1ec>
 80088ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088be:	f04f 0901 	mov.w	r9, #1
 80088c2:	4623      	mov	r3, r4
 80088c4:	469a      	mov	sl, r3
 80088c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088ca:	b10a      	cbz	r2, 80088d0 <_svfiprintf_r+0x5c>
 80088cc:	2a25      	cmp	r2, #37	; 0x25
 80088ce:	d1f9      	bne.n	80088c4 <_svfiprintf_r+0x50>
 80088d0:	ebba 0b04 	subs.w	fp, sl, r4
 80088d4:	d00b      	beq.n	80088ee <_svfiprintf_r+0x7a>
 80088d6:	465b      	mov	r3, fp
 80088d8:	4622      	mov	r2, r4
 80088da:	4629      	mov	r1, r5
 80088dc:	4638      	mov	r0, r7
 80088de:	f7ff ff6d 	bl	80087bc <__ssputs_r>
 80088e2:	3001      	adds	r0, #1
 80088e4:	f000 80aa 	beq.w	8008a3c <_svfiprintf_r+0x1c8>
 80088e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088ea:	445a      	add	r2, fp
 80088ec:	9209      	str	r2, [sp, #36]	; 0x24
 80088ee:	f89a 3000 	ldrb.w	r3, [sl]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	f000 80a2 	beq.w	8008a3c <_svfiprintf_r+0x1c8>
 80088f8:	2300      	movs	r3, #0
 80088fa:	f04f 32ff 	mov.w	r2, #4294967295
 80088fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008902:	f10a 0a01 	add.w	sl, sl, #1
 8008906:	9304      	str	r3, [sp, #16]
 8008908:	9307      	str	r3, [sp, #28]
 800890a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800890e:	931a      	str	r3, [sp, #104]	; 0x68
 8008910:	4654      	mov	r4, sl
 8008912:	2205      	movs	r2, #5
 8008914:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008918:	4851      	ldr	r0, [pc, #324]	; (8008a60 <_svfiprintf_r+0x1ec>)
 800891a:	f7f7 fc69 	bl	80001f0 <memchr>
 800891e:	9a04      	ldr	r2, [sp, #16]
 8008920:	b9d8      	cbnz	r0, 800895a <_svfiprintf_r+0xe6>
 8008922:	06d0      	lsls	r0, r2, #27
 8008924:	bf44      	itt	mi
 8008926:	2320      	movmi	r3, #32
 8008928:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800892c:	0711      	lsls	r1, r2, #28
 800892e:	bf44      	itt	mi
 8008930:	232b      	movmi	r3, #43	; 0x2b
 8008932:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008936:	f89a 3000 	ldrb.w	r3, [sl]
 800893a:	2b2a      	cmp	r3, #42	; 0x2a
 800893c:	d015      	beq.n	800896a <_svfiprintf_r+0xf6>
 800893e:	9a07      	ldr	r2, [sp, #28]
 8008940:	4654      	mov	r4, sl
 8008942:	2000      	movs	r0, #0
 8008944:	f04f 0c0a 	mov.w	ip, #10
 8008948:	4621      	mov	r1, r4
 800894a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800894e:	3b30      	subs	r3, #48	; 0x30
 8008950:	2b09      	cmp	r3, #9
 8008952:	d94e      	bls.n	80089f2 <_svfiprintf_r+0x17e>
 8008954:	b1b0      	cbz	r0, 8008984 <_svfiprintf_r+0x110>
 8008956:	9207      	str	r2, [sp, #28]
 8008958:	e014      	b.n	8008984 <_svfiprintf_r+0x110>
 800895a:	eba0 0308 	sub.w	r3, r0, r8
 800895e:	fa09 f303 	lsl.w	r3, r9, r3
 8008962:	4313      	orrs	r3, r2
 8008964:	9304      	str	r3, [sp, #16]
 8008966:	46a2      	mov	sl, r4
 8008968:	e7d2      	b.n	8008910 <_svfiprintf_r+0x9c>
 800896a:	9b03      	ldr	r3, [sp, #12]
 800896c:	1d19      	adds	r1, r3, #4
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	9103      	str	r1, [sp, #12]
 8008972:	2b00      	cmp	r3, #0
 8008974:	bfbb      	ittet	lt
 8008976:	425b      	neglt	r3, r3
 8008978:	f042 0202 	orrlt.w	r2, r2, #2
 800897c:	9307      	strge	r3, [sp, #28]
 800897e:	9307      	strlt	r3, [sp, #28]
 8008980:	bfb8      	it	lt
 8008982:	9204      	strlt	r2, [sp, #16]
 8008984:	7823      	ldrb	r3, [r4, #0]
 8008986:	2b2e      	cmp	r3, #46	; 0x2e
 8008988:	d10c      	bne.n	80089a4 <_svfiprintf_r+0x130>
 800898a:	7863      	ldrb	r3, [r4, #1]
 800898c:	2b2a      	cmp	r3, #42	; 0x2a
 800898e:	d135      	bne.n	80089fc <_svfiprintf_r+0x188>
 8008990:	9b03      	ldr	r3, [sp, #12]
 8008992:	1d1a      	adds	r2, r3, #4
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	9203      	str	r2, [sp, #12]
 8008998:	2b00      	cmp	r3, #0
 800899a:	bfb8      	it	lt
 800899c:	f04f 33ff 	movlt.w	r3, #4294967295
 80089a0:	3402      	adds	r4, #2
 80089a2:	9305      	str	r3, [sp, #20]
 80089a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008a70 <_svfiprintf_r+0x1fc>
 80089a8:	7821      	ldrb	r1, [r4, #0]
 80089aa:	2203      	movs	r2, #3
 80089ac:	4650      	mov	r0, sl
 80089ae:	f7f7 fc1f 	bl	80001f0 <memchr>
 80089b2:	b140      	cbz	r0, 80089c6 <_svfiprintf_r+0x152>
 80089b4:	2340      	movs	r3, #64	; 0x40
 80089b6:	eba0 000a 	sub.w	r0, r0, sl
 80089ba:	fa03 f000 	lsl.w	r0, r3, r0
 80089be:	9b04      	ldr	r3, [sp, #16]
 80089c0:	4303      	orrs	r3, r0
 80089c2:	3401      	adds	r4, #1
 80089c4:	9304      	str	r3, [sp, #16]
 80089c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089ca:	4826      	ldr	r0, [pc, #152]	; (8008a64 <_svfiprintf_r+0x1f0>)
 80089cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089d0:	2206      	movs	r2, #6
 80089d2:	f7f7 fc0d 	bl	80001f0 <memchr>
 80089d6:	2800      	cmp	r0, #0
 80089d8:	d038      	beq.n	8008a4c <_svfiprintf_r+0x1d8>
 80089da:	4b23      	ldr	r3, [pc, #140]	; (8008a68 <_svfiprintf_r+0x1f4>)
 80089dc:	bb1b      	cbnz	r3, 8008a26 <_svfiprintf_r+0x1b2>
 80089de:	9b03      	ldr	r3, [sp, #12]
 80089e0:	3307      	adds	r3, #7
 80089e2:	f023 0307 	bic.w	r3, r3, #7
 80089e6:	3308      	adds	r3, #8
 80089e8:	9303      	str	r3, [sp, #12]
 80089ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089ec:	4433      	add	r3, r6
 80089ee:	9309      	str	r3, [sp, #36]	; 0x24
 80089f0:	e767      	b.n	80088c2 <_svfiprintf_r+0x4e>
 80089f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80089f6:	460c      	mov	r4, r1
 80089f8:	2001      	movs	r0, #1
 80089fa:	e7a5      	b.n	8008948 <_svfiprintf_r+0xd4>
 80089fc:	2300      	movs	r3, #0
 80089fe:	3401      	adds	r4, #1
 8008a00:	9305      	str	r3, [sp, #20]
 8008a02:	4619      	mov	r1, r3
 8008a04:	f04f 0c0a 	mov.w	ip, #10
 8008a08:	4620      	mov	r0, r4
 8008a0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a0e:	3a30      	subs	r2, #48	; 0x30
 8008a10:	2a09      	cmp	r2, #9
 8008a12:	d903      	bls.n	8008a1c <_svfiprintf_r+0x1a8>
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d0c5      	beq.n	80089a4 <_svfiprintf_r+0x130>
 8008a18:	9105      	str	r1, [sp, #20]
 8008a1a:	e7c3      	b.n	80089a4 <_svfiprintf_r+0x130>
 8008a1c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a20:	4604      	mov	r4, r0
 8008a22:	2301      	movs	r3, #1
 8008a24:	e7f0      	b.n	8008a08 <_svfiprintf_r+0x194>
 8008a26:	ab03      	add	r3, sp, #12
 8008a28:	9300      	str	r3, [sp, #0]
 8008a2a:	462a      	mov	r2, r5
 8008a2c:	4b0f      	ldr	r3, [pc, #60]	; (8008a6c <_svfiprintf_r+0x1f8>)
 8008a2e:	a904      	add	r1, sp, #16
 8008a30:	4638      	mov	r0, r7
 8008a32:	f3af 8000 	nop.w
 8008a36:	1c42      	adds	r2, r0, #1
 8008a38:	4606      	mov	r6, r0
 8008a3a:	d1d6      	bne.n	80089ea <_svfiprintf_r+0x176>
 8008a3c:	89ab      	ldrh	r3, [r5, #12]
 8008a3e:	065b      	lsls	r3, r3, #25
 8008a40:	f53f af2c 	bmi.w	800889c <_svfiprintf_r+0x28>
 8008a44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a46:	b01d      	add	sp, #116	; 0x74
 8008a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a4c:	ab03      	add	r3, sp, #12
 8008a4e:	9300      	str	r3, [sp, #0]
 8008a50:	462a      	mov	r2, r5
 8008a52:	4b06      	ldr	r3, [pc, #24]	; (8008a6c <_svfiprintf_r+0x1f8>)
 8008a54:	a904      	add	r1, sp, #16
 8008a56:	4638      	mov	r0, r7
 8008a58:	f000 f87a 	bl	8008b50 <_printf_i>
 8008a5c:	e7eb      	b.n	8008a36 <_svfiprintf_r+0x1c2>
 8008a5e:	bf00      	nop
 8008a60:	08009364 	.word	0x08009364
 8008a64:	0800936e 	.word	0x0800936e
 8008a68:	00000000 	.word	0x00000000
 8008a6c:	080087bd 	.word	0x080087bd
 8008a70:	0800936a 	.word	0x0800936a

08008a74 <_printf_common>:
 8008a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a78:	4616      	mov	r6, r2
 8008a7a:	4699      	mov	r9, r3
 8008a7c:	688a      	ldr	r2, [r1, #8]
 8008a7e:	690b      	ldr	r3, [r1, #16]
 8008a80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a84:	4293      	cmp	r3, r2
 8008a86:	bfb8      	it	lt
 8008a88:	4613      	movlt	r3, r2
 8008a8a:	6033      	str	r3, [r6, #0]
 8008a8c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a90:	4607      	mov	r7, r0
 8008a92:	460c      	mov	r4, r1
 8008a94:	b10a      	cbz	r2, 8008a9a <_printf_common+0x26>
 8008a96:	3301      	adds	r3, #1
 8008a98:	6033      	str	r3, [r6, #0]
 8008a9a:	6823      	ldr	r3, [r4, #0]
 8008a9c:	0699      	lsls	r1, r3, #26
 8008a9e:	bf42      	ittt	mi
 8008aa0:	6833      	ldrmi	r3, [r6, #0]
 8008aa2:	3302      	addmi	r3, #2
 8008aa4:	6033      	strmi	r3, [r6, #0]
 8008aa6:	6825      	ldr	r5, [r4, #0]
 8008aa8:	f015 0506 	ands.w	r5, r5, #6
 8008aac:	d106      	bne.n	8008abc <_printf_common+0x48>
 8008aae:	f104 0a19 	add.w	sl, r4, #25
 8008ab2:	68e3      	ldr	r3, [r4, #12]
 8008ab4:	6832      	ldr	r2, [r6, #0]
 8008ab6:	1a9b      	subs	r3, r3, r2
 8008ab8:	42ab      	cmp	r3, r5
 8008aba:	dc26      	bgt.n	8008b0a <_printf_common+0x96>
 8008abc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008ac0:	1e13      	subs	r3, r2, #0
 8008ac2:	6822      	ldr	r2, [r4, #0]
 8008ac4:	bf18      	it	ne
 8008ac6:	2301      	movne	r3, #1
 8008ac8:	0692      	lsls	r2, r2, #26
 8008aca:	d42b      	bmi.n	8008b24 <_printf_common+0xb0>
 8008acc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008ad0:	4649      	mov	r1, r9
 8008ad2:	4638      	mov	r0, r7
 8008ad4:	47c0      	blx	r8
 8008ad6:	3001      	adds	r0, #1
 8008ad8:	d01e      	beq.n	8008b18 <_printf_common+0xa4>
 8008ada:	6823      	ldr	r3, [r4, #0]
 8008adc:	68e5      	ldr	r5, [r4, #12]
 8008ade:	6832      	ldr	r2, [r6, #0]
 8008ae0:	f003 0306 	and.w	r3, r3, #6
 8008ae4:	2b04      	cmp	r3, #4
 8008ae6:	bf08      	it	eq
 8008ae8:	1aad      	subeq	r5, r5, r2
 8008aea:	68a3      	ldr	r3, [r4, #8]
 8008aec:	6922      	ldr	r2, [r4, #16]
 8008aee:	bf0c      	ite	eq
 8008af0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008af4:	2500      	movne	r5, #0
 8008af6:	4293      	cmp	r3, r2
 8008af8:	bfc4      	itt	gt
 8008afa:	1a9b      	subgt	r3, r3, r2
 8008afc:	18ed      	addgt	r5, r5, r3
 8008afe:	2600      	movs	r6, #0
 8008b00:	341a      	adds	r4, #26
 8008b02:	42b5      	cmp	r5, r6
 8008b04:	d11a      	bne.n	8008b3c <_printf_common+0xc8>
 8008b06:	2000      	movs	r0, #0
 8008b08:	e008      	b.n	8008b1c <_printf_common+0xa8>
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	4652      	mov	r2, sl
 8008b0e:	4649      	mov	r1, r9
 8008b10:	4638      	mov	r0, r7
 8008b12:	47c0      	blx	r8
 8008b14:	3001      	adds	r0, #1
 8008b16:	d103      	bne.n	8008b20 <_printf_common+0xac>
 8008b18:	f04f 30ff 	mov.w	r0, #4294967295
 8008b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b20:	3501      	adds	r5, #1
 8008b22:	e7c6      	b.n	8008ab2 <_printf_common+0x3e>
 8008b24:	18e1      	adds	r1, r4, r3
 8008b26:	1c5a      	adds	r2, r3, #1
 8008b28:	2030      	movs	r0, #48	; 0x30
 8008b2a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008b2e:	4422      	add	r2, r4
 8008b30:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b34:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b38:	3302      	adds	r3, #2
 8008b3a:	e7c7      	b.n	8008acc <_printf_common+0x58>
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	4622      	mov	r2, r4
 8008b40:	4649      	mov	r1, r9
 8008b42:	4638      	mov	r0, r7
 8008b44:	47c0      	blx	r8
 8008b46:	3001      	adds	r0, #1
 8008b48:	d0e6      	beq.n	8008b18 <_printf_common+0xa4>
 8008b4a:	3601      	adds	r6, #1
 8008b4c:	e7d9      	b.n	8008b02 <_printf_common+0x8e>
	...

08008b50 <_printf_i>:
 8008b50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b54:	7e0f      	ldrb	r7, [r1, #24]
 8008b56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008b58:	2f78      	cmp	r7, #120	; 0x78
 8008b5a:	4691      	mov	r9, r2
 8008b5c:	4680      	mov	r8, r0
 8008b5e:	460c      	mov	r4, r1
 8008b60:	469a      	mov	sl, r3
 8008b62:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008b66:	d807      	bhi.n	8008b78 <_printf_i+0x28>
 8008b68:	2f62      	cmp	r7, #98	; 0x62
 8008b6a:	d80a      	bhi.n	8008b82 <_printf_i+0x32>
 8008b6c:	2f00      	cmp	r7, #0
 8008b6e:	f000 80d8 	beq.w	8008d22 <_printf_i+0x1d2>
 8008b72:	2f58      	cmp	r7, #88	; 0x58
 8008b74:	f000 80a3 	beq.w	8008cbe <_printf_i+0x16e>
 8008b78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008b80:	e03a      	b.n	8008bf8 <_printf_i+0xa8>
 8008b82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008b86:	2b15      	cmp	r3, #21
 8008b88:	d8f6      	bhi.n	8008b78 <_printf_i+0x28>
 8008b8a:	a101      	add	r1, pc, #4	; (adr r1, 8008b90 <_printf_i+0x40>)
 8008b8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b90:	08008be9 	.word	0x08008be9
 8008b94:	08008bfd 	.word	0x08008bfd
 8008b98:	08008b79 	.word	0x08008b79
 8008b9c:	08008b79 	.word	0x08008b79
 8008ba0:	08008b79 	.word	0x08008b79
 8008ba4:	08008b79 	.word	0x08008b79
 8008ba8:	08008bfd 	.word	0x08008bfd
 8008bac:	08008b79 	.word	0x08008b79
 8008bb0:	08008b79 	.word	0x08008b79
 8008bb4:	08008b79 	.word	0x08008b79
 8008bb8:	08008b79 	.word	0x08008b79
 8008bbc:	08008d09 	.word	0x08008d09
 8008bc0:	08008c2d 	.word	0x08008c2d
 8008bc4:	08008ceb 	.word	0x08008ceb
 8008bc8:	08008b79 	.word	0x08008b79
 8008bcc:	08008b79 	.word	0x08008b79
 8008bd0:	08008d2b 	.word	0x08008d2b
 8008bd4:	08008b79 	.word	0x08008b79
 8008bd8:	08008c2d 	.word	0x08008c2d
 8008bdc:	08008b79 	.word	0x08008b79
 8008be0:	08008b79 	.word	0x08008b79
 8008be4:	08008cf3 	.word	0x08008cf3
 8008be8:	682b      	ldr	r3, [r5, #0]
 8008bea:	1d1a      	adds	r2, r3, #4
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	602a      	str	r2, [r5, #0]
 8008bf0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008bf4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	e0a3      	b.n	8008d44 <_printf_i+0x1f4>
 8008bfc:	6820      	ldr	r0, [r4, #0]
 8008bfe:	6829      	ldr	r1, [r5, #0]
 8008c00:	0606      	lsls	r6, r0, #24
 8008c02:	f101 0304 	add.w	r3, r1, #4
 8008c06:	d50a      	bpl.n	8008c1e <_printf_i+0xce>
 8008c08:	680e      	ldr	r6, [r1, #0]
 8008c0a:	602b      	str	r3, [r5, #0]
 8008c0c:	2e00      	cmp	r6, #0
 8008c0e:	da03      	bge.n	8008c18 <_printf_i+0xc8>
 8008c10:	232d      	movs	r3, #45	; 0x2d
 8008c12:	4276      	negs	r6, r6
 8008c14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c18:	485e      	ldr	r0, [pc, #376]	; (8008d94 <_printf_i+0x244>)
 8008c1a:	230a      	movs	r3, #10
 8008c1c:	e019      	b.n	8008c52 <_printf_i+0x102>
 8008c1e:	680e      	ldr	r6, [r1, #0]
 8008c20:	602b      	str	r3, [r5, #0]
 8008c22:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008c26:	bf18      	it	ne
 8008c28:	b236      	sxthne	r6, r6
 8008c2a:	e7ef      	b.n	8008c0c <_printf_i+0xbc>
 8008c2c:	682b      	ldr	r3, [r5, #0]
 8008c2e:	6820      	ldr	r0, [r4, #0]
 8008c30:	1d19      	adds	r1, r3, #4
 8008c32:	6029      	str	r1, [r5, #0]
 8008c34:	0601      	lsls	r1, r0, #24
 8008c36:	d501      	bpl.n	8008c3c <_printf_i+0xec>
 8008c38:	681e      	ldr	r6, [r3, #0]
 8008c3a:	e002      	b.n	8008c42 <_printf_i+0xf2>
 8008c3c:	0646      	lsls	r6, r0, #25
 8008c3e:	d5fb      	bpl.n	8008c38 <_printf_i+0xe8>
 8008c40:	881e      	ldrh	r6, [r3, #0]
 8008c42:	4854      	ldr	r0, [pc, #336]	; (8008d94 <_printf_i+0x244>)
 8008c44:	2f6f      	cmp	r7, #111	; 0x6f
 8008c46:	bf0c      	ite	eq
 8008c48:	2308      	moveq	r3, #8
 8008c4a:	230a      	movne	r3, #10
 8008c4c:	2100      	movs	r1, #0
 8008c4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008c52:	6865      	ldr	r5, [r4, #4]
 8008c54:	60a5      	str	r5, [r4, #8]
 8008c56:	2d00      	cmp	r5, #0
 8008c58:	bfa2      	ittt	ge
 8008c5a:	6821      	ldrge	r1, [r4, #0]
 8008c5c:	f021 0104 	bicge.w	r1, r1, #4
 8008c60:	6021      	strge	r1, [r4, #0]
 8008c62:	b90e      	cbnz	r6, 8008c68 <_printf_i+0x118>
 8008c64:	2d00      	cmp	r5, #0
 8008c66:	d04d      	beq.n	8008d04 <_printf_i+0x1b4>
 8008c68:	4615      	mov	r5, r2
 8008c6a:	fbb6 f1f3 	udiv	r1, r6, r3
 8008c6e:	fb03 6711 	mls	r7, r3, r1, r6
 8008c72:	5dc7      	ldrb	r7, [r0, r7]
 8008c74:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008c78:	4637      	mov	r7, r6
 8008c7a:	42bb      	cmp	r3, r7
 8008c7c:	460e      	mov	r6, r1
 8008c7e:	d9f4      	bls.n	8008c6a <_printf_i+0x11a>
 8008c80:	2b08      	cmp	r3, #8
 8008c82:	d10b      	bne.n	8008c9c <_printf_i+0x14c>
 8008c84:	6823      	ldr	r3, [r4, #0]
 8008c86:	07de      	lsls	r6, r3, #31
 8008c88:	d508      	bpl.n	8008c9c <_printf_i+0x14c>
 8008c8a:	6923      	ldr	r3, [r4, #16]
 8008c8c:	6861      	ldr	r1, [r4, #4]
 8008c8e:	4299      	cmp	r1, r3
 8008c90:	bfde      	ittt	le
 8008c92:	2330      	movle	r3, #48	; 0x30
 8008c94:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008c98:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008c9c:	1b52      	subs	r2, r2, r5
 8008c9e:	6122      	str	r2, [r4, #16]
 8008ca0:	f8cd a000 	str.w	sl, [sp]
 8008ca4:	464b      	mov	r3, r9
 8008ca6:	aa03      	add	r2, sp, #12
 8008ca8:	4621      	mov	r1, r4
 8008caa:	4640      	mov	r0, r8
 8008cac:	f7ff fee2 	bl	8008a74 <_printf_common>
 8008cb0:	3001      	adds	r0, #1
 8008cb2:	d14c      	bne.n	8008d4e <_printf_i+0x1fe>
 8008cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8008cb8:	b004      	add	sp, #16
 8008cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cbe:	4835      	ldr	r0, [pc, #212]	; (8008d94 <_printf_i+0x244>)
 8008cc0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008cc4:	6829      	ldr	r1, [r5, #0]
 8008cc6:	6823      	ldr	r3, [r4, #0]
 8008cc8:	f851 6b04 	ldr.w	r6, [r1], #4
 8008ccc:	6029      	str	r1, [r5, #0]
 8008cce:	061d      	lsls	r5, r3, #24
 8008cd0:	d514      	bpl.n	8008cfc <_printf_i+0x1ac>
 8008cd2:	07df      	lsls	r7, r3, #31
 8008cd4:	bf44      	itt	mi
 8008cd6:	f043 0320 	orrmi.w	r3, r3, #32
 8008cda:	6023      	strmi	r3, [r4, #0]
 8008cdc:	b91e      	cbnz	r6, 8008ce6 <_printf_i+0x196>
 8008cde:	6823      	ldr	r3, [r4, #0]
 8008ce0:	f023 0320 	bic.w	r3, r3, #32
 8008ce4:	6023      	str	r3, [r4, #0]
 8008ce6:	2310      	movs	r3, #16
 8008ce8:	e7b0      	b.n	8008c4c <_printf_i+0xfc>
 8008cea:	6823      	ldr	r3, [r4, #0]
 8008cec:	f043 0320 	orr.w	r3, r3, #32
 8008cf0:	6023      	str	r3, [r4, #0]
 8008cf2:	2378      	movs	r3, #120	; 0x78
 8008cf4:	4828      	ldr	r0, [pc, #160]	; (8008d98 <_printf_i+0x248>)
 8008cf6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008cfa:	e7e3      	b.n	8008cc4 <_printf_i+0x174>
 8008cfc:	0659      	lsls	r1, r3, #25
 8008cfe:	bf48      	it	mi
 8008d00:	b2b6      	uxthmi	r6, r6
 8008d02:	e7e6      	b.n	8008cd2 <_printf_i+0x182>
 8008d04:	4615      	mov	r5, r2
 8008d06:	e7bb      	b.n	8008c80 <_printf_i+0x130>
 8008d08:	682b      	ldr	r3, [r5, #0]
 8008d0a:	6826      	ldr	r6, [r4, #0]
 8008d0c:	6961      	ldr	r1, [r4, #20]
 8008d0e:	1d18      	adds	r0, r3, #4
 8008d10:	6028      	str	r0, [r5, #0]
 8008d12:	0635      	lsls	r5, r6, #24
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	d501      	bpl.n	8008d1c <_printf_i+0x1cc>
 8008d18:	6019      	str	r1, [r3, #0]
 8008d1a:	e002      	b.n	8008d22 <_printf_i+0x1d2>
 8008d1c:	0670      	lsls	r0, r6, #25
 8008d1e:	d5fb      	bpl.n	8008d18 <_printf_i+0x1c8>
 8008d20:	8019      	strh	r1, [r3, #0]
 8008d22:	2300      	movs	r3, #0
 8008d24:	6123      	str	r3, [r4, #16]
 8008d26:	4615      	mov	r5, r2
 8008d28:	e7ba      	b.n	8008ca0 <_printf_i+0x150>
 8008d2a:	682b      	ldr	r3, [r5, #0]
 8008d2c:	1d1a      	adds	r2, r3, #4
 8008d2e:	602a      	str	r2, [r5, #0]
 8008d30:	681d      	ldr	r5, [r3, #0]
 8008d32:	6862      	ldr	r2, [r4, #4]
 8008d34:	2100      	movs	r1, #0
 8008d36:	4628      	mov	r0, r5
 8008d38:	f7f7 fa5a 	bl	80001f0 <memchr>
 8008d3c:	b108      	cbz	r0, 8008d42 <_printf_i+0x1f2>
 8008d3e:	1b40      	subs	r0, r0, r5
 8008d40:	6060      	str	r0, [r4, #4]
 8008d42:	6863      	ldr	r3, [r4, #4]
 8008d44:	6123      	str	r3, [r4, #16]
 8008d46:	2300      	movs	r3, #0
 8008d48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d4c:	e7a8      	b.n	8008ca0 <_printf_i+0x150>
 8008d4e:	6923      	ldr	r3, [r4, #16]
 8008d50:	462a      	mov	r2, r5
 8008d52:	4649      	mov	r1, r9
 8008d54:	4640      	mov	r0, r8
 8008d56:	47d0      	blx	sl
 8008d58:	3001      	adds	r0, #1
 8008d5a:	d0ab      	beq.n	8008cb4 <_printf_i+0x164>
 8008d5c:	6823      	ldr	r3, [r4, #0]
 8008d5e:	079b      	lsls	r3, r3, #30
 8008d60:	d413      	bmi.n	8008d8a <_printf_i+0x23a>
 8008d62:	68e0      	ldr	r0, [r4, #12]
 8008d64:	9b03      	ldr	r3, [sp, #12]
 8008d66:	4298      	cmp	r0, r3
 8008d68:	bfb8      	it	lt
 8008d6a:	4618      	movlt	r0, r3
 8008d6c:	e7a4      	b.n	8008cb8 <_printf_i+0x168>
 8008d6e:	2301      	movs	r3, #1
 8008d70:	4632      	mov	r2, r6
 8008d72:	4649      	mov	r1, r9
 8008d74:	4640      	mov	r0, r8
 8008d76:	47d0      	blx	sl
 8008d78:	3001      	adds	r0, #1
 8008d7a:	d09b      	beq.n	8008cb4 <_printf_i+0x164>
 8008d7c:	3501      	adds	r5, #1
 8008d7e:	68e3      	ldr	r3, [r4, #12]
 8008d80:	9903      	ldr	r1, [sp, #12]
 8008d82:	1a5b      	subs	r3, r3, r1
 8008d84:	42ab      	cmp	r3, r5
 8008d86:	dcf2      	bgt.n	8008d6e <_printf_i+0x21e>
 8008d88:	e7eb      	b.n	8008d62 <_printf_i+0x212>
 8008d8a:	2500      	movs	r5, #0
 8008d8c:	f104 0619 	add.w	r6, r4, #25
 8008d90:	e7f5      	b.n	8008d7e <_printf_i+0x22e>
 8008d92:	bf00      	nop
 8008d94:	08009375 	.word	0x08009375
 8008d98:	08009386 	.word	0x08009386

08008d9c <memmove>:
 8008d9c:	4288      	cmp	r0, r1
 8008d9e:	b510      	push	{r4, lr}
 8008da0:	eb01 0402 	add.w	r4, r1, r2
 8008da4:	d902      	bls.n	8008dac <memmove+0x10>
 8008da6:	4284      	cmp	r4, r0
 8008da8:	4623      	mov	r3, r4
 8008daa:	d807      	bhi.n	8008dbc <memmove+0x20>
 8008dac:	1e43      	subs	r3, r0, #1
 8008dae:	42a1      	cmp	r1, r4
 8008db0:	d008      	beq.n	8008dc4 <memmove+0x28>
 8008db2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008db6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008dba:	e7f8      	b.n	8008dae <memmove+0x12>
 8008dbc:	4402      	add	r2, r0
 8008dbe:	4601      	mov	r1, r0
 8008dc0:	428a      	cmp	r2, r1
 8008dc2:	d100      	bne.n	8008dc6 <memmove+0x2a>
 8008dc4:	bd10      	pop	{r4, pc}
 8008dc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008dca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008dce:	e7f7      	b.n	8008dc0 <memmove+0x24>

08008dd0 <_free_r>:
 8008dd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008dd2:	2900      	cmp	r1, #0
 8008dd4:	d044      	beq.n	8008e60 <_free_r+0x90>
 8008dd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008dda:	9001      	str	r0, [sp, #4]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	f1a1 0404 	sub.w	r4, r1, #4
 8008de2:	bfb8      	it	lt
 8008de4:	18e4      	addlt	r4, r4, r3
 8008de6:	f000 f913 	bl	8009010 <__malloc_lock>
 8008dea:	4a1e      	ldr	r2, [pc, #120]	; (8008e64 <_free_r+0x94>)
 8008dec:	9801      	ldr	r0, [sp, #4]
 8008dee:	6813      	ldr	r3, [r2, #0]
 8008df0:	b933      	cbnz	r3, 8008e00 <_free_r+0x30>
 8008df2:	6063      	str	r3, [r4, #4]
 8008df4:	6014      	str	r4, [r2, #0]
 8008df6:	b003      	add	sp, #12
 8008df8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008dfc:	f000 b90e 	b.w	800901c <__malloc_unlock>
 8008e00:	42a3      	cmp	r3, r4
 8008e02:	d908      	bls.n	8008e16 <_free_r+0x46>
 8008e04:	6825      	ldr	r5, [r4, #0]
 8008e06:	1961      	adds	r1, r4, r5
 8008e08:	428b      	cmp	r3, r1
 8008e0a:	bf01      	itttt	eq
 8008e0c:	6819      	ldreq	r1, [r3, #0]
 8008e0e:	685b      	ldreq	r3, [r3, #4]
 8008e10:	1949      	addeq	r1, r1, r5
 8008e12:	6021      	streq	r1, [r4, #0]
 8008e14:	e7ed      	b.n	8008df2 <_free_r+0x22>
 8008e16:	461a      	mov	r2, r3
 8008e18:	685b      	ldr	r3, [r3, #4]
 8008e1a:	b10b      	cbz	r3, 8008e20 <_free_r+0x50>
 8008e1c:	42a3      	cmp	r3, r4
 8008e1e:	d9fa      	bls.n	8008e16 <_free_r+0x46>
 8008e20:	6811      	ldr	r1, [r2, #0]
 8008e22:	1855      	adds	r5, r2, r1
 8008e24:	42a5      	cmp	r5, r4
 8008e26:	d10b      	bne.n	8008e40 <_free_r+0x70>
 8008e28:	6824      	ldr	r4, [r4, #0]
 8008e2a:	4421      	add	r1, r4
 8008e2c:	1854      	adds	r4, r2, r1
 8008e2e:	42a3      	cmp	r3, r4
 8008e30:	6011      	str	r1, [r2, #0]
 8008e32:	d1e0      	bne.n	8008df6 <_free_r+0x26>
 8008e34:	681c      	ldr	r4, [r3, #0]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	6053      	str	r3, [r2, #4]
 8008e3a:	4421      	add	r1, r4
 8008e3c:	6011      	str	r1, [r2, #0]
 8008e3e:	e7da      	b.n	8008df6 <_free_r+0x26>
 8008e40:	d902      	bls.n	8008e48 <_free_r+0x78>
 8008e42:	230c      	movs	r3, #12
 8008e44:	6003      	str	r3, [r0, #0]
 8008e46:	e7d6      	b.n	8008df6 <_free_r+0x26>
 8008e48:	6825      	ldr	r5, [r4, #0]
 8008e4a:	1961      	adds	r1, r4, r5
 8008e4c:	428b      	cmp	r3, r1
 8008e4e:	bf04      	itt	eq
 8008e50:	6819      	ldreq	r1, [r3, #0]
 8008e52:	685b      	ldreq	r3, [r3, #4]
 8008e54:	6063      	str	r3, [r4, #4]
 8008e56:	bf04      	itt	eq
 8008e58:	1949      	addeq	r1, r1, r5
 8008e5a:	6021      	streq	r1, [r4, #0]
 8008e5c:	6054      	str	r4, [r2, #4]
 8008e5e:	e7ca      	b.n	8008df6 <_free_r+0x26>
 8008e60:	b003      	add	sp, #12
 8008e62:	bd30      	pop	{r4, r5, pc}
 8008e64:	20004488 	.word	0x20004488

08008e68 <sbrk_aligned>:
 8008e68:	b570      	push	{r4, r5, r6, lr}
 8008e6a:	4e0e      	ldr	r6, [pc, #56]	; (8008ea4 <sbrk_aligned+0x3c>)
 8008e6c:	460c      	mov	r4, r1
 8008e6e:	6831      	ldr	r1, [r6, #0]
 8008e70:	4605      	mov	r5, r0
 8008e72:	b911      	cbnz	r1, 8008e7a <sbrk_aligned+0x12>
 8008e74:	f000 f8bc 	bl	8008ff0 <_sbrk_r>
 8008e78:	6030      	str	r0, [r6, #0]
 8008e7a:	4621      	mov	r1, r4
 8008e7c:	4628      	mov	r0, r5
 8008e7e:	f000 f8b7 	bl	8008ff0 <_sbrk_r>
 8008e82:	1c43      	adds	r3, r0, #1
 8008e84:	d00a      	beq.n	8008e9c <sbrk_aligned+0x34>
 8008e86:	1cc4      	adds	r4, r0, #3
 8008e88:	f024 0403 	bic.w	r4, r4, #3
 8008e8c:	42a0      	cmp	r0, r4
 8008e8e:	d007      	beq.n	8008ea0 <sbrk_aligned+0x38>
 8008e90:	1a21      	subs	r1, r4, r0
 8008e92:	4628      	mov	r0, r5
 8008e94:	f000 f8ac 	bl	8008ff0 <_sbrk_r>
 8008e98:	3001      	adds	r0, #1
 8008e9a:	d101      	bne.n	8008ea0 <sbrk_aligned+0x38>
 8008e9c:	f04f 34ff 	mov.w	r4, #4294967295
 8008ea0:	4620      	mov	r0, r4
 8008ea2:	bd70      	pop	{r4, r5, r6, pc}
 8008ea4:	2000448c 	.word	0x2000448c

08008ea8 <_malloc_r>:
 8008ea8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eac:	1ccd      	adds	r5, r1, #3
 8008eae:	f025 0503 	bic.w	r5, r5, #3
 8008eb2:	3508      	adds	r5, #8
 8008eb4:	2d0c      	cmp	r5, #12
 8008eb6:	bf38      	it	cc
 8008eb8:	250c      	movcc	r5, #12
 8008eba:	2d00      	cmp	r5, #0
 8008ebc:	4607      	mov	r7, r0
 8008ebe:	db01      	blt.n	8008ec4 <_malloc_r+0x1c>
 8008ec0:	42a9      	cmp	r1, r5
 8008ec2:	d905      	bls.n	8008ed0 <_malloc_r+0x28>
 8008ec4:	230c      	movs	r3, #12
 8008ec6:	603b      	str	r3, [r7, #0]
 8008ec8:	2600      	movs	r6, #0
 8008eca:	4630      	mov	r0, r6
 8008ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ed0:	4e2e      	ldr	r6, [pc, #184]	; (8008f8c <_malloc_r+0xe4>)
 8008ed2:	f000 f89d 	bl	8009010 <__malloc_lock>
 8008ed6:	6833      	ldr	r3, [r6, #0]
 8008ed8:	461c      	mov	r4, r3
 8008eda:	bb34      	cbnz	r4, 8008f2a <_malloc_r+0x82>
 8008edc:	4629      	mov	r1, r5
 8008ede:	4638      	mov	r0, r7
 8008ee0:	f7ff ffc2 	bl	8008e68 <sbrk_aligned>
 8008ee4:	1c43      	adds	r3, r0, #1
 8008ee6:	4604      	mov	r4, r0
 8008ee8:	d14d      	bne.n	8008f86 <_malloc_r+0xde>
 8008eea:	6834      	ldr	r4, [r6, #0]
 8008eec:	4626      	mov	r6, r4
 8008eee:	2e00      	cmp	r6, #0
 8008ef0:	d140      	bne.n	8008f74 <_malloc_r+0xcc>
 8008ef2:	6823      	ldr	r3, [r4, #0]
 8008ef4:	4631      	mov	r1, r6
 8008ef6:	4638      	mov	r0, r7
 8008ef8:	eb04 0803 	add.w	r8, r4, r3
 8008efc:	f000 f878 	bl	8008ff0 <_sbrk_r>
 8008f00:	4580      	cmp	r8, r0
 8008f02:	d13a      	bne.n	8008f7a <_malloc_r+0xd2>
 8008f04:	6821      	ldr	r1, [r4, #0]
 8008f06:	3503      	adds	r5, #3
 8008f08:	1a6d      	subs	r5, r5, r1
 8008f0a:	f025 0503 	bic.w	r5, r5, #3
 8008f0e:	3508      	adds	r5, #8
 8008f10:	2d0c      	cmp	r5, #12
 8008f12:	bf38      	it	cc
 8008f14:	250c      	movcc	r5, #12
 8008f16:	4629      	mov	r1, r5
 8008f18:	4638      	mov	r0, r7
 8008f1a:	f7ff ffa5 	bl	8008e68 <sbrk_aligned>
 8008f1e:	3001      	adds	r0, #1
 8008f20:	d02b      	beq.n	8008f7a <_malloc_r+0xd2>
 8008f22:	6823      	ldr	r3, [r4, #0]
 8008f24:	442b      	add	r3, r5
 8008f26:	6023      	str	r3, [r4, #0]
 8008f28:	e00e      	b.n	8008f48 <_malloc_r+0xa0>
 8008f2a:	6822      	ldr	r2, [r4, #0]
 8008f2c:	1b52      	subs	r2, r2, r5
 8008f2e:	d41e      	bmi.n	8008f6e <_malloc_r+0xc6>
 8008f30:	2a0b      	cmp	r2, #11
 8008f32:	d916      	bls.n	8008f62 <_malloc_r+0xba>
 8008f34:	1961      	adds	r1, r4, r5
 8008f36:	42a3      	cmp	r3, r4
 8008f38:	6025      	str	r5, [r4, #0]
 8008f3a:	bf18      	it	ne
 8008f3c:	6059      	strne	r1, [r3, #4]
 8008f3e:	6863      	ldr	r3, [r4, #4]
 8008f40:	bf08      	it	eq
 8008f42:	6031      	streq	r1, [r6, #0]
 8008f44:	5162      	str	r2, [r4, r5]
 8008f46:	604b      	str	r3, [r1, #4]
 8008f48:	4638      	mov	r0, r7
 8008f4a:	f104 060b 	add.w	r6, r4, #11
 8008f4e:	f000 f865 	bl	800901c <__malloc_unlock>
 8008f52:	f026 0607 	bic.w	r6, r6, #7
 8008f56:	1d23      	adds	r3, r4, #4
 8008f58:	1af2      	subs	r2, r6, r3
 8008f5a:	d0b6      	beq.n	8008eca <_malloc_r+0x22>
 8008f5c:	1b9b      	subs	r3, r3, r6
 8008f5e:	50a3      	str	r3, [r4, r2]
 8008f60:	e7b3      	b.n	8008eca <_malloc_r+0x22>
 8008f62:	6862      	ldr	r2, [r4, #4]
 8008f64:	42a3      	cmp	r3, r4
 8008f66:	bf0c      	ite	eq
 8008f68:	6032      	streq	r2, [r6, #0]
 8008f6a:	605a      	strne	r2, [r3, #4]
 8008f6c:	e7ec      	b.n	8008f48 <_malloc_r+0xa0>
 8008f6e:	4623      	mov	r3, r4
 8008f70:	6864      	ldr	r4, [r4, #4]
 8008f72:	e7b2      	b.n	8008eda <_malloc_r+0x32>
 8008f74:	4634      	mov	r4, r6
 8008f76:	6876      	ldr	r6, [r6, #4]
 8008f78:	e7b9      	b.n	8008eee <_malloc_r+0x46>
 8008f7a:	230c      	movs	r3, #12
 8008f7c:	603b      	str	r3, [r7, #0]
 8008f7e:	4638      	mov	r0, r7
 8008f80:	f000 f84c 	bl	800901c <__malloc_unlock>
 8008f84:	e7a1      	b.n	8008eca <_malloc_r+0x22>
 8008f86:	6025      	str	r5, [r4, #0]
 8008f88:	e7de      	b.n	8008f48 <_malloc_r+0xa0>
 8008f8a:	bf00      	nop
 8008f8c:	20004488 	.word	0x20004488

08008f90 <_realloc_r>:
 8008f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f94:	4680      	mov	r8, r0
 8008f96:	4614      	mov	r4, r2
 8008f98:	460e      	mov	r6, r1
 8008f9a:	b921      	cbnz	r1, 8008fa6 <_realloc_r+0x16>
 8008f9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fa0:	4611      	mov	r1, r2
 8008fa2:	f7ff bf81 	b.w	8008ea8 <_malloc_r>
 8008fa6:	b92a      	cbnz	r2, 8008fb4 <_realloc_r+0x24>
 8008fa8:	f7ff ff12 	bl	8008dd0 <_free_r>
 8008fac:	4625      	mov	r5, r4
 8008fae:	4628      	mov	r0, r5
 8008fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fb4:	f000 f838 	bl	8009028 <_malloc_usable_size_r>
 8008fb8:	4284      	cmp	r4, r0
 8008fba:	4607      	mov	r7, r0
 8008fbc:	d802      	bhi.n	8008fc4 <_realloc_r+0x34>
 8008fbe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008fc2:	d812      	bhi.n	8008fea <_realloc_r+0x5a>
 8008fc4:	4621      	mov	r1, r4
 8008fc6:	4640      	mov	r0, r8
 8008fc8:	f7ff ff6e 	bl	8008ea8 <_malloc_r>
 8008fcc:	4605      	mov	r5, r0
 8008fce:	2800      	cmp	r0, #0
 8008fd0:	d0ed      	beq.n	8008fae <_realloc_r+0x1e>
 8008fd2:	42bc      	cmp	r4, r7
 8008fd4:	4622      	mov	r2, r4
 8008fd6:	4631      	mov	r1, r6
 8008fd8:	bf28      	it	cs
 8008fda:	463a      	movcs	r2, r7
 8008fdc:	f7ff fbb8 	bl	8008750 <memcpy>
 8008fe0:	4631      	mov	r1, r6
 8008fe2:	4640      	mov	r0, r8
 8008fe4:	f7ff fef4 	bl	8008dd0 <_free_r>
 8008fe8:	e7e1      	b.n	8008fae <_realloc_r+0x1e>
 8008fea:	4635      	mov	r5, r6
 8008fec:	e7df      	b.n	8008fae <_realloc_r+0x1e>
	...

08008ff0 <_sbrk_r>:
 8008ff0:	b538      	push	{r3, r4, r5, lr}
 8008ff2:	4d06      	ldr	r5, [pc, #24]	; (800900c <_sbrk_r+0x1c>)
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	4604      	mov	r4, r0
 8008ff8:	4608      	mov	r0, r1
 8008ffa:	602b      	str	r3, [r5, #0]
 8008ffc:	f7f9 fae2 	bl	80025c4 <_sbrk>
 8009000:	1c43      	adds	r3, r0, #1
 8009002:	d102      	bne.n	800900a <_sbrk_r+0x1a>
 8009004:	682b      	ldr	r3, [r5, #0]
 8009006:	b103      	cbz	r3, 800900a <_sbrk_r+0x1a>
 8009008:	6023      	str	r3, [r4, #0]
 800900a:	bd38      	pop	{r3, r4, r5, pc}
 800900c:	20004490 	.word	0x20004490

08009010 <__malloc_lock>:
 8009010:	4801      	ldr	r0, [pc, #4]	; (8009018 <__malloc_lock+0x8>)
 8009012:	f000 b811 	b.w	8009038 <__retarget_lock_acquire_recursive>
 8009016:	bf00      	nop
 8009018:	20004494 	.word	0x20004494

0800901c <__malloc_unlock>:
 800901c:	4801      	ldr	r0, [pc, #4]	; (8009024 <__malloc_unlock+0x8>)
 800901e:	f000 b80c 	b.w	800903a <__retarget_lock_release_recursive>
 8009022:	bf00      	nop
 8009024:	20004494 	.word	0x20004494

08009028 <_malloc_usable_size_r>:
 8009028:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800902c:	1f18      	subs	r0, r3, #4
 800902e:	2b00      	cmp	r3, #0
 8009030:	bfbc      	itt	lt
 8009032:	580b      	ldrlt	r3, [r1, r0]
 8009034:	18c0      	addlt	r0, r0, r3
 8009036:	4770      	bx	lr

08009038 <__retarget_lock_acquire_recursive>:
 8009038:	4770      	bx	lr

0800903a <__retarget_lock_release_recursive>:
 800903a:	4770      	bx	lr

0800903c <_init>:
 800903c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800903e:	bf00      	nop
 8009040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009042:	bc08      	pop	{r3}
 8009044:	469e      	mov	lr, r3
 8009046:	4770      	bx	lr

08009048 <_fini>:
 8009048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800904a:	bf00      	nop
 800904c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800904e:	bc08      	pop	{r3}
 8009050:	469e      	mov	lr, r3
 8009052:	4770      	bx	lr
