aag 179 2 12 1 165
2
4
6 1
8 299
10 305
12 311
14 317
16 323
18 329
20 335
22 341
24 347
26 353
28 359
114
30 9 6
32 8 6
34 31 6
36 11 6
38 10 6
40 37 6
42 13 6
44 12 6
46 43 6
48 15 6
50 14 6
52 49 6
54 17 6
56 16 6
58 55 6
60 19 6
62 18 6
64 61 6
66 21 6
68 20 6
70 67 6
72 23 6
74 22 6
76 73 6
78 25 6
80 24 6
82 79 6
84 27 6
86 26 6
88 85 6
90 29 6
92 28 6
94 91 6
96 40 34
98 96 46
100 98 52
102 100 58
104 102 64
106 104 70
108 106 76
110 108 82
112 110 88
114 112 94
116 112 93
118 116 4
120 118 3
122 121 3
124 119 3
126 125 122
128 119 35
130 32 2
132 128 3
134 133 131
136 41 32
138 38 33
140 139 137
142 141 119
144 38 2
146 142 3
148 147 145
150 38 32
152 150 47
154 151 44
156 155 153
158 157 119
160 44 2
162 158 3
164 163 161
166 150 44
168 166 53
170 167 50
172 171 169
174 173 119
176 50 2
178 174 3
180 179 177
182 166 50
184 182 59
186 183 56
188 187 185
190 189 119
192 56 2
194 190 3
196 195 193
198 182 56
200 198 65
202 199 62
204 203 201
206 205 119
208 62 2
210 206 3
212 211 209
214 198 62
216 214 71
218 215 68
220 219 217
222 221 119
224 68 2
226 222 3
228 227 225
230 214 68
232 230 77
234 231 74
236 235 233
238 237 119
240 74 2
242 238 3
244 243 241
246 230 74
248 246 83
250 247 80
252 251 249
254 253 119
256 80 2
258 254 3
260 259 257
262 246 80
264 262 89
266 263 86
268 267 265
270 269 119
272 86 2
274 270 3
276 275 273
278 262 86
280 278 95
282 279 92
284 283 281
286 285 119
288 92 2
290 286 3
292 291 289
294 135 127
296 126 32
298 297 295
300 149 127
302 126 38
304 303 301
306 165 127
308 126 44
310 309 307
312 181 127
314 126 50
316 315 313
318 197 127
320 126 56
322 321 319
324 213 127
326 126 62
328 327 325
330 229 127
332 126 68
334 333 331
336 245 127
338 126 74
340 339 337
342 261 127
344 126 80
346 345 343
348 277 127
350 126 86
352 351 349
354 293 127
356 126 92
358 357 355
i0 stay
i1 controllable_reset
l0 n7
l1 counter<0>_out
l2 counter<1>_out
l3 counter<2>_out
l4 counter<3>_out
l5 counter<4>_out
l6 counter<5>_out
l7 counter<6>_out
l8 counter<7>_out
l9 counter<8>_out
l10 counter<9>_out
l11 counter<10>_out
o0 err
c
bench
This file was written by ABC on Sat Aug 31 20:25:05 2013
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv cnt11.v   ---gives--> cnt11.mv
> abc -c "read_blif_mv cnt11.mv; write_aiger -s cnt11n.aig"   ---gives--> cnt11n.aig
> aigtoaig cnt11n.aig cnt11n.aag   ---gives--> cnt11n.aag (this file)
Content of cnt11.v:
// realizable
module bench(clk, stay, controllable_reset, err);
  input clk;
  input stay;
  input controllable_reset;
  output err;
  reg [10:0] counter;

  assign err = (counter == 11'b11111111111) ? 1 : 0;
  
  initial
  begin
    counter = 11'b0;
  end
  always @ (posedge clk)
  begin
    if(stay)
      counter = counter;
    else if(counter == 11'b01111111111 && controllable_reset)
      counter = 0;
    else
      counter = counter + 1;
   end
endmodule
-------------------------------
#!SYNTCOMP
STATUS : realizable
SOLVED_BY : 8/8 [SYNTCOMP2014-RealSeq]
SOLVED_IN : 0.020001 [SYNTCOMP2014-RealSeq]
#.
