URL: http://cadlab.cs.ucla.edu:80/~helei/pub/stis_iccad96.ps
Refering-URL: http://ballade.cs.ucla.edu:8080/~helei/new_vita.html
Root-URL: http://www.cs.ucla.edu
Title: REFERENCES "Gate Sizing in MOS Digital Circuits with Linear Programming", 217-221. "An Iterative Gate Sizing
Author: C.-J. Richard Shi Koh and Patrick Madden [] M. Berkelaar and J. Jess, [] G. Chen, H. Onodera and K. Tamaru, C. P. Chen, Y. W. Chang, and D. F. Wong, [] C. Chien, P. Yang, E. Cohen, R. Jain, and H. Samueli, W. Chuang, S. S. Sapatnekar and I. N. Hajj, IEEE Tran. J. Cong and L. He, J. Cong, and C.-K. Koh, "Simulataneous J. Cong, and C.-K. Koh, "Simulataneous [] J. Cong, K. S. Leung, and D. Zhou, J. Cong and K. S. Leung, J. Cong and P. H. Madden, J. G. Ecker, [] J. P. Fishburn and A. E. Dunlop, "TILOS: N. Hedenstierna, and K. O. Jeppson, -. [] J. Lillis, C. K. Cheng and T. T. Y. Lin, S. S. Sapatnekar, V. B. Rao, P. M. Vaidya, and S. M. Kang, [] N. Menezes, R. Baldick, and L. T. Pileggi, T. Okamoto and J. Cong, [] J. K. Ousterhout, [] D. J. Pilling and J. G. Skalnik, N. Menezes, S. Pullela, F. Dartu, and L. T. Pillage, "RC J. Rubinstein, P. Penfield, and M. A. Horowitz, T. Xue and E. S. Kuh, "Post 
Date: Nov. 1995).  August 1996.  July 1980, pp. 338-362.  Nov. 1996.  
Affiliation: at University of Iowa,  at UCLA for  
Note: 6. CONCLUSIONS ACKNOWLEDGMENTS The authors would like to thank Professor  Cheng-Kok  their helpful discussions.  Proc. EDAC, 1990, pp.  Proc. ICCAD, 1995, pp. 422-427. [3]  Proc. DAC, 1996, pp.  "A 12.7Mchip/s All-Digital BPSK Direct Sequence Spread-Spectrum IF Transceiver in 1.2m CMOS," Proc. IEEE Int'l Solid-State Circuits Conf., 1994, pp. 30-31. [5]  on CAD, March 1995, pp. 308-320. [6]  to appear in ACM TODAES (the extended abstract included in Proc. ICCAD,  [8]  Trans. on VLSI, 2(4), December 1994, pp. 408-423. [9]  to appear in Proc. Int'l. Symp. on Low Power Electronics and Design,  Proc. DAC, 1993, pp. 606-611. [11]  14(3), March 1995, pp. 321-336. [12]  Proc. ISCAS, 1995, pp. 1157-1169. [13]  Proc. IC-CAD, 1985, pp. 326-328. [15]  Proc. ICCAD Nov. 1995, pp. 138-143. [17] S. S. Sapatnekar, "RC Interconnect Optimization Under the Elmore Delay Model", Proc. DAC 1994, pp. 387-391. [18]  Proc. IEEE ICCAD, 1995, pp. 144-151. [20]  to appear in Proc. ICCAD,  Digital MOS VLSI, IEEE Trans. on CAD, 4(3) (1983) pp.  Proc. 6th Asilomar Conf. on Circuits and Systems, 1972, pp. 424-428. [23]  Proc. IEEE ICCAD, 1994, pp. 418-425. [24]  IEEE Trans. on CAD, 2(3) (1983) pp. 202-211. [25]  Proc. ICCAD, 1995, pp. 575-580.  
Pubnum: 22, No. 3,  
Abstract: can easily verify that Eqn. (18) is still a CH-posynomial. Again, we can apply the STIS algorithm efficiently. We use the STIS algorithm to solve the transistor sizing problem for area-delay trade-off 3 . We sized 8bit, 16bit and 32 bit ripple-adders, respectively, and report the total device areas and the maximum delays in Table 3. We still use parameters of MCNC 0:5m CMOS technology, and assume that each primary input to these adders comes from a 2x inverter and each primary output drives a 2x inverter. The STIS algorithm optimizes the 32bit adder with 1,026 transistors in 66 seconds. A smooth delay-area trade-off is observed and the maximum delay is reduced by up to 30.8% with about 2x times area when compared with the minimum-size design. We point out that these adders are implemented in CMOS complex gates and we simply assume that every transistor has the same timing criticality and the same weight penalty. We plan to use the Lagrangian relaxation method [3] to obtain the optimal weight penalty assignment and study the impact of weight penalty assignment. Comparison with previous transistor sizing works [14, 18] is also planned. The major contribution of this work is to reveal the dominance property for all CH-posynomial programs and show that the STIS problems under a number of delay models are CH-posynomial programs. Based on the dominance property, a polynomial time algorithm is proposed to compute the lower and upper bounds of the optimal solution to CH-posynomial programs. The algorithm often achieves identical lower and upper bounds, which leads to the optimal solution of the STIS problems. It is a near-optimal algorithm in practice and is observed to achieve large delay and power reductions when applied to real designs. Furthermore, the algorithm is applicable to any optimization problem that can be formulated as a CH-posynomial program. 3 Note that the algorithm based the dominance property was used only for the optimal wiresizing problem in the past [11, 8, 6]. [7] J. Cong and L. He, "Simultaneous Transistor and Interconnect Sizing Based on the General Dominance Property", UCLA Computer Science, Technical Report 95-00046, Dec. 1995 (at http://ballade.cs.ucla.edu/~ cong /publications.html). 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> M. Berkelaar and J. Jess, </author> <title> "Gate Sizing in MOS Digital Circuits with Linear Programming", </title> <booktitle> Proc. EDAC, </booktitle> <year> 1990, </year> <pages> pp. 217-221. </pages>
Reference: [2] <author> G. Chen, H. Onodera and K. Tamaru, </author> <title> "An Iterative Gate Sizing Approach with Accurate Delay Evaluation", </title> <booktitle> Proc. </booktitle> <address> ICCAD, </address> <year> 1995, </year> <pages> pp. 422-427. </pages>
Reference: [3] <author> C. P. Chen, Y. W. Chang, and D. F. Wong, </author> <title> "Fast Performance-Driven Optimization for Buffered Clock Trees Based on Lagrangian Relaxation," </title> <booktitle> Proc. DAC, </booktitle> <year> 1996, </year> <pages> pp. 405-408. </pages>
Reference: [4] <author> C. Chien, P. Yang, E. Cohen, R. Jain, and H. Samueli, </author> <title> "A 12.7Mchip/s All-Digital BPSK Direct Sequence Spread-Spectrum IF Transceiver in 1.2m CMOS," </title> <booktitle> Proc. IEEE Int'l Solid-State Circuits Conf., </booktitle> <year> 1994, </year> <pages> pp. 30-31. </pages>
Reference: [5] <author> W. Chuang, S. S. Sapatnekar and I. N. Hajj, </author> <title> "Timing and Area Optimization for Standard-Cell VLSI Circuit Design", </title> <booktitle> IEEE Tran. on CAD, </booktitle> <month> March </month> <year> 1995, </year> <pages> pp. 308-320. </pages>
Reference: [6] <author> J. Cong and L. </author> <title> He, "Optimal Wiresizing for Interconnects with Multiple Sources", </title> <note> to appear in ACM TODAES (the extended abstract included in Proc. ICCAD, </note> <month> Nov. </month> <year> 1995). </year> <title> 3 Note that the algorithm based the dominance property was used only for the optimal wiresizing problem in the past [11, </title> <type> 8, 6]. </type>
Reference: [7] <author> J. Cong and L. </author> <title> He, "Simultaneous Transistor and Interconnect Sizing Based on the General Dominance Property", </title> <institution> UCLA Computer Science, </institution> <type> Technical Report 95-00046, </type> <note> Dec. 1995 (at http://ballade.cs.ucla.edu/~ cong /publications.html). </note>
Reference: [8] <author> J. Cong, and C.-K. Koh, </author> <title> "Simulataneous Driver and Wire Sizing for Performance and Power Optimization", </title> <journal> IEEE Trans. on VLSI, </journal> <volume> 2(4), </volume> <month> December </month> <year> 1994, </year> <pages> pp. 408-423. </pages>
Reference: [9] <author> J. Cong, and C.-K. Koh, </author> <title> "Simulataneous Buffer and Wire Sizing for Performance and Power Optimization", </title> <booktitle> to appear in Proc. Int'l. Symp. on Low Power Electronics and Design, </booktitle> <month> August </month> <year> 1996. </year>
Reference: [10] <author> J. Cong, K. S. Leung, and D. Zhou, </author> <title> "Performance-Driven Interconnect Design Based on Distributed RC Delay Model", </title> <booktitle> Proc. DAC, </booktitle> <year> 1993, </year> <pages> pp. 606-611. </pages>
Reference: [11] <author> J. Cong and K. S. Leung, </author> <title> "Optimal Wiresizing Under the Distributed Elmore Delay Model", </title> <journal> IEEE Trans. on CAD, </journal> <volume> 14(3), </volume> <month> March </month> <year> 1995, </year> <pages> pp. 321-336. </pages>
Reference: [12] <author> J. Cong and P. H. Madden, </author> <title> "Performance Driven Routing with Multiple Sources," </title> <booktitle> Proc. </booktitle> <address> ISCAS, </address> <year> 1995, </year> <pages> pp. 1157-1169. </pages>
Reference: [13] <author> J. G. Ecker, </author> <title> "Geometric Programming: Methods, Computations and Appicaltions", </title> <journal> SIAM Review, </journal> <volume> Vol. 22, No. 3, </volume> <month> July </month> <year> 1980, </year> <pages> pp. 338-362. </pages>
Reference: [14] <author> J. P. Fishburn and A. E. Dunlop, "TILOS: </author> <title> A Psoynomial Programming Approach to Transistor Sizing", </title> <booktitle> Proc. </booktitle> <address> IC-CAD, </address> <year> 1985, </year> <pages> pp. 326-328. </pages>
Reference: [15] <author> N. Hedenstierna, and K. O. Jeppson, </author> <title> "CMOS Circuit Speed and Buffer Optimization", </title> <booktitle> IEEE Tran. on CAD, </booktitle> <year> 1987, </year> <pages> pp. 270-281. </pages>
Reference: [16] <author> J. Lillis, C. K. Cheng and T. T. Y. Lin, </author> <title> "Optimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model", </title> <booktitle> Proc. </booktitle> <address> ICCAD Nov. </address> <year> 1995, </year> <pages> pp. 138-143. </pages>
Reference: [17] <author> S. S. Sapatnekar, </author> <title> "RC Interconnect Optimization Under the Elmore Delay Model", </title> <booktitle> Proc. DAC 1994, </booktitle> <pages> pp. 387-391. </pages>
Reference: [18] <author> S. S. Sapatnekar, V. B. Rao, P. M. Vaidya, and S. M. Kang, </author> <title> "An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization", </title> <booktitle> IEEE Tran. on CAD, </booktitle> <month> November </month> <year> 1993, </year> <pages> pp. 1621-1634. </pages>
Reference: [19] <author> N. Menezes, R. Baldick, and L. T. Pileggi, </author> <title> "A Sequential Quadratic Programming Approach to Concurrent Gate and Wire Sizing", </title> <booktitle> Proc. IEEE ICCAD, </booktitle> <year> 1995, </year> <pages> pp. 144-151. </pages>
Reference: [20] <author> T. Okamoto and J. Cong, </author> <title> "Buffered Steiner Tree Construction with Wire Sizing for Interconnect Layout Optimization," </title> <note> to appear in Proc. ICCAD, </note> <month> Nov. </month> <year> 1996. </year>
Reference: [21] <author> J. K. Ousterhout, </author> <title> "A Switch-Level Timing Verifier for Digital MOS VLSI, </title> " <journal> IEEE Trans. on CAD, </journal> <note> 4(3) (1983) pp. 336-349. </note>
Reference: [22] <author> D. J. Pilling and J. G. Skalnik, </author> <title> "A Circuit Model for Predicting Transient Delays in LSI Logic Systems", </title> <booktitle> Proc. 6th Asilomar Conf. on Circuits and Systems, </booktitle> <year> 1972, </year> <pages> pp. 424-428. </pages>
Reference: [23] <author> N. Menezes, S. Pullela, F. Dartu, and L. T. Pillage, </author> <title> "RC Interconnect Synthesis | A Moment Fitting Approach", </title> <booktitle> Proc. IEEE ICCAD, </booktitle> <year> 1994, </year> <pages> pp. 418-425. </pages>
Reference: [24] <author> J. Rubinstein, P. Penfield, and M. A. Horowitz, </author> <title> "Signal Delay in RC Tree Networks", </title> <journal> IEEE Trans. on CAD, </journal> <note> 2(3) (1983) pp. 202-211. </note>

References-found: 24

