<html><body><samp><pre>
<!@TC:1642720204>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: BRUHMYBAD

# Thu Jan 20 18:10:04 2022

#Implementation: test_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1642720205> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1642720205> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Luigi\OneDrive\Documents\Poly\autre\PolyOrbit\error_checking\src\error_checking.v" (library work)
@I::"C:\Users\Luigi\OneDrive\Documents\Poly\autre\PolyOrbit\error_checking\src\error_checking_tb.v" (library work)
Verilog syntax check successful!
Selecting top level module ErrorChecking_tb
<font color=#A52A2A>@W:<a href="@W:CG730:@XP_HELP">CG730</a> : <a href="C:\Users\Luigi\OneDrive\Documents\Poly\autre\PolyOrbit\error_checking\src\error_checking_tb.v:25:7:25:23:@W:CG730:@XP_MSG">error_checking_tb.v(25)</a><!@TM:1642720205> | Top-level module ErrorChecking_tb has no ports</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Luigi\OneDrive\Documents\Poly\autre\PolyOrbit\error_checking\src\error_checking.v:63:7:63:20:@N:CG364:@XP_MSG">error_checking.v(63)</a><!@TM:1642720205> | Synthesizing module ErrorChecking in library work.

<font color=#A52A2A>@W:<a href="@W:CG146:@XP_HELP">CG146</a> : <a href="C:\Users\Luigi\OneDrive\Documents\Poly\autre\PolyOrbit\error_checking\src\error_checking.v:63:7:63:20:@W:CG146:@XP_MSG">error_checking.v(63)</a><!@TM:1642720205> | Creating black box for empty module ErrorChecking</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Luigi\OneDrive\Documents\Poly\autre\PolyOrbit\error_checking\src\error_checking_tb.v:25:7:25:23:@N:CG364:@XP_MSG">error_checking_tb.v(25)</a><!@TM:1642720205> | Synthesizing module ErrorChecking_tb in library work.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\Luigi\OneDrive\Documents\Poly\autre\PolyOrbit\error_checking\src\error_checking_tb.v:33:1:33:8:@W:CG532:@XP_MSG">error_checking_tb.v(33)</a><!@TM:1642720205> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<a name=error3></a><font color=red>@E:<a href="@E:CS172:@XP_HELP">CS172</a> : <a href="C:\Users\Luigi\OneDrive\Documents\Poly\autre\PolyOrbit\error_checking\src\error_checking_tb.v:31:15:31:18:@E:CS172:@XP_MSG">error_checking_tb.v(31)</a><!@TM:1642720205> | The number of ports in the instantiation does not match the number of ports in the module definition for instance dut</font>
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 20 18:10:05 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 20 18:10:05 2022

###########################################################]

</pre></samp></body></html>
