Warning: Design 'fifo1_sram' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Mon Jan 22 01:25:07 2024
****************************************


  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              21.00
  Critical Path Length:          1.34
  Critical Path Slack:           0.54
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          1.35
  Critical Path Slack:           0.53
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                309
  Buf/Inv Cell Count:              67
  Buf Cell Count:                   0
  Inv Cell Count:                  67
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       213
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   180356.564032
  Noncombinational Area:
                        120833.592340
  Buf/Inv Area:             86.663105
  Total Buffer Area:             0.00
  Total Inverter Area:          86.66
  Macro/Black Box Area:      0.000000
  Net Area:                943.763619
  -----------------------------------
  Cell Area:            301190.156372
  Design Area:          302133.919991


  Design Rules
  -----------------------------------
  Total Number of Nets:           362
  Nets With Violations:            10
  Max Trans Violations:            10
  Max Cap Violations:               0
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.06
  Logic Optimization:                  0.11
  Mapping Optimization:                0.74
  -----------------------------------------
  Overall Compile Time:                7.58
  Overall Compile Wall Clock Time:     8.40

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
