input G0__0 G1__0 G2__0 G3__0
output G7__0
wire G4__0 G5__0 G6__0
and AND2_1 G4__0 G0__0 G1__0 
and AND2_2 G5__0 G2__0 G3__0
and AND2_3 G6__0 G4__0 G5__0
not NOT_1 G7__0 G6__0
