----------------------------------------------------------------------------- 
-- Altera DSP Builder Advanced Flow Tools Release Version 13.0
-- Quartus II development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2012 Altera Corporation.  All rights reserved.    
-- Your use of  Altera  Corporation's design tools,  logic functions and other 
-- software and tools,  and its AMPP  partner logic functions, and  any output 
-- files  any of the  foregoing  device programming or simulation files),  and 
-- any associated  documentation or information are expressly subject  to  the 
-- terms and conditions  of the Altera Program License Subscription Agreement, 
-- Altera  MegaCore  Function  License  Agreement, or other applicable license 
-- agreement,  including,  without limitation,  that your use  is for the sole 
-- purpose of  programming  logic  devices  manufactured by Altera and sold by 
-- Altera or its authorized  distributors.  Please  refer  to  the  applicable 
-- agreement for further details.
----------------------------------------------------------------------------- 

-- VHDL created from c
-- VHDL created on Thu Oct  4 07:10:09 2012


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;

ENTITY DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_c IS
    port (
-- Text written from /data/rkay/daily_build/13.0/38.3/p4/ip/aion/src/sfunc_common/sim_blackbox.cpp:47
        o0 : out std_logic_vector(0 downto 0)
    );
END;

ARCHITECTURE normal OF DirectRFTest_and_DPD_SV_DirectRFDesign_DSPBA_DPD_Stage_c IS


BEGIN
    -- simulink_Sources_Repeating_Sequence_Stair

END normal;
