 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 18:18:09 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          1.47
  Critical Path Slack:          -0.10
  Critical Path Clk Period:      2.00
  Total Negative Slack:        -71.58
  No. of Violating Paths:      954.00
  Worst Hold Violation:         -0.11
  Total Hold Violation:         -6.72
  No. of Hold Violations:      155.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               7193
  Buf/Inv Cell Count:            1579
  Buf Cell Count:                 101
  Inv Cell Count:                1478
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6001
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    32077.013802
  Noncombinational Area: 24235.743309
  Buf/Inv Area:           6413.651031
  Total Buffer Area:           675.65
  Total Inverter Area:        5738.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             56312.757111
  Design Area:           56312.757111


  Design Rules
  -----------------------------------
  Total Number of Nets:          7203
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.05
  Logic Optimization:                 36.07
  Mapping Optimization:               50.17
  -----------------------------------------
  Overall Compile Time:              103.59
  Overall Compile Wall Clock Time:   105.30

  --------------------------------------------------------------------

  Design  WNS: 0.10  TNS: 71.58  Number of Violating Paths: 954


  Design (Hold)  WNS: 0.11  TNS: 6.72  Number of Violating Paths: 155

  --------------------------------------------------------------------


1
