Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: Maquina_Expendedora.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Maquina_Expendedora.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Maquina_Expendedora"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Maquina_Expendedora
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\tempo.vhd" into library work
Parsing entity <tempo>.
Parsing architecture <Behavioral> of entity <tempo>.
Parsing VHDL file "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\estados.vhd" into library work
Parsing entity <makina>.
Parsing architecture <Behavioral> of entity <makina>.
Parsing VHDL file "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\temporizador.vhf" into library work
Parsing entity <temporizador>.
Parsing architecture <BEHAVIORAL> of entity <temporizador>.
Parsing VHDL file "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\sumador_restador.VHD" into library work
Parsing entity <suma_resta>.
Parsing architecture <Behavioral> of entity <suma_resta>.
Parsing VHDL file "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\registro.vhd" into library work
Parsing entity <registro>.
Parsing architecture <arch> of entity <registro>.
Parsing VHDL file "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\comparador.vhd" into library work
Parsing entity <Comparador_6bits>.
Parsing architecture <behavioral> of entity <comparador_6bits>.
Parsing VHDL file "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\codificador.vhd" into library work
Parsing entity <codificador>.
Parsing architecture <a> of entity <codificador>.
Parsing VHDL file "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\unidad_de_proceso.vhf" into library work
Parsing entity <temporizador_MUSER_unidad_de_proceso>.
Parsing architecture <BEHAVIORAL> of entity <temporizador_muser_unidad_de_proceso>.
Parsing entity <unidad_de_proceso>.
Parsing architecture <BEHAVIORAL> of entity <unidad_de_proceso>.
Parsing VHDL file "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\maquina_estados.vhd" into library work
Parsing entity <maquina_estados>.
Parsing architecture <Behavioral> of entity <maquina_estados>.
Parsing VHDL file "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\contador.vhd" into library work
Parsing entity <contador>.
Parsing architecture <Behavioral> of entity <contador>.
Parsing VHDL file "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\Maquina_Expendedora.vhf" into library work
Parsing entity <temporizador_MUSER_Maquina_Expendedora>.
Parsing architecture <BEHAVIORAL> of entity <temporizador_muser_maquina_expendedora>.
Parsing entity <unidad_de_proceso_MUSER_Maquina_Expendedora>.
Parsing architecture <BEHAVIORAL> of entity <unidad_de_proceso_muser_maquina_expendedora>.
Parsing entity <Maquina_Expendedora>.
Parsing architecture <BEHAVIORAL> of entity <maquina_expendedora>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Maquina_Expendedora> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <unidad_de_proceso_MUSER_Maquina_Expendedora> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Comparador_6bits> (architecture <behavioral>) from library <work>.

Elaborating entity <registro> (architecture <arch>) from library <work>.

Elaborating entity <suma_resta> (architecture <Behavioral>) from library <work>.

Elaborating entity <codificador> (architecture <a>) from library <work>.

Elaborating entity <temporizador_MUSER_Maquina_Expendedora> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <makina> (architecture <Behavioral>) from library <work>.

Elaborating entity <tempo> (architecture <Behavioral>) from library <work>.

Elaborating entity <maquina_estados> (architecture <Behavioral>) from library <work>.

Elaborating entity <contador> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Maquina_Expendedora>.
    Related source file is "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\Maquina_Expendedora.vhf".
    Summary:
	no macro.
Unit <Maquina_Expendedora> synthesized.

Synthesizing Unit <unidad_de_proceso_MUSER_Maquina_Expendedora>.
    Related source file is "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\Maquina_Expendedora.vhf".
INFO:Xst:3210 - "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\Maquina_Expendedora.vhf" line 177: Output port <menor> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\Maquina_Expendedora.vhf" line 184: Output port <menor> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\Maquina_Expendedora.vhf" line 198: Output port <Cout> of the instance <XLXI_5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <unidad_de_proceso_MUSER_Maquina_Expendedora> synthesized.

Synthesizing Unit <Comparador_6bits>.
    Related source file is "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\comparador.vhd".
    Found 6-bit comparator greater for signal <mayor> created at line 23
    Found 6-bit comparator equal for signal <igual> created at line 24
    Found 6-bit comparator greater for signal <menor> created at line 25
    Summary:
	inferred   3 Comparator(s).
Unit <Comparador_6bits> synthesized.

Synthesizing Unit <registro>.
    Related source file is "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\registro.vhd".
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <registro> synthesized.

Synthesizing Unit <suma_resta>.
    Related source file is "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\sumador_restador.VHD".
    Found 7-bit adder for signal <DATO_A[6]_DATO_B[6]_add_2_OUT> created at line 34.
    Found 7-bit subtractor for signal <GND_11_o_GND_11_o_sub_4_OUT<6:0>> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <suma_resta> synthesized.

Synthesizing Unit <codificador>.
    Related source file is "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\codificador.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <codificador> synthesized.

Synthesizing Unit <temporizador_MUSER_Maquina_Expendedora>.
    Related source file is "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\Maquina_Expendedora.vhf".
    Summary:
	no macro.
Unit <temporizador_MUSER_Maquina_Expendedora> synthesized.

Synthesizing Unit <makina>.
    Related source file is "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\estados.vhd".
    Found 3-bit register for signal <estado>.
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | reloj (rising_edge)                            |
    | Reset              | fin_cuenta (positive)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <makina> synthesized.

Synthesizing Unit <tempo>.
    Related source file is "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\tempo.vhd".
    Found 9-bit register for signal <cuenta>.
    Found 9-bit adder for signal <cuenta[8]_GND_15_o_add_1_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <tempo> synthesized.

Synthesizing Unit <maquina_estados>.
    Related source file is "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\maquina_estados.vhd".
    Found 2-bit register for signal <estado>.
    Found finite state machine <FSM_1> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | reloj (rising_edge)                            |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <maquina_estados> synthesized.

Synthesizing Unit <contador>.
    Related source file is "C:\Users\xabie\Documents\ISE\Maquina_Expendedora\contador.vhd".
    Found 1-bit register for signal <z>.
    Found 24-bit register for signal <cuenta>.
    Found 24-bit adder for signal <cuenta[23]_GND_17_o_add_0_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <contador> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 24-bit adder                                          : 1
 7-bit addsub                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 24-bit register                                       : 1
 6-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 6
 6-bit comparator equal                                : 2
 6-bit comparator greater                              : 4
# Multiplexers                                         : 2
 5-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <contador>.
The following registers are absorbed into counter <cuenta>: 1 register on signal <cuenta>.
Unit <contador> synthesized (advanced).

Synthesizing (advanced) Unit <tempo>.
The following registers are absorbed into counter <cuenta>: 1 register on signal <cuenta>.
Unit <tempo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 7-bit addsub                                          : 1
# Counters                                             : 2
 24-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 7
 Flip-Flops                                            : 7
# Comparators                                          : 6
 6-bit comparator equal                                : 2
 6-bit comparator greater                              : 4
# Multiplexers                                         : 2
 5-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <estado[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 11
 s2    | 10
 s3    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_1/FSM_0> on signal <estado[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
-------------------

Optimizing unit <Maquina_Expendedora> ...

Optimizing unit <unidad_de_proceso_MUSER_Maquina_Expendedora> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Maquina_Expendedora, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Maquina_Expendedora.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 146
#      AND2B1                      : 1
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 32
#      LUT2                        : 5
#      LUT3                        : 7
#      LUT4                        : 7
#      LUT5                        : 2
#      LUT6                        : 7
#      MUXCY                       : 36
#      OR2                         : 4
#      OR3                         : 2
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 45
#      FD                          : 3
#      FDC                         : 3
#      FDCE                        : 6
#      FDR                         : 24
#      FDRE                        : 9
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              45  out of  18224     0%  
 Number of Slice LUTs:                   62  out of   9112     0%  
    Number used as Logic:                62  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     64
   Number with an unused Flip Flop:      19  out of     64    29%  
   Number with an unused LUT:             2  out of     64     3%  
   Number of fully used LUT-FF pairs:    43  out of     64    67%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_11/z                          | BUFG                   | 20    |
reloj                              | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.217ns (Maximum Frequency: 160.860MHz)
   Minimum input arrival time before clock: 3.832ns
   Maximum output required time after clock: 8.480ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_11/z'
  Clock period: 6.217ns (frequency: 160.860MHz)
  Total number of paths / destination ports: 357 / 52
-------------------------------------------------------------------------
Delay:               6.217ns (Levels of Logic = 5)
  Source:            XLXI_1/XLXI_4/q_3 (FF)
  Destination:       XLXI_3/estado_FSM_FFd1 (FF)
  Source Clock:      XLXI_11/z rising
  Destination Clock: XLXI_11/z rising

  Data Path: XLXI_1/XLXI_4/q_3 to XLXI_3/estado_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.059  XLXI_1/XLXI_4/q_3 (XLXI_1/XLXI_4/q_3)
     LUT5:I0->O            1   0.203   0.924  XLXI_1/XLXN_811 (XLXI_1/XLXN_81)
     OR2:I1->O             3   0.223   1.015  XLXI_1/XLXI_69 (gorro_OBUF)
     AND2B1:I0->O          2   0.203   0.981  XLXI_1/XLXI_59 (insignia_OBUF)
     OR2:I0->O             3   0.203   0.651  XLXI_8 (venta_OBUF)
     LUT4:I3->O            1   0.205   0.000  XLXI_3/estado_FSM_FFd2-In1 (XLXI_3/estado_FSM_FFd2-In)
     FD:D                      0.102          XLXI_3/estado_FSM_FFd2
    ----------------------------------------
    Total                      6.217ns (1.586ns logic, 4.631ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reloj'
  Clock period: 4.301ns (frequency: 232.523MHz)
  Total number of paths / destination ports: 901 / 49
-------------------------------------------------------------------------
Delay:               4.301ns (Levels of Logic = 2)
  Source:            XLXI_11/cuenta_11 (FF)
  Destination:       XLXI_11/cuenta_0 (FF)
  Source Clock:      reloj rising
  Destination Clock: reloj rising

  Data Path: XLXI_11/cuenta_11 to XLXI_11/cuenta_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  XLXI_11/cuenta_11 (XLXI_11/cuenta_11)
     LUT6:I0->O            2   0.203   0.864  XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1 (XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>)
     LUT4:I0->O           24   0.203   1.172  XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>5 (XLXI_11/GND_17_o_GND_17_o_equal_2_o)
     FDR:R                     0.430          XLXI_11/cuenta_0
    ----------------------------------------
    Total                      4.301ns (1.283ns logic, 3.018ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_11/z'
  Total number of paths / destination ports: 84 / 11
-------------------------------------------------------------------------
Offset:              3.832ns (Levels of Logic = 3)
  Source:            cinco (PAD)
  Destination:       XLXI_1/XLXI_65/XLXI_1/estado_FSM_FFd1 (FF)
  Destination Clock: XLXI_11/z rising

  Data Path: cinco to XLXI_1/XLXI_65/XLXI_1/estado_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.104  cinco_IBUF (cinco_IBUF)
     OR3:I2->O             3   0.320   0.879  XLXI_1/XLXI_18 (XLXI_1/XLXN_94)
     LUT3:I0->O            1   0.205   0.000  XLXI_1/XLXI_65/XLXI_1/estado_FSM_FFd1-In1 (XLXI_1/XLXI_65/XLXI_1/estado_FSM_FFd1-In)
     FDC:D                     0.102          XLXI_1/XLXI_65/XLXI_1/estado_FSM_FFd1
    ----------------------------------------
    Total                      3.832ns (1.849ns logic, 1.983ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_11/z'
  Total number of paths / destination ports: 75 / 10
-------------------------------------------------------------------------
Offset:              8.480ns (Levels of Logic = 5)
  Source:            XLXI_1/XLXI_4/q_3 (FF)
  Destination:       venta (PAD)
  Source Clock:      XLXI_11/z rising

  Data Path: XLXI_1/XLXI_4/q_3 to venta
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.059  XLXI_1/XLXI_4/q_3 (XLXI_1/XLXI_4/q_3)
     LUT5:I0->O            1   0.203   0.924  XLXI_1/XLXN_811 (XLXI_1/XLXN_81)
     OR2:I1->O             3   0.223   1.015  XLXI_1/XLXI_69 (gorro_OBUF)
     AND2B1:I0->O          2   0.203   0.981  XLXI_1/XLXI_59 (insignia_OBUF)
     OR2:I0->O             3   0.203   0.650  XLXI_8 (venta_OBUF)
     OBUF:I->O                 2.571          venta_OBUF (venta)
    ----------------------------------------
    Total                      8.480ns (3.850ns logic, 4.630ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_11/z
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_11/z      |    6.217|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reloj
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
reloj          |    4.301|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.83 secs
 
--> 

Total memory usage is 4524272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

