read -sv run_verilog_mid/adder_32b_10_99_7879d8ee272c297cabc26f10b18ab9ae.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_99_7879d8ee272c297cabc26f10b18ab9ae_yosys.v
