/*
 * Copyright 2024 Valve Corporation
 * Copyright 2024 Alyssa Rosenzweig
 * Copyright 2022-2023 Collabora Ltd. and Red Hat Inc.
 * Copyright © 2016 Red Hat.
 * Copyright © 2016 Bas Nieuwenhuizen
 *
 * based in part on anv driver which is:
 * Copyright © 2015 Intel Corporation
 * SPDX-License-Identifier: MIT
 */
#include "hk_queue.h"
#include "hk_acceleration_structure.h"
#include "hk_buffer.h"

#include "agx_bg_eot.h"
#include "agx_bo.h"
#include "agx_device.h"
#include "agx_pack.h"
#include "asahi/genxml/agx3_cmdstream.h"
#include "agx_vdm_hal200_bind_tail_core.h"
#include "decode.h"
#include "hk_cmd_buffer.h"
#include "hk_device.h"
#include "hk_drm_render_core.h"
#include "hk_drm_prior_core.h"
#include "hk_execution_allowance.h"
#include "hk_image.h"
#include "hk_physical_device.h"
#include "hk_query_pool.h"
#include "hk_sparse.h"

#include <errno.h>
#include <inttypes.h>
#include <stdio.h>
#include <stdlib.h>
#include <unistd.h>
#include <xf86drm.h>
#include "util/cache_ops.h"
#include "util/list.h"
#include "util/macros.h"
#include "util/os_time.h"
#include "util/u_atomic.h"
#include "util/u_debug.h"
#include "util/u_call_once.h"
#include "util/u_dynarray.h"
#include "vulkan/vulkan_core.h"

#include "hk_private.h"
#include "layout.h"
#include "vk_drm_syncobj.h"
#include "vk_sync.h"

/* Signal scope includes all earlier commands on this Vulkan queue. A DRM
 * timeline point retains its predecessor fence chain; an individual submit's
 * aggregate fence covers only that submit. Transferring the queue point orders
 * completion without introducing a GPU execution dependency or a CPU wait.
 */
static VkResult
queue_signal_timeline(struct hk_device *dev, struct hk_queue *queue,
                      struct vk_queue_submit *submit)
{
   int fd = dev->dev.fd;

   /* Each output becomes signalled only when this queue point and its
    * predecessor chain complete.
    */
   for (unsigned i = 0; i < submit->signal_count; ++i) {
      struct vk_sync_signal *signal = &submit->signals[i];

      assert(vk_sync_type_is_drm_syncobj(signal->sync->type));
      const struct vk_drm_syncobj *syncobj =
         vk_sync_as_drm_syncobj(signal->sync);

      int ret = drmSyncobjTransfer(
         fd, syncobj->syncobj, signal->signal_value,
         queue->drm.syncobj, queue->drm.timeline_value, 0);
      if (ret)
         return vk_errorf(dev, VK_ERROR_UNKNOWN,
                          "DRM_IOCTL_SYNCOBJ_TRANSFER failed: %m");
   }

   return VK_SUCCESS;
}

/*
 * We need to specially handle submits with no control streams. The kernel
 * can't accept empty submits, but we can end up here in Vulkan for
 * synchronization purposes only. Rather than submit a no-op job (slow),
 * we simply tie the fences together.
 */
static VkResult
queue_submit_empty(struct hk_device *dev, struct hk_queue *queue,
                   struct vk_queue_submit *submit)
{
   int fd = dev->dev.fd;

   /* Transfer the waits into the queue timeline. */
   for (unsigned i = 0; i < submit->wait_count; ++i) {
      struct vk_sync_wait *wait = &submit->waits[i];

      assert(vk_sync_type_is_drm_syncobj(wait->sync->type));
      const struct vk_drm_syncobj *syncobj = vk_sync_as_drm_syncobj(wait->sync);

      int ret = drmSyncobjTransfer(
         fd, queue->drm.syncobj, ++queue->drm.timeline_value,
         syncobj->syncobj, wait->wait_value, 0);
      if (ret)
         return vk_errorf(dev, VK_ERROR_UNKNOWN,
                          "DRM_IOCTL_SYNCOBJ_TRANSFER failed: %m");
   }

   return queue_signal_timeline(dev, queue, submit);
}

static void
asahi_fill_cdm_command(struct hk_device *dev, struct hk_cs *cs,
                       struct drm_asahi_cmd_compute *cmd)
{
   size_t len = cs->stream_linked ? 65536 /* XXX */ : (cs->current - cs->start);

   *cmd = (struct drm_asahi_cmd_compute){
      .cdm_ctrl_stream_base = cs->addr,
      .cdm_ctrl_stream_end = cs->addr + len,

      .ts.start.handle = cs->timestamp.start.handle,
      .ts.start.offset = cs->timestamp.start.offset_B,
      .ts.end.handle = cs->timestamp.end.handle,
      .ts.end.offset = cs->timestamp.end.offset_B,
   };

   if (cs->uses_sampler_heap) {
      cmd->sampler_heap = dev->samplers.table.bo->va->addr;
      cmd->sampler_count = dev->samplers.table.alloc;
   }

   if (cs->scratch.cs.main || cs->scratch.cs.preamble) {
      cmd->helper.data = dev->scratch.cs.buf->va->addr;
      cmd->helper.cfg = cs->scratch.cs.preamble ? (1 << 16) : 0;
      cmd->helper.binary = agx_helper_program(&dev->bg_eot);
   }
}

/* Neither attachment storage nor empty-tile operations may observe the
 * layers eliminated below.  Draws and their XY coverage remain untouched.
 */
static bool
hk_g17p_attachmentless_render(const struct hk_device *dev,
                                    const struct hk_cs *cs)
{
   if (dev->dev.chip != AGX_CHIP_G17P ||
       cs->tib.sample_size_B != 0 || cs->cr.process_empty_tiles ||
       cs->cr.depth.buffer || cs->cr.depth.meta ||
       cs->cr.stencil.buffer || cs->cr.stencil.meta)
      return false;

   /* The tilebuffer builder normalizes an attachmentless sample count to
    * one.  Check attachment formats explicitly; nr_samples is not a tag.
    * This also excludes colour attachments spilled outside the tilebuffer.
    */
   for (unsigned i = 0; i < ARRAY_SIZE(cs->tib.logical_format); ++i) {
      if (cs->tib.logical_format[i] != PIPE_FORMAT_NONE)
         return false;
   }

   return true;
}

static void
asahi_fill_vdm_command(struct hk_device *dev, struct hk_cs *cs,
                       struct drm_asahi_cmd_render *c)
{
   memset(c, 0, sizeof(*c));

   c->vdm_ctrl_stream_base =
      hk_g17p_vdm_low_window_enabled(&dev->dev)
         ? hk_g17p_vdm_alias(cs->cmd, cs->addr)
         : cs->addr;

   agx_pack(&c->ppp_ctrl, CR_PPP_CONTROL, cfg) {
      cfg.enable_w_clamp = true;
      cfg.fixed_point_format = 1;
   }

   const bool empty_attachmentless =
      cs->stats.cmds == 0 && hk_g17p_attachmentless_render(dev, cs);
   const bool layer_zero_attachmentless =
      cs->stats.cmds > 0 && !cs->g17p_layer_zero_unknown &&
      cs->g17p_layer_zero_draws == cs->stats.cmds &&
      hk_g17p_attachmentless_render(dev, cs);
   c->width_px = empty_attachmentless ? 1 : cs->cr.width;
   c->height_px = empty_attachmentless ? 1 : cs->cr.height;

   c->isp_bgobjdepth = cs->cr.isp_bgobjdepth;
   c->isp_bgobjvals = cs->cr.isp_bgobjvals;

   static_assert(sizeof(c->zls_ctrl) == sizeof(cs->cr.zls_control));
   memcpy(&c->zls_ctrl, &cs->cr.zls_control, sizeof(cs->cr.zls_control));

   if (agx_native_graphics(&dev->dev)) {
      c->isp_zls_pixels = hk_drm_g17p_zls_pixels(
         cs->cr.zls_width, cs->cr.zls_height, cs->cr.depth.buffer,
         cs->cr.depth.meta, cs->cr.stencil.buffer, cs->cr.stencil.meta);
      c->isp_bgobjdepth = hk_drm_g17p_depth_clear(
         c->isp_bgobjdepth, cs->cr.depth.buffer, cs->cr.depth.meta,
         cs->cr.stencil.buffer, cs->cr.stencil.meta);
   } else {
      agx_pack(&c->isp_zls_pixels, CR_ISP_ZLS_PIXELS, cfg) {
         cfg.x = cs->cr.zls_width;
         cfg.y = cs->cr.zls_height;
      }
   }

   c->depth.base = cs->cr.depth.buffer;
   c->depth.stride = cs->cr.depth.stride;
   c->depth.comp_base = cs->cr.depth.meta;
   c->depth.comp_stride = cs->cr.depth.meta_stride;
   c->stencil.base = cs->cr.stencil.buffer;
   c->stencil.stride = cs->cr.stencil.stride;
   c->stencil.comp_base = cs->cr.stencil.meta;
   c->stencil.comp_stride = cs->cr.stencil.meta_stride;

   if (cs->cr.dbias_is_int == U_TRISTATE_YES) {
      c->flags |= DRM_ASAHI_RENDER_DBIAS_IS_INT;
   }

   /* Native sets the fragment stage's few-primitives bit at the end of a
    * render pass whose known primitive count is at most four, and never for
    * a continued pass or one with uncounted (indirect, mesh) work. This
    * stream's bound counts every draw of the whole pass, so it proves that. */
   if (agx_native_graphics(&dev->dev) &&
       (dev->dev.params.features & DRM_ASAHI_FEATURE_FEW_PRIMITIVES) &&
       cs->g17p_pass_begins && cs->g17p_pass_ends &&
       cs->g17p_primitive_bound <= 4) {
      c->flags |= DRM_ASAHI_RENDER_FEW_PRIMITIVES;
   }

   if ((dev->dev.debug & AGX_DBG_NOCLUSTER) &&
       dev->dev.chip != AGX_CHIP_G17P) {
      c->flags |= DRM_ASAHI_RENDER_NO_VERTEX_CLUSTERING;
   }

   agx_tilebuffer_set_drm_cmd(c, &cs->tib);

   /* Can be 0 for attachmentless rendering with no draws */
   c->samples = MAX2(cs->tib.nr_samples, 1);
   c->layers = (empty_attachmentless || layer_zero_attachmentless)
                  ? 1 : cs->cr.layers;

   /* Drawing max size will OOM and fail submission. But vkd3d-proton does this
    * for emulating no-attachment rendering. Clamp to something reasonable and
    * hope this is good enough in practice. This only affects a case that would
    * otherwise be guaranteed broken.
    *
    * XXX: Hack for vkd3d-proton.
    */
   if (c->layers == 2048 && c->width_px == 16384 && c->height_px == 16384) {
      mesa_log(MESA_LOG_WARN, MESA_LOG_TAG, "Clamping massive framebuffer");
      c->layers = 32;
   }

   c->ppp_multisamplectl = cs->ppp_multisamplectl;
   c->sample_size_B = cs->tib.sample_size_B;

   float tan_60 = 1.732051f;
   c->isp_merge_upper_x = fui(tan_60 / c->width_px);
   c->isp_merge_upper_y = fui(tan_60 / c->height_px);

   c->bg.usc = cs->cr.bg.main.usc | 4;
   c->eot.usc = cs->cr.eot.main.usc | 4;
   c->partial_bg.usc = cs->cr.bg.partial.usc | 4;
   c->partial_eot.usc = cs->cr.eot.partial.usc | 4;

   hk_drm_render_resource_specs_pack(
      &(struct hk_drm_render_resource_specs){
         .bg = cs->cr.bg.main.rsrc_spec,
         .eot = cs->cr.eot.main.rsrc_spec,
         .partial_bg = cs->cr.bg.partial.rsrc_spec,
         .partial_eot = cs->cr.eot.partial.rsrc_spec,
      },
      c);

   c->isp_scissor_base = cs->uploaded_scissor;
   c->isp_dbias_base = cs->uploaded_zbias;

   if (cs->uses_sampler_heap) {
      c->sampler_heap = dev->samplers.table.bo->va->addr;
      c->sampler_count = dev->samplers.table.alloc;
   }

   c->isp_oclqry_base = dev->occlusion_queries.bo->va->addr;

   if (cs->cr.process_empty_tiles)
      c->flags |= DRM_ASAHI_RENDER_PROCESS_EMPTY_TILES;

   if (cs->scratch.vs.main || cs->scratch.vs.preamble) {
      c->flags |= DRM_ASAHI_RENDER_VERTEX_SCRATCH;
      c->vertex_helper.data = dev->scratch.vs.buf->va->addr;
      c->vertex_helper.cfg = cs->scratch.vs.preamble ? (1 << 16) : 0;
      c->vertex_helper.binary = agx_helper_program(&dev->bg_eot);
   }

   if (cs->scratch.fs.main || cs->scratch.fs.preamble) {
      c->fragment_helper.data = dev->scratch.fs.buf->va->addr;
      c->fragment_helper.cfg = cs->scratch.fs.preamble ? (1 << 16) : 0;
      c->fragment_helper.binary = agx_helper_program(&dev->bg_eot);
   }

   if (cs->timestamp.start.handle) {
      c->ts_vtx.start.handle = cs->timestamp.start.handle;
      c->ts_vtx.start.offset = cs->timestamp.start.offset_B;
   }

   if (cs->timestamp.end.handle) {
      c->ts_frag.end.handle = cs->timestamp.end.handle;
      c->ts_frag.end.offset = cs->timestamp.end.offset_B;
   }

   /* Occlusion availability (hk_stamp_oq_available()). */
   struct drm_asahi_timestamp *slots[] = {
      &c->ts_vtx.start, &c->ts_vtx.end, &c->ts_frag.start, &c->ts_frag.end,
   };
   for (unsigned i = 0; i < ARRAY_SIZE(slots); ++i) {
      if (cs->oq_stamp[i].handle) {
         assert(!slots[i]->handle);
         slots[i]->handle = cs->oq_stamp[i].handle;
         slots[i]->offset = cs->oq_stamp[i].offset_B;
      }
   }
}

static void
asahi_fill_sync(struct drm_asahi_sync *sync, struct vk_sync *vk_sync,
                uint64_t value)
{
   if (unlikely(!vk_sync_type_is_drm_syncobj(vk_sync->type))) {
      UNREACHABLE("Unsupported sync type");
      return;
   }

   const struct vk_drm_syncobj *syncobj = vk_sync_as_drm_syncobj(vk_sync);
   *sync = (struct drm_asahi_sync){.handle = syncobj->syncobj};

   if (vk_sync->flags & VK_SYNC_IS_TIMELINE) {
      sync->sync_type = DRM_ASAHI_SYNC_TIMELINE_SYNCOBJ;
      sync->timeline_value = value;
   } else {
      sync->sync_type = DRM_ASAHI_SYNC_SYNCOBJ;
   }
}

union drm_asahi_cmd {
   struct drm_asahi_cmd_compute compute;
   struct drm_asahi_cmd_render render;
};

static void
asahi_append_compute_attachments(struct hk_device *dev,
                                 struct util_dynarray *payload,
                                 const struct hk_cs *cs)
{
   /* Attachment spans are hints for the native AGX3 firmware interface.
    * AGX2 has never sent them, so G13 and G14 keep that submission. */
   if (!agx_native_graphics(&dev->dev))
      return;

   const struct hk_drm_attachment_set *set = &cs->compute_attachments;
   const uint32_t count = MIN2(set->count, dev->dev.params.max_attachments);
   const struct drm_asahi_cmd_header header = {
      .cmd_type = DRM_ASAHI_SET_COMPUTE_ATTACHMENTS,
      .size = count * sizeof(set->list[0]),
      .vdm_barrier = DRM_ASAHI_BARRIER_NONE,
      .cdm_barrier = DRM_ASAHI_BARRIER_NONE,
   };
   /* Clear the preceding command's list even for an attachmentless dispatch. */
   util_dynarray_append(payload, header);
   if (count)
      util_dynarray_append_array(payload, struct drm_asahi_attachment,
                                 set->list, count);
}

static void
asahi_append_fragment_attachments(struct hk_device *dev,
                                  struct util_dynarray *payload,
                                  const struct hk_cs *cs)
{
   /* See asahi_append_compute_attachments(). */
   if (!agx_native_graphics(&dev->dev))
      return;

   const struct hk_drm_attachment_set *set = &cs->fragment_attachments;
   const uint32_t count = MIN2(set->count, dev->dev.params.max_attachments);
   const struct drm_asahi_cmd_header header = {
      .cmd_type = DRM_ASAHI_SET_FRAGMENT_ATTACHMENTS,
      .size = count * sizeof(set->list[0]),
      .vdm_barrier = DRM_ASAHI_BARRIER_NONE,
      .cdm_barrier = DRM_ASAHI_BARRIER_NONE,
   };

   /* Emit even an empty set. Attachment commands affect subsequent hardware
    * commands in the same submit, so an attachmentless render must clear the
    * set retained by the preceding render. */
   util_dynarray_append(payload, header);
   if (count)
      util_dynarray_append_array(payload, struct drm_asahi_attachment,
                                 set->list, count);

   if (!set->complete || count != set->count) {
      perf_debug_dev(&dev->dev,
                     "Fragment attachment hint incomplete: retained %u, emitted %u (kernel limit %u)",
                     set->count, count, dev->dev.params.max_attachments);
   }
}

/* Submit all ordered control streams together up to the kernel's advertised
 * limit.  Splitting every stream into a separate ioctl serializes real games
 * at the queue boundary; keep single-stream submission only as an explicit
 * diagnostic control.
 */
static inline unsigned
max_commands_per_submit(struct hk_device *dev)
{
   return hk_drm_submit_command_limit(
      !HK_PERF(dev, NOBATCH), dev->dev.params.max_commands_per_submission);
}

static VkResult
queue_submit_single(struct hk_device *dev, struct drm_asahi_submit *submit,
                    unsigned ring_idx)
{
   struct agx_submit_virt virt = {.ring_idx = ring_idx};

   /* Complete the cache cleans of CPU-cached descriptor writes
    * (hk_descriptor_set_publish()) before the GPU can read them. */
   if (dev->dev.chip == AGX_CHIP_G17P && util_has_cache_ops())
      util_post_flush_fence();

   if (dev->dev.is_virtio) {
      u_rwlock_rdlock(&dev->external_bos.lock);
      virt.extres_count = util_dynarray_num_elements(
         &dev->external_bos.list, struct asahi_ccmd_submit_res);
      virt.extres = util_dynarray_begin(&dev->external_bos.list);
   }

   int ret = dev->dev.ops.submit(&dev->dev, submit, &virt);

   if (dev->dev.is_virtio)
      u_rwlock_rdunlock(&dev->external_bos.lock);

   if (ret)
      return vk_device_set_lost(&dev->vk,
                                "DRM_IOCTL_ASAHI_SUBMIT failed: %m");

   return VK_SUCCESS;
}

/*
 * The kernel/firmware jointly impose a limit on commands per submit ioctl, but
 * we can build up arbitrarily large command buffers. We handle this here by
 * looping the ioctl, submitting slices of the command buffers that are within
 * bounds.
 */
static VkResult
queue_submit_looped(struct hk_device *dev, struct hk_queue *queue,
                    struct drm_asahi_submit *submit, unsigned command_count,
                    unsigned ring_idx, const uint64_t prior_base[2])
{
   uint8_t *cmdbuf = (uint8_t *)(uintptr_t)submit->cmdbuf;
   uint32_t offs = 0;
   unsigned submitted_vdm = 0, submitted_cdm = 0;
   unsigned commands_remaining = command_count;

   uint64_t out_syncs =
      submit->syncs + sizeof(struct drm_asahi_sync) * submit->in_sync_count;

   while (commands_remaining) {
      bool first = commands_remaining == command_count;
      bool last = commands_remaining <= max_commands_per_submit(dev);

      unsigned count = MIN2(commands_remaining, max_commands_per_submit(dev));
      commands_remaining -= count;

      assert(!last || commands_remaining == 0);
      assert(count > 0);

      unsigned base_offs = offs;
      struct hk_drm_command_span span;
      if (!hk_drm_next_command_span(cmdbuf, submit->cmdbuf_size, base_offs,
                                    count, &span)) {
         return vk_device_set_lost(
            &dev->vk, "Invalid internal Asahi command stream framing");
      }
      offs = span.end_offset;
      unsigned cdm_count = span.compute_count;
      unsigned vdm_count = span.render_count;
      if (last && offs != submit->cmdbuf_size) {
         return vk_device_set_lost(
            &dev->vk, "Trailing synthetic Asahi commands without hardware");
      }

      /* We need to fix up the barriers since barriers are ioctl-relative */
      for (unsigned scan = base_offs; scan < offs;) {
         struct drm_asahi_cmd_header *cmd = (void *)(cmdbuf + scan);
         scan += sizeof(*cmd) + cmd->size;

         if (cmd->cmd_type != DRM_ASAHI_CMD_RENDER &&
             cmd->cmd_type != DRM_ASAHI_CMD_COMPUTE)
            continue;

         if (!hk_drm_rebase_prior(cmd, cmd + 1, submitted_vdm,
                                  submitted_cdm, prior_base,
                                  queue->sync.exact_prior))
            return vk_device_set_lost(&dev->vk,
                                      "Invalid historical Asahi prefix");
      }

      /* We can't signal the out-syncobjs until all prior work finishes. Since
       * only the last ioctl will signal, make sure it waits on prior ioctls.
       *
       * TODO: there might be a more performant way to do this.
      */
      if (last && !first) {
         assert(span.first_hardware_offset != SIZE_MAX);
         struct drm_asahi_cmd_header *cmd =
            (void *)(cmdbuf + span.first_hardware_offset);

         if (cmd->vdm_barrier == DRM_ASAHI_BARRIER_NONE)
            cmd->vdm_barrier = 0;

         if (cmd->cdm_barrier == DRM_ASAHI_BARRIER_NONE)
            cmd->cdm_barrier = 0;
      }

      /* Without the first-command dependency, later chunks have independent
       * roots too. Each must carry the original input syncs. Legacy kernels
       * retain the first-command chain and receive the waits only once. */
      bool has_in_syncs = first ||
         (dev->dev.params.features & DRM_ASAHI_FEATURE_PER_COMMAND_INPUT_SYNCS);
      bool has_out_syncs = last;

      struct drm_asahi_submit submit_ioctl = {
         .flags = submit->flags,
         .queue_id = submit->queue_id,
         .cmdbuf = submit->cmdbuf + base_offs,
         .cmdbuf_size = offs - base_offs,

         .syncs = has_in_syncs ? submit->syncs : out_syncs,
         .in_sync_count = has_in_syncs ? submit->in_sync_count : 0,
         .out_sync_count = has_out_syncs ? submit->out_sync_count : 0,
      };

      VkResult result = queue_submit_single(dev, &submit_ioctl, ring_idx);
      if (result != VK_SUCCESS)
         return result;

      submitted_cdm += cdm_count;
      submitted_vdm += vdm_count;
   }

   return VK_SUCCESS;
}

struct hk_bind_builder {
   /* Initialized */
   struct hk_device *dev;
   struct vk_object_base *obj_base;
   struct agx_va *va;
   struct hk_buffer *buffer;
   struct hk_image *image;

   /* State */
   struct hk_device_memory *mem;
   VkDeviceSize resourceOffset;
   VkDeviceSize size;
   VkDeviceSize memoryOffset;
   VkResult result;

   /* Array of drm_asahi_gem_bind_op's */
   struct util_dynarray binds;
};

static inline struct hk_bind_builder
hk_bind_builder(struct hk_device *dev, struct vk_object_base *obj_base,
                struct agx_va *va, struct hk_buffer *buffer,
                struct hk_image *image)
{
   struct hk_bind_builder b = {
      .dev = dev,
      .obj_base = obj_base,
      .va = va,
      .buffer = buffer,
      .image = image,
   };

   b.binds = UTIL_DYNARRAY_INIT;
   return b;
}

static VkResult
hk_flush_bind(struct hk_bind_builder *b)
{
   if (b->result != VK_SUCCESS || b->size == 0) {
      return b->result;
   }

   perf_debug(b->dev, "Sparse bind");

   uint64_t va_addr = b->va->addr + b->resourceOffset;

   /* When the app wants to unbind, replace the bound pages with scratch pages
    * so we don't leave a gap.
    */
   struct drm_asahi_gem_bind_op op;
   if (!b->mem) {
      op = (struct drm_asahi_gem_bind_op){
         .handle = b->dev->dev.scratch_bo->uapi_handle,
         .flags = DRM_ASAHI_BIND_READ | DRM_ASAHI_BIND_WRITE |
                  DRM_ASAHI_BIND_SINGLE_PAGE,
         .addr = b->va->addr + b->resourceOffset,
         .range = b->size,
      };
   } else {
      op = (struct drm_asahi_gem_bind_op){
         .handle = b->mem->bo->uapi_handle,
         .flags = DRM_ASAHI_BIND_READ | DRM_ASAHI_BIND_WRITE,
         .addr = va_addr,
         .offset = b->memoryOffset,
         .range = b->size,
      };
   }

   util_dynarray_append(&b->binds, op);

   /* Shadow a read-only mapping to the upper half */
   op.flags &= ~DRM_ASAHI_BIND_WRITE;
   op.addr = agx_rw_addr_to_ro(&b->dev->dev, op.addr);

   if (!b->mem) {
      op.handle = b->dev->dev.zero_bo->uapi_handle;
   }

   util_dynarray_append(&b->binds, op);

   return VK_SUCCESS;
}

static VkResult
hk_sparse_buffer_map_commit(struct hk_bind_builder *b)
{
   if (!b->buffer || !b->buffer->sparse_map)
      return VK_SUCCESS;

   struct hk_sparse_buffer_map_header *header =
      agx_bo_map(b->buffer->sparse_map);
   uint32_t *map = (uint32_t *)(header + 1);
   struct drm_asahi_gem_bind_op *ops = b->binds.data;
   const unsigned count = util_dynarray_num_elements(
      &b->binds, struct drm_asahi_gem_bind_op);
   assert((count % 2) == 0);

   for (unsigned i = 0; i < count; i += 2) {
      const struct drm_asahi_gem_bind_op *op = &ops[i];
      assert(op->addr >= b->va->addr);
      const uint64_t first = (op->addr - b->va->addr) / AIL_PAGESIZE;
      const uint64_t pages = DIV_ROUND_UP(op->range, AIL_PAGESIZE);
      const bool resident =
         op->handle != b->dev->dev.scratch_bo->uapi_handle;

      for (uint64_t page = 0; page < pages; ++page) {
         if (first + page >= b->buffer->sparse_map_entries)
            break;

         const uint64_t target = first + page;
         const uint32_t mask = BITFIELD_BIT(target & 31);
         if (resident)
            map[target >> 5] |= mask;
         else
            map[target >> 5] &= ~mask;
      }
   }

   agx_bo_assert_range(b->buffer->sparse_map, 0,
                              b->buffer->sparse_map->size);

   return VK_SUCCESS;
}

static void
hk_sparse_image_map_commit(struct hk_bind_builder *b)
{
   if (!b->image || !b->image->planes[0].sparse_map)
      return;

   assert(b->image->plane_count == 1 && "multiplane sparse not supported");

   uint32_t *map = agx_bo_map(b->image->planes[0].sparse_map);
   struct ail_layout *layout = &b->image->planes[0].layout;
   const uint64_t layer_stride_page =
      ail_bytes_to_pages(layout->layer_stride_B);
   struct drm_asahi_gem_bind_op *ops = b->binds.data;
   const unsigned count = util_dynarray_num_elements(
      &b->binds, struct drm_asahi_gem_bind_op);
   assert((count % 2) == 0);

   /* Each logical sparse bind is followed by its read-only shadow.  Publish
    * residency metadata only after the atomic kernel batch succeeded. */
   for (unsigned i = 0; i < count; i += 2) {
      const struct drm_asahi_gem_bind_op *op = &ops[i];
      assert(op->addr >= b->va->addr);
      const uint64_t resource_offset = op->addr - b->va->addr;
      const uint64_t size_page = ail_bytes_to_pages(op->range);
      const bool enabled =
         op->handle != b->dev->dev.scratch_bo->uapi_handle;

      for (uint64_t offs_page = 0; offs_page < size_page; ++offs_page) {
         const uint64_t target_page =
            ail_bytes_to_pages(resource_offset) + offs_page;
         const uint64_t z = target_page / layer_stride_page;
         if (z >= layout->depth_px)
            break;

         const uint64_t page_in_layer = target_page % layer_stride_page;
         const unsigned idx =
            ail_page_to_sparse_index_el(layout, z, page_in_layer);

         agx_pack(map + idx, SPARSE_BLOCK, cfg) {
            cfg.enabled = enabled;
            cfg.unknown = enabled;
            if (enabled)
               cfg.address = op->addr + (offs_page * AIL_PAGESIZE);
         }
      }
   }
}

static VkResult
hk_bind_builder_finish(struct hk_bind_builder *b)
{
   b->result = hk_flush_bind(b);

   /* Submit everything to the kernel at once */
   if (b->result == VK_SUCCESS && b->binds.size > 0) {
      const unsigned op_count =
         util_dynarray_num_elements(&b->binds, struct drm_asahi_gem_bind_op);

      /* One op per hardware tile plus its read-only shadow, so a large
       * layered mip chain submits thousands.  The kernel copies and stages
       * the whole batch, so the op count is what decides whether this bind
       * can be satisfied when memory is tight -- print it when asked, rather
       * than leaving a VM_BIND ENOMEM with no size attached to it. */
      perf_debug_dev(&b->dev->dev, "Sparse bind batch: %u ops (%u bytes)",
                     op_count, (unsigned)b->binds.size);

      int ret = b->dev->dev.ops.bo_bind(&b->dev->dev, b->binds.data,
                                        op_count);
      if (ret) {
         const int error = errno ? errno : EIO;
         b->result = vk_errorf(
            b->dev,
            error == ENOMEM ? VK_ERROR_OUT_OF_DEVICE_MEMORY : VK_ERROR_UNKNOWN,
            "Sparse VM_BIND batch failed: %s", strerror(error));
      } else {
         b->result = hk_sparse_buffer_map_commit(b);
         if (b->result == VK_SUCCESS)
            hk_sparse_image_map_commit(b);
      }
   }

   util_dynarray_fini(&b->binds);
   return b->result;
}

static void
hk_add_bind(struct hk_bind_builder *b, struct hk_device_memory *mem,
            VkDeviceSize resourceOffset, VkDeviceSize size,
            VkDeviceSize memoryOffset)
{
   /* Discard trivial binds to simplify the below logic. */
   if (size == 0)
      return;

   /* Try to merge with the previous bind */
   if (b->size && b->mem == mem &&
       resourceOffset == b->resourceOffset + b->size &&
       (!mem || memoryOffset == b->memoryOffset + b->size)) {

      b->size += size;
      return;
   }

   /* Otherwise, flush the previous bind and replace with the new one */
   hk_flush_bind(b);
   b->mem = mem;
   b->resourceOffset = resourceOffset;
   b->size = size;
   b->memoryOffset = memoryOffset;
}

static VkResult
hk_sparse_buffer_bind_memory(struct hk_device *device,
                             const VkSparseBufferMemoryBindInfo *bind)
{
   VK_FROM_HANDLE(hk_buffer, buffer, bind->buffer);

   struct hk_bind_builder b =
      hk_bind_builder(device, &buffer->vk.base, buffer->va, buffer, NULL);

   for (uint32_t i = 0; i < bind->bindCount; ++i) {
      struct hk_device_memory *cur_mem = NULL;

      if (bind->pBinds[i].memory != VK_NULL_HANDLE)
         cur_mem = hk_device_memory_from_handle(bind->pBinds[i].memory);

      hk_add_bind(&b, cur_mem, bind->pBinds[i].resourceOffset,
                  bind->pBinds[i].size, bind->pBinds[i].memoryOffset);
   }

   return hk_bind_builder_finish(&b);
}

static VkResult
hk_sparse_image_opaque_bind_memory(
   struct hk_device *device, const VkSparseImageOpaqueMemoryBindInfo *bind)
{
   VK_FROM_HANDLE(hk_image, image, bind->image);

   for (unsigned p = 0; p < image->plane_count; ++p) {
      struct hk_image_plane *plane = &image->planes[p];
      const uint64_t plane_start = plane->offset_B;
      const uint64_t plane_end = plane_start + plane->va->size_B;

      struct hk_bind_builder b =
         hk_bind_builder(device, &image->vk.base, plane->va, NULL, image);

      for (uint32_t i = 0; i < bind->bindCount; ++i) {
         struct hk_device_memory *mem = NULL;
         if (bind->pBinds[i].memory != VK_NULL_HANDLE)
            mem = hk_device_memory_from_handle(bind->pBinds[i].memory);

         VkDeviceSize resourceOffset = bind->pBinds[i].resourceOffset;

         /* Conceptually, the miptail is a single region at the end of the
          * image, possibly layered. However, due to alignment requirements we
          * need to use a non-layered miptail and internally fan out to each of
          * the layers. This is facilitated by the HK_MIP_TAIL_START_OFFSET
          * magic offset, see the comment where that is defined for more
          * detail.
          */
         if (resourceOffset >= HK_MIP_TAIL_START_OFFSET) {
            if (p != 0)
               continue;
            assert(resourceOffset == HK_MIP_TAIL_START_OFFSET &&
                   "must bind whole miptail... maybe...");

            const struct ail_layout *layout = &plane->layout;
            unsigned tail_offset_B =
               layout->level_offsets_B[layout->mip_tail_first_lod];

            for (unsigned z = 0; z < layout->depth_px; ++z) {
               uint64_t image_offs =
                  tail_offset_B + (z * layout->layer_stride_B);
               uint64_t mem_offs = bind->pBinds[i].memoryOffset +
                                   (z * layout->mip_tail_stride);

               hk_add_bind(&b, mem, image_offs, layout->mip_tail_stride,
                           mem_offs);
            }
            continue;
         }

         const uint64_t start = MAX2(resourceOffset, plane_start);
         const uint64_t end =
            MIN2(resourceOffset + bind->pBinds[i].size, plane_end);
         if (start >= end)
            continue;

         hk_add_bind(&b, mem, start - plane_start, end - start,
                     bind->pBinds[i].memoryOffset + (start - resourceOffset));
      }

      VkResult result = hk_bind_builder_finish(&b);
      if (result != VK_SUCCESS)
         return result;
   }

   return VK_SUCCESS;
}

static void
bind_hw_tile(struct hk_bind_builder *b, struct hk_device_memory *mem,
             struct ail_layout *layout, unsigned layer, unsigned level,
             VkOffset3D offset, VkExtent3D extent, struct ail_tile std_size_el,
             unsigned mem_offset, unsigned x, unsigned y, unsigned z)
{
   uint64_t bo_offset_B = hk_sparse_image_tile_offset_B(
      b->dev->dev.chip, layout, level, offset.x + x, offset.y + y,
      layer + offset.z + z);

   /* Consider the standard tiles in the bound memory to be in raster order, and
    * address accordingly in standard tiles.
    */
   unsigned mem_x_stl = x / std_size_el.width_el;
   unsigned mem_y_stl = y / std_size_el.height_el;
   unsigned extent_w_stl = DIV_ROUND_UP(extent.width, std_size_el.width_el);
   unsigned extent_y_stl = DIV_ROUND_UP(extent.height, std_size_el.height_el);
   unsigned mem_offs_stl = (extent_y_stl * extent_w_stl * z) +
                           (extent_w_stl * mem_y_stl) + mem_x_stl;

   /* There are 4 hardware tiles per standard tile, so offset
    * accordingly for each hardware tile.
    */
   unsigned mem_offset_B = mem_offset + (mem_offs_stl * 4 * AIL_PAGESIZE);

   if (x % std_size_el.width_el)
      mem_offset_B += AIL_PAGESIZE;

   if (y % std_size_el.height_el)
      mem_offset_B += (2 * AIL_PAGESIZE);

   hk_add_bind(b, mem, bo_offset_B, AIL_PAGESIZE, mem_offset_B);
}

static VkResult
hk_sparse_image_bind_memory(struct hk_device *device,
                            const VkSparseImageMemoryBindInfo *bind)
{
   VK_FROM_HANDLE(hk_image, image, bind->image);
   struct ail_layout *layout = &image->planes[0].layout;

   struct hk_bind_builder b =
      hk_bind_builder(device, &image->vk.base, image->planes[0].va, NULL,
                      image);

   for (uint32_t i = 0; i < bind->bindCount; ++i) {
      struct hk_device_memory *mem = NULL;
      if (bind->pBinds[i].memory != VK_NULL_HANDLE)
         mem = hk_device_memory_from_handle(bind->pBinds[i].memory);

      uint64_t mem_offset = bind->pBinds[i].memoryOffset;
      const uint32_t layer = bind->pBinds[i].subresource.arrayLayer;
      const uint32_t level = bind->pBinds[i].subresource.mipLevel;

      VkExtent3D bind_extent = bind->pBinds[i].extent;
      bind_extent.width = DIV_ROUND_UP(
         bind_extent.width, vk_format_get_blockwidth(image->vk.format));
      bind_extent.height = DIV_ROUND_UP(
         bind_extent.height, vk_format_get_blockheight(image->vk.format));

      VkOffset3D bind_offset = bind->pBinds[i].offset;
      bind_offset.x /= vk_format_get_blockwidth(image->vk.format);
      bind_offset.y /= vk_format_get_blockheight(image->vk.format);

      /* Hardware tiles are exactly one page (16K) */
      struct ail_tile tilesize_el = layout->tilesize_el[level];
      unsigned size_B = tilesize_el.width_el * tilesize_el.height_el *
                        ail_get_blocksize_B(layout);

      assert(size_B == AIL_PAGESIZE && "fundamental to AGX");

      /* Standard tiles are exactly 4 pages (65K), consisting of a 2x2 grid of
       * hardware tiles.
       */
      struct ail_tile std_size_el = tilesize_el;
      std_size_el.width_el *= 2;
      std_size_el.height_el *= 2;

      for (unsigned z = 0; z < bind_extent.depth; z += 1) {
         for (unsigned y = 0; y < bind_extent.height;
              y += tilesize_el.height_el) {
            for (unsigned x = 0; x < bind_extent.width;
                 x += tilesize_el.width_el) {
               bind_hw_tile(&b, mem, layout, layer, level, bind_offset,
                            bind_extent, std_size_el, mem_offset, x, y, z);
            }
         }
      }
   }

   return hk_bind_builder_finish(&b);
}

static VkResult
hk_queue_submit_bind_sparse_memory(struct hk_device *device,
                                   struct vk_queue_submit *submission)
{
   assert(submission->command_buffer_count == 0);

   for (uint32_t i = 0; i < submission->buffer_bind_count; ++i) {
      VkResult result =
         hk_sparse_buffer_bind_memory(device, submission->buffer_binds + i);
      if (result != VK_SUCCESS)
         return result;
   }

   for (uint32_t i = 0; i < submission->image_opaque_bind_count; ++i) {
      VkResult result = hk_sparse_image_opaque_bind_memory(
         device, submission->image_opaque_binds + i);
      if (result != VK_SUCCESS)
         return result;
   }

   for (uint32_t i = 0; i < submission->image_bind_count; ++i) {
      VkResult result =
         hk_sparse_image_bind_memory(device, submission->image_binds + i);
      if (result != VK_SUCCESS)
         return result;
   }

   return VK_SUCCESS;
}

static bool
hk_sparse_submission_updates_sstt(const struct vk_queue_submit *submission)
{
   for (uint32_t i = 0; i < submission->image_opaque_bind_count; ++i) {
      VK_FROM_HANDLE(hk_image, image, submission->image_opaque_binds[i].image);
      if (submission->image_opaque_binds[i].bindCount &&
          image->planes[0].sparse_map)
         return true;
   }

   for (uint32_t i = 0; i < submission->image_bind_count; ++i) {
      VK_FROM_HANDLE(hk_image, image, submission->image_binds[i].image);
      if (submission->image_binds[i].bindCount &&
          image->planes[0].sparse_map)
         return true;
   }

   return false;
}

static VkResult
hk_queue_ensure_drm(struct hk_device *dev, struct hk_queue *queue)
{
   if (queue->drm.id != UINT32_MAX)
      return VK_SUCCESS;

   /* The common queue submit path serializes submissions to this queue.
    * A logical queue, including one used only for host synchronization, does
    * not need a kernel scheduling context until it actually submits work. */
   const uint64_t layouts[2] = {
      dev->gen1_native_graphics_rq ? hk_gen1_ray_query_scs_layout(dev) : 0,
      dev->gen1_native_fragment_rq ? hk_gen1_ray_query_scs_layout(dev) : 0};
   queue->drm.id = agx_create_command_queue_with_render_scs(
      &dev->dev, (enum drm_asahi_priority)(queue->drm.virt_ring_idx - 1), layouts);
   if (queue->drm.id != UINT32_MAX)
      return VK_SUCCESS;

   const int error = errno;
   const VkResult result =
      error == ENOMEM ? VK_ERROR_OUT_OF_HOST_MEMORY :
      (error == ENOSPC || error == EBUSY) ? VK_ERROR_OUT_OF_DEVICE_MEMORY :
      (error == EPERM || error == EACCES) ? VK_ERROR_NOT_PERMITTED_EXT :
      VK_ERROR_INITIALIZATION_FAILED;
   return vk_errorf(dev, result, "DRM_IOCTL_ASAHI_QUEUE_CREATE failed: %s",
                    strerror(error));
}

static VkResult
queue_submit(struct hk_device *dev, struct hk_queue *queue,
             struct vk_queue_submit *submit)
{
   bool flush_sstt = false;

   /* TODO: Support asynchronous sparse queue? */
   if (submit->buffer_bind_count || submit->image_bind_count ||
       submit->image_opaque_bind_count) {

      VkResult result = hk_queue_submit_bind_sparse_memory(dev, submit);
      if (result != VK_SUCCESS)
         return result;

      flush_sstt = dev->dev.chip == AGX_CHIP_G17P &&
                   hk_sparse_submission_updates_sstt(submit);
   }

   unsigned command_count = flush_sstt ? 1 : 0;

   /* Gather the number of individual commands to submit up front */
   for (unsigned i = 0; i < submit->command_buffer_count; ++i) {
      struct hk_cmd_buffer *cmdbuf =
         (struct hk_cmd_buffer *)submit->command_buffers[i];

      command_count += list_length(&cmdbuf->control_streams);
   }

   perf_debug_dev(&dev->dev,
                  "Submitting %u control streams (%u command buffers)",
                  command_count, submit->command_buffer_count);

   if (command_count == 0) {
      /* A barrier-only command buffer still has a second scope in later
       * submissions. Unsupported kernels retain their existing path. */
      if (queue->sync.exact_prior &&
          !hk_sync_resolve_submit(
             queue, (struct hk_cmd_buffer *const *)submit->command_buffers,
             submit->command_buffer_count, false, false, 0))
         return vk_device_set_lost(&dev->vk, "Asahi command ordinal overflow");
      return queue_submit_empty(dev, queue, submit);
   }

   VkResult queue_result = hk_queue_ensure_drm(dev, queue);
   if (queue_result != VK_SUCCESS)
      return queue_result;

   const uint64_t prior_base[HK_SYNC_NUM_SQ] = {
      queue->sync.submitted[HK_SYNC_VDM], queue->sync.submitted[HK_SYNC_CDM],
   };

   /* G17P permits independent engines and physical render queues to finish
    * out of order. Publish API signals from the cumulative queue point in the
    * ioctl when supported, or transfer it afterwards on older kernels. Both
    * preserve independent execution while covering earlier work.
    */
   const bool cumulative_signals = dev->dev.chip == AGX_CHIP_G17P;
   const bool kernel_cumulative = cumulative_signals &&
      submit->signal_count > 0 &&
      (dev->dev.params.features & DRM_ASAHI_FEATURE_CUMULATIVE_SIGNALS);
   const unsigned kernel_signal_count =
      cumulative_signals && !kernel_cumulative ? 0 : submit->signal_count;
   unsigned wait_count = 0;
   struct drm_asahi_sync *syncs =
      alloca((submit->wait_count + kernel_signal_count + 1) *
             sizeof(struct drm_asahi_sync));

   for (unsigned i = 0; i < submit->wait_count; ++i) {
      /* The kernel rejects the submission if we try to wait on the same
       * timeline semaphore at multiple points.
       *
       * TODO: Can we relax the UAPI?
       *
       * XXX: This is quadratic time.
       */
      bool skip = false;
      if (submit->waits[i].sync->flags & VK_SYNC_IS_TIMELINE) {
         const uint64_t v1 = submit->waits[i].wait_value;
         for (unsigned j = 0; j < submit->wait_count; ++j) {
            const uint64_t v2 = submit->waits[j].wait_value;
            if (i != j && submit->waits[i].sync == submit->waits[j].sync &&
                (v1 < v2 || (v1 == v2 && i < j))) {
               skip = true;
               break;
            }
         }

         if (skip)
            continue;
      }

      asahi_fill_sync(&syncs[wait_count++], submit->waits[i].sync,
                      submit->waits[i].wait_value);
   }

   for (unsigned i = 0; i < kernel_signal_count; ++i) {
      asahi_fill_sync(&syncs[wait_count + i], submit->signals[i].sync,
                      submit->signals[i].signal_value);
   }

   /* Signal progress on the queue itself */
   syncs[wait_count + kernel_signal_count] = (struct drm_asahi_sync){
      .sync_type = kernel_cumulative
         ? DRM_ASAHI_SYNC_TIMELINE_SYNCOBJ_CUMULATIVE
         : DRM_ASAHI_SYNC_TIMELINE_SYNCOBJ,
      .handle = queue->drm.syncobj,
      .timeline_value = ++queue->drm.timeline_value,
   };

   for (unsigned i = 0; i < submit->command_buffer_count; ++i) {
      hk_query_note_submit((struct hk_cmd_buffer *)submit->command_buffers[i],
                           queue, queue->drm.timeline_value);
   }

   /* Now setup the command structs */
   struct util_dynarray payload = UTIL_DYNARRAY_INIT;

   unsigned nr_vdm = 0, nr_cdm = 0;

   if (flush_sstt) {
      assert(queue->g17p_sstt_flush_bo);
      struct drm_asahi_cmd_header header = agx_cmd_header(true, 0, 0);
      const struct drm_asahi_cmd_compute_with_prior cmd = {
         .legacy = {
            .cdm_ctrl_stream_base = queue->g17p_sstt_flush_bo->va->addr,
            .cdm_ctrl_stream_end =
               queue->g17p_sstt_flush_bo->va->addr +
               AGX3_CDM_SSTT_FLUSH_INVALIDATE_SIZE +
               AGX3_CDM_STREAM_TERMINATE_SIZE,
         },
      };
      if (queue->sync.exact_prior)
         header.size = sizeof(cmd);
      util_dynarray_append(&payload, header);
      util_dynarray_append_array(&payload, uint8_t, &cmd, header.size);
      nr_cdm++;
   }

   /* Tile hazards against this queue's earlier submissions need the point
    * the queue has completed; fetched only when a partial-tile render pass
    * instance is submitted while such a footprint may still be running. On
    * failure every earlier submission is treated as still running. */
   uint64_t completed = 0;
   if (hk_sync_submit_needs_completed(
          queue, (struct hk_cmd_buffer *const *)submit->command_buffers,
          submit->command_buffer_count)) {
      uint64_t point = 0;
      if (drmSyncobjQuery(dev->dev.fd, &queue->drm.syncobj, &point, 1) == 0)
         completed = point;
   }

   /* Every command's barrier fields come from recorded dependencies. Legacy
    * kernels attach input syncs only to the first command, requiring a chain.
    * A kernel advertising per-command waits needs no such execution edge.
    * A serialized queue without exact priors replaces every field below
    * (hk_drm_serialize_prefix), and keeps no ordinals, so it skips this. */
   const bool resolve = !queue->sync.serialize || queue->sync.exact_prior;
   if (resolve && !hk_sync_resolve_submit(queue,
                          (struct hk_cmd_buffer *const *)submit->command_buffers,
                          submit->command_buffer_count, flush_sstt,
                          wait_count > 0 &&
                          !(dev->dev.params.features &
                            DRM_ASAHI_FEATURE_PER_COMMAND_INPUT_SYNCS),
                          completed)) {
      util_dynarray_fini(&payload);
      return vk_device_set_lost(&dev->vk, "Asahi command ordinal overflow");
   }

   for (unsigned i = 0; i < submit->command_buffer_count; ++i) {
      struct hk_cmd_buffer *cmdbuf =
         (struct hk_cmd_buffer *)submit->command_buffers[i];

      if (dev->dev.debug & AGX_DBG_PERF) {
         perf_debug(cmdbuf, "Barrier renders: kept=%" PRIu64 " splits=%" PRIu64,
                    cmdbuf->state.barrier_stats.kept,
                    cmdbuf->state.barrier_stats.splits);
         for (unsigned r = 0; r < HK_BARRIER_SPLIT_COUNT; ++r) {
            perf_debug(cmdbuf, "Barrier split reason %s=%" PRIu64,
                       hk_barrier_split_reason_name(r),
                       cmdbuf->state.barrier_stats.reason[r]);
         }
      }

      list_for_each_entry(struct hk_cs, cs, &cmdbuf->control_streams, node) {
         struct drm_asahi_cmd_header header =
            agx_cmd_header(cs->type == HK_CS_CDM, cs->sync.barrier[HK_SYNC_VDM],
                           cs->sync.barrier[HK_SYNC_CDM]);
         uint64_t command_prior[HK_SYNC_NUM_SQ] = {
            cs->sync.prior[HK_SYNC_VDM], cs->sync.prior[HK_SYNC_CDM],
         };
         /* The same recording can occur twice in a merged submit (for
          * example synchronization2.basic.event.none_set_reset). Assign
          * classic prefixes here, per emitted occurrence. Storing them in
          * hk_cs makes the later occurrence overwrite the earlier one and
          * creates a self-wait that the kernel rejects with EINVAL. */
         if (queue->sync.serialize &&
             !hk_drm_serialize_prefix(&header, command_prior, nr_vdm, nr_cdm,
                                       prior_base, queue->sync.exact_prior)) {
            util_dynarray_fini(&payload);
            return vk_device_set_lost(&dev->vk,
                                      "Asahi serialization ordinal overflow");
         }
         assert(header.vdm_barrier == DRM_ASAHI_BARRIER_NONE ||
                header.vdm_barrier <= nr_vdm);
         assert(header.cdm_barrier == DRM_ASAHI_BARRIER_NONE ||
                header.cdm_barrier <= nr_cdm);

         if (cs->type == HK_CS_CDM) {
            perf_debug(
               cmdbuf,
               "%u: Submitting CDM with %u API calls, %u dispatches, %u flushes, %u merged",
               i, cs->stats.calls, cs->stats.cmds, cs->stats.flushes,
               cs->stats.merged);

            if (cs->stats.query_copy_dispatches ||
                cs->stats.query_reset_dispatches) {
               perf_debug(
                  cmdbuf,
                  "query copy: %" PRIu64 " dispatches, %" PRIu64
                  " queries, %" PRIu64 " counters; reset: %" PRIu64
                  " dispatches, %" PRIu64 " queries, %" PRIu64 " flushes",
                  cs->stats.query_copy_dispatches, cs->stats.query_copy_queries,
                  cs->stats.query_copy_counters, cs->stats.query_reset_dispatches,
                  cs->stats.query_reset_queries, cs->stats.query_reset_flushes);
            }

            assert(cs->stats.cmds > 0 || cs->stats.flushes > 0 ||
                   cs->timestamp.end.handle || cs->timestamp.start.handle);

            asahi_append_compute_attachments(dev, &payload, cs);
            struct drm_asahi_cmd_compute_with_prior cmd = {0};
            asahi_fill_cdm_command(dev, cs, &cmd.legacy);
            cmd.legacy.flags |= hk_as_build_flags(dev->dev.chip,
                                                  dev->dev.params.features,
                                                  cs->as_build);
            /* Native ray queries exist only on kernels that accept the
             * extended command (hk_g17p_rt_enabled). */
            assert(!cs->gen1_native_rq || dev->gen1_native_rq);
            if (cs->gen1_native_rq && dev->gen1_native_rq) {
               header.size=sizeof(cmd);
               cmd.scs_layout=hk_gen1_ray_query_scs_layout(dev);
               cmd.intersection_pool=dev->gen1_rq_ift->va->addr;
               cmd.intersection_pool_bytes=0x4000;
               cmd.intersection_first=1;cmd.intersection_count=112;
               cmd.intersection_default_program=UINT64_C(0x10010020000);
               cmd.intersection_default_control=UINT64_C(0x16000000000);
            }
            if (queue->sync.exact_prior) {
               header.size = sizeof(cmd);
               cmd.prior_vdm = command_prior[HK_SYNC_VDM];
               cmd.prior_cdm = command_prior[HK_SYNC_CDM];
            }
            util_dynarray_append(&payload, header);
            util_dynarray_append_array(&payload, uint8_t, &cmd, header.size);
            nr_cdm++;
         } else {
            assert(cs->type == HK_CS_VDM);
            perf_debug(cmdbuf,
                       "%u: Submitting VDM with %u API draws, %u draws, "
                       "robust_index_draws=%u robust_index_dispatches=%u "
                       "robust_index_batches=%u",
                       i, cs->stats.calls, cs->stats.cmds,
                       cs->stats.robust_index_draws,
                       cs->stats.robust_index_dispatches,
                       cs->stats.robust_index_batches);
            assert(cs->stats.cmds > 0 || cs->cr.process_empty_tiles ||
                   cs->timestamp.end.handle || cs->timestamp.start.handle);

            asahi_append_fragment_attachments(dev, &payload, cs);
            struct drm_asahi_cmd_render_with_prior cmd = {0};
            asahi_fill_vdm_command(dev, cs, &cmd.legacy);

            /* The render's vertex half depends on no earlier render while its
             * fragment half does (hk_sync: every render dependency targets
             * fragment or attachment work alone): let the kernel order only
             * the fragment half after them, so this render's vertex work can
             * overlap their fragment work. Compute dependencies keep ordering
             * the vertex half either way. */
            if (!queue->sync.serialize &&
                (dev->dev.params.features &
                 DRM_ASAHI_FEATURE_FRAGMENT_BARRIERS) &&
                cs->sync.ta_split &&
                cs->sync.barrier_ta[HK_SYNC_VDM] == DRM_ASAHI_BARRIER_NONE &&
                cs->sync.prior_ta[HK_SYNC_VDM] == 0 &&
                (cs->sync.barrier[HK_SYNC_VDM] != DRM_ASAHI_BARRIER_NONE ||
                 cs->sync.prior[HK_SYNC_VDM] != 0))
               cmd.legacy.flags |= DRM_ASAHI_RENDER_FRAGMENT_BARRIERS;
            header.size = hk_drm_render_command_size(
               agx_native_graphics(&dev->dev), queue->sync.exact_prior);
            if (queue->sync.exact_prior) {
               cmd.prior_vdm = command_prior[HK_SYNC_VDM];
               cmd.prior_cdm = command_prior[HK_SYNC_CDM];
            }
            if (cs->gen1_native_fragment_rq || cs->gen1_native_vertex_rq) {
               struct drm_asahi_cmd_render_with_ray_query extended = {.legacy = cmd};
               for (unsigned stage = 0; stage < 2; ++stage) {
                  if (!(stage ? cs->gen1_native_fragment_rq
                              : cs->gen1_native_vertex_rq))
                     continue;
                  struct drm_asahi_render_ray_query_stage *rt = &extended.ray_query[stage];
                  rt->scs_layout = hk_gen1_ray_query_scs_layout(dev);
                  rt->intersection_pool = dev->gen1_rq_ift->va->addr;
                  rt->intersection_pool_bytes = 0x4000;
                  rt->intersection_first = 1;
                  rt->intersection_count = 112;
                  rt->intersection_default = UINT64_C(0x10010020000);
                  rt->intersection_default_control = UINT64_C(0x16000000000);
               }
               header.size = sizeof(extended);
               util_dynarray_append(&payload, header);
               util_dynarray_append_array(&payload, uint8_t, &extended, header.size);
            } else {
               util_dynarray_append(&payload, header);
               util_dynarray_append_array(&payload, uint8_t, &cmd, header.size);
            }
            nr_vdm++;
         }
      }
   }

   if (dev->dev.debug & AGX_DBG_TRACE) {
      agxdecode_drm_cmdbuf(dev->dev.agxdecode, &dev->dev.params, &payload,
                           true);

      agxdecode_next_frame();
   }

   struct drm_asahi_submit submit_ioctl = {
      .flags = 0,
      .queue_id = queue->drm.id,
      .in_sync_count = wait_count,
      .out_sync_count = kernel_signal_count + 1,
      .cmdbuf_size = payload.size,
      .syncs = (uint64_t)(uintptr_t)(syncs),
      .cmdbuf = (uint64_t)(uintptr_t)(payload.data),
   };

   VkResult result;
   if (command_count <= max_commands_per_submit(dev)) {
      result =
         queue_submit_single(dev, &submit_ioctl, queue->drm.virt_ring_idx);
   } else {
      result = queue_submit_looped(dev, queue, &submit_ioctl, command_count,
                                   queue->drm.virt_ring_idx, prior_base);
   }
   if (cumulative_signals && !kernel_cumulative) {
      /* The kernel can publish an error fence even when submission fails.
       * Forward it when present, without waiting for a missing queue point
       * or replacing the original submit error with a transfer error. */
      const VkResult signal_result = queue_signal_timeline(dev, queue, submit);
      if (result == VK_SUCCESS)
         result = signal_result;
   }

   util_dynarray_fini(&payload);

   return result;
}

static VkResult
hk_queue_submit(struct vk_queue *vk_queue, struct vk_queue_submit *submit)
{
   struct hk_queue *queue = container_of(vk_queue, struct hk_queue, vk);
   struct hk_device *dev = hk_queue_device(queue);

   if (vk_queue_is_lost(&queue->vk))
      return VK_ERROR_DEVICE_LOST;

   VkResult result = queue_submit(dev, queue, submit);
   if (result != VK_SUCCESS)
      result = vk_queue_set_lost(&queue->vk, "Submit failed");

   if (dev->dev.debug & AGX_DBG_SYNC) {
      /* Wait for completion */
      int err = drmSyncobjTimelineWait(
         dev->dev.fd, &queue->drm.syncobj, &queue->drm.timeline_value, 1,
         INT64_MAX, DRM_SYNCOBJ_WAIT_FLAGS_WAIT_FOR_SUBMIT, NULL);

      if (err) {
         result = vk_queue_set_lost(&queue->vk, "Wait failed");
      } else {
         VkResult res = dev->vk.check_status(&dev->vk);
         if (result == VK_SUCCESS)
            result = res;
      }
   }

   return result;
}

static enum drm_asahi_priority
translate_priority(VkQueueGlobalPriorityKHR prio)
{
   switch (prio) {
   case VK_QUEUE_GLOBAL_PRIORITY_REALTIME_KHR:
      return DRM_ASAHI_PRIORITY_REALTIME;

   case VK_QUEUE_GLOBAL_PRIORITY_HIGH_KHR:
      return DRM_ASAHI_PRIORITY_HIGH;

   case VK_QUEUE_GLOBAL_PRIORITY_MEDIUM_KHR:
      return DRM_ASAHI_PRIORITY_MEDIUM;

   case VK_QUEUE_GLOBAL_PRIORITY_LOW_KHR:
      return DRM_ASAHI_PRIORITY_LOW;

   default:
      UNREACHABLE("Invalid VkQueueGlobalPriorityKHR");
   }
}

VkResult
hk_queue_init(struct hk_device *dev, const VkDeviceQueueCreateInfo *pCreateInfo,
              uint32_t index_in_family)
{
   struct hk_physical_device *pdev = hk_device_physical(dev);
   VkResult result;

   assert(pCreateInfo->queueFamilyIndex < pdev->queue_family_count);

   struct hk_queue *queue = vk_zalloc(&dev->vk.alloc, sizeof(struct hk_queue),
                                      8, VK_SYSTEM_ALLOCATION_SCOPE_DEVICE);
   if (!queue)
      return VK_ERROR_OUT_OF_HOST_MEMORY;

   const VkDeviceQueueGlobalPriorityCreateInfoKHR *priority_info =
      vk_find_struct_const(pCreateInfo->pNext,
                           DEVICE_QUEUE_GLOBAL_PRIORITY_CREATE_INFO_KHR);
   const VkQueueGlobalPriorityKHR priority =
      priority_info ? priority_info->globalPriority
                    : VK_QUEUE_GLOBAL_PRIORITY_MEDIUM_KHR;

   /* High-priority scheduling still needs kernel qualification. */
   enum drm_asahi_priority drm_priority = translate_priority(priority);
   if (drm_priority >= DRM_ASAHI_PRIORITY_HIGH) {
      vk_free(&dev->vk.alloc, queue);
      return VK_ERROR_NOT_PERMITTED_EXT;
   }

   result = vk_queue_init(&queue->vk, &dev->vk, pCreateInfo, index_in_family);
   if (result != VK_SUCCESS) {
      vk_free(&dev->vk.alloc, queue);
      return result;
   }

   queue->vk.driver_submit = hk_queue_submit;
   queue->sync.serialize = dev->dev.params.gpu_generation >= 13 &&
                           dev->dev.params.gpu_generation <= 14;
   /* A serialized queue orders every command after both engines' complete
    * prefixes, earlier submissions included. The legacy header encodes that
    * exactly (a zero barrier names every earlier command), so exact prior
    * ordinals carry no information there. They only make the kernel resolve
    * a historical dependency per engine for every command, which costs
    * single-submission latency on G13 and G14. Keep upstream's payload. */
   queue->sync.exact_prior =
      !queue->sync.serialize &&
      (dev->dev.params.features & DRM_ASAHI_FEATURE_EXACT_PRIOR_BARRIERS) != 0;

   queue->drm.id = UINT32_MAX;
   queue->drm.virt_ring_idx = drm_priority + 1;

   if (drmSyncobjCreate(dev->dev.fd, 0, &queue->drm.syncobj)) {
      mesa_loge("drmSyncobjCreate() failed %d\n", errno);
      vk_queue_finish(&queue->vk);
      vk_free(&dev->vk.alloc, queue);

      return vk_errorf(dev, VK_ERROR_OUT_OF_HOST_MEMORY,
                       "DRM_IOCTL_SYNCOBJ_CREATE failed: %m");
   }

   uint64_t initial_value = 1;
   if (drmSyncobjTimelineSignal(dev->dev.fd, &queue->drm.syncobj,
                                &initial_value, 1)) {
      hk_queue_finish(dev, queue);
      return vk_errorf(dev, VK_ERROR_OUT_OF_HOST_MEMORY,
                       "DRM_IOCTL_TIMELINE_SYNCOBJ_SIGNAL failed: %m");
   }

   /* Point 1 is already signalled.  Keep the software cursor in lockstep so
    * the first real submit advances to point 2 instead of reusing the
    * completed bootstrap point.  QueueWaitIdle transfers from this cursor;
    * reusing point 1 lets it return before the first submit has completed. */
   queue->drm.timeline_value = initial_value;
   queue->drm.signalled_value = initial_value;

   if (dev->dev.chip == AGX_CHIP_G17P &&
       dev->vk.enabled_features.sparseBinding) {
      queue->g17p_sstt_flush_bo =
         agx_bo_create(&dev->dev, AIL_PAGESIZE, 0, 0, "SSTT flush stream");
      if (!queue->g17p_sstt_flush_bo) {
         hk_queue_finish(dev, queue);
         return vk_error(dev, VK_ERROR_OUT_OF_DEVICE_MEMORY);
      }

      uint8_t *stream = agx_bo_map(queue->g17p_sstt_flush_bo);
      if (!stream ||
          !agx3_cdm_sstt_flush_invalidate_pack(AGX_CHIP_G17P, stream) ||
          !agx3_cdm_stream_terminate_pack(
             AGX_CHIP_G17P,
             stream + AGX3_CDM_SSTT_FLUSH_INVALIDATE_SIZE)) {
         hk_queue_finish(dev, queue);
         return vk_error(dev, VK_ERROR_OUT_OF_DEVICE_MEMORY);
      }
   }

   return VK_SUCCESS;
}

void
hk_queue_finish(struct hk_device *dev, struct hk_queue *queue)
{
   drmSyncobjDestroy(dev->dev.fd, queue->drm.syncobj);
   if (queue->drm.id != UINT32_MAX)
      agx_destroy_command_queue(&dev->dev, queue->drm.id);
   agx_bo_unreference(&dev->dev, queue->g17p_sstt_flush_bo);
   vk_queue_finish(&queue->vk);
   vk_free(&dev->vk.alloc, queue);
}
