Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu May 18 10:33:35 2023
| Host         : LAPTOP-UCKDP9IT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file renderer3D_control_sets_placed.rpt
| Design       : renderer3D
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           14 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              63 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+-----------------------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+-----------------------------------------+------------------+----------------+
|  sig           |                             |                                         |                1 |              1 |
|  CLK_IBUF_BUFG |                             | BTNC_IBUF                               |                2 |              2 |
|  CLK_IBUF_BUFG |                             |                                         |               13 |             13 |
|  sig           |                             | vga_controller_inst/v_count             |                8 |             31 |
|  CLK_IBUF_BUFG |                             | vga_controller_inst/clk_divider/sig     |                9 |             32 |
|  sig           | vga_controller_inst/v_count | vga_controller_inst/v_count[31]_i_1_n_0 |                9 |             32 |
+----------------+-----------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 13     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


