// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2022 NXP
 * Copyright 2023 Variscite Ltd.
 */

/ {
	aliases {
		gpio4 = &pca9534;
		ethernet0 = &eqos;
	};

	chosen {
		stdout-path = &lpuart1;
	};

	cm33: imx93-cm33 {
		status="disable";
	};

	ethosu {
		status="disable";
	};

#if 0
	panel-dsi {
		compatible = "panel-lvds";
		width-mm = <153>;
		height-mm = <87>;
		label = "gktw70sdae4se";
		data-mapping = "vesa-24";
		status = "okay";

		panel-timing {
			clock-frequency = <33000000>;
			hactive = <800>;
			vactive = <480>;
			hback-porch = <40>;
			hfront-porch = <40>;
			vback-porch = <29>;
			vfront-porch = <13>;
			hsync-len = <48>;
			vsync-len = <3>;
			hsync-active = <0>;
			vsync-active = <0>;
			de-active = <1>;
			pixelclk-active = <0>;
		};

		port {
			panel_in_bridge: endpoint {
				remote-endpoint = <&panel_dsi_in>;
			};
		};
	};
#endif

	lvds_panel {
		compatible = "sgd,gktw70sdae4se", "panel-lvds";
		width-mm = <153>;
		height-mm = <87>;
		label = "gktw70sdae4se";
		data-mapping = "vesa-24";
		status = "okay";
		
		panel-timing {
			clock-frequency = <33000000>;
			hactive = <800>;
			vactive = <480>;
			hback-porch = <40>;
			hfront-porch = <40>;
			vback-porch = <29>;
			vfront-porch = <13>;
			hsync-len = <48>;
			vsync-len = <3>;
			hsync-active = <0>;
			vsync-active = <0>;
			de-active = <1>;
			pixelclk-active = <0>;
		};

		port {
			panel_lvds_in: endpoint {
				remote-endpoint = <&lvds_out>;
			};
		};
	};

	reg_usdhc2_vmmc: regulator-usdhc2 {
		compatible = "regulator-fixed";
		regulator-name = "VSD_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&pca9534 4 GPIO_ACTIVE_HIGH>;
		off-on-delay-us = <200000>;
		startup-delay-us = <200000>;
		enable-active-high;
	};

	reg_vref_1v8: regulator-adc-vref {
		compatible = "regulator-fixed";
		regulator-name = "vref_1v8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x4000000>;
			linux,cma-default;
		};

		ethosu_mem: ethosu_region@88000000 {
			compatible = "shared-dma-pool";
			reusable;
			reg = <0x0 0x88000000 0x0 0x8000000>;
		};

		vdev0vring0: vdev0vring0@87ee0000 {
			reg = <0 0x87ee0000 0 0x8000>;
			no-map;
		};

		vdev0vring1: vdev0vring1@87ee8000 {
			reg = <0 0x87ee8000 0 0x8000>;
			no-map;
		};

		vdev1vring0: vdev1vring0@87ef0000 {
			reg = <0 0x87ef0000 0 0x8000>;
			no-map;
		};

		vdev1vring1: vdev1vring1@87ef8000 {
			reg = <0 0x87ef8000 0 0x8000>;
			no-map;
		};

		rsc_table: rsc-table@2021f000 {
			reg = <0 0x2021f000 0 0x1000>;
			no-map;
		};

		vdevbuffer: vdevbuffer@87f00000 {
			compatible = "shared-dma-pool";
			reg = <0 0x87f00000 0 0x100000>;
			no-map;
		};

		ele_reserved: ele-reserved@87de0000 {
			compatible = "shared-dma-pool";
			reg = <0 0x87de0000 0 0x100000>;
			no-map;
		};
	};

	clk_ov5640_fixed: clock {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <12000000>;
	};
};

&adc1 {
	vref-supply = <&reg_vref_1v8>;
	status = "okay";
};

/* Use external instead of internal RTC*/
&bbnsm_rtc {
	status = "disabled";
};

&ele_mu {
	memory-region = <&ele_reserved>;
};

&epxp {
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;
	
	pinctrl_hog: hoggrp {
		fsl,pins = <
			MX93_PAD_WDOG_ANY__GPIO1_IO15			0x400011FE
			MX93_PAD_GPIO_IO26__GPIO2_IO26			0x400011FE
			MX93_PAD_GPIO_IO21__GPIO2_IO21			0x400011FE
			MX93_PAD_PDM_CLK__GPIO1_IO08			0x400011FE
			MX93_PAD_PDM_BIT_STREAM0__GPIO1_IO09		0x400011FE
			MX93_PAD_GPIO_IO18__GPIO2_IO18			0x400011FE
			MX93_PAD_GPIO_IO10__GPIO2_IO10			0x400011FE
			MX93_PAD_GPIO_IO25__GPIO2_IO25			0x400011FE
			MX93_PAD_PDM_BIT_STREAM1__GPIO1_IO10		0x400011FE
			MX93_PAD_SD2_CD_B__GPIO3_IO00			0x400011FE
			MX93_PAD_GPIO_IO17__GPIO2_IO17			0x400011FE
			MX93_PAD_I2C1_SDA__GPIO1_IO01			0x400011FE
			MX93_PAD_I2C1_SCL__GPIO1_IO00			0x400011FE
			MX93_PAD_GPIO_IO07__GPIO2_IO07			0x400011FE
			MX93_PAD_GPIO_IO06__GPIO2_IO06			0x400011FE
			MX93_PAD_GPIO_IO08__GPIO2_IO08			0x400011FE
			MX93_PAD_GPIO_IO24__GPIO2_IO24			0x400011FE
			MX93_PAD_GPIO_IO20__GPIO2_IO20			0x400011FE
			MX93_PAD_GPIO_IO19__GPIO2_IO19			0x400011FE
			MX93_PAD_GPIO_IO16__GPIO2_IO16			0x400011FE
			MX93_PAD_GPIO_IO00__GPIO2_IO00			0x400011FE
			MX93_PAD_GPIO_IO01__GPIO2_IO01			0x400011FE
			MX93_PAD_GPIO_IO03__GPIO2_IO03			0x400011FE
			MX93_PAD_GPIO_IO02__GPIO2_IO02			0x400011FE
			MX93_PAD_GPIO_IO27__GPIO2_IO27			0x400011FE
			MX93_PAD_GPIO_IO11__GPIO2_IO11			0x400011FE
			MX93_PAD_GPIO_IO09__GPIO2_IO09			0x400011FE
			MX93_PAD_GPIO_IO05__GPIO2_IO05			0x400011FE
			MX93_PAD_GPIO_IO04__GPIO2_IO04			0x400011FE
			
			MX93_PAD_CCM_CLKO2__GPIO3_IO27			0x400011FE
			MX93_PAD_ENET2_RD3__GPIO4_IO27			0x400011FE
			MX93_PAD_ENET2_TD2__GPIO4_IO17			0x400011FE
			MX93_PAD_ENET2_TXC__GPIO4_IO21			0x400011FE
			MX93_PAD_ENET2_RX_CTL__GPIO4_IO22		0x400011FE
			MX93_PAD_ENET2_RD0__GPIO4_IO24			0x400011FE
			MX93_PAD_ENET2_RD0__GPIO4_IO24			0x400011FE
			MX93_PAD_CCM_CLKO1__GPIO3_IO26			0x400011FE
			MX93_PAD_ENET2_TD1__GPIO4_IO18			0x400011FE
			MX93_PAD_ENET2_TD3__GPIO4_IO16			0x400011FE
			MX93_PAD_ENET2_RXC__GPIO4_IO23			0x400011FE
			MX93_PAD_ENET2_RD2__GPIO4_IO26			0x400011FE
			MX93_PAD_ENET2_TD0__GPIO4_IO19			0x400011FE
			MX93_PAD_CCM_CLKO3__GPIO4_IO28			0x400011FE
			MX93_PAD_ENET2_RD1__GPIO4_IO25			0x400011FE
			MX93_PAD_ENET2_TX_CTL__GPIO4_IO20		0x400011FE
		>;
	};

	pinctrl_lpi2c5: lpi2c5grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO23__LPI2C5_SCL			0x40000b9e
			MX93_PAD_GPIO_IO22__LPI2C5_SDA			0x40000b9e
		>;
	};

	pinctrl_lpi2c5_gpio: lpi2c5grp-gpio {
		fsl,pins = <
			MX93_PAD_GPIO_IO23__GPIO2_IO23			0x31e
			MX93_PAD_GPIO_IO22__GPIO2_IO22			0x31e
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX93_PAD_UART1_RXD__LPUART1_RX			0x31e
			MX93_PAD_UART1_TXD__LPUART1_TX			0x31e
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX93_PAD_SD2_CLK__USDHC2_CLK		0x15fe
			MX93_PAD_SD2_CMD__USDHC2_CMD		0x13fe
			MX93_PAD_SD2_DATA0__USDHC2_DATA0	0x13fe
			MX93_PAD_SD2_DATA1__USDHC2_DATA1	0x13fe
			MX93_PAD_SD2_DATA2__USDHC2_DATA2	0x13fe
			MX93_PAD_SD2_DATA3__USDHC2_DATA3	0x13fe
			MX93_PAD_SD2_VSELECT__USDHC2_VSELECT	0x51e
		>;
	};

	pinctrl_lpspi8: lpspi8grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO12__LPSPI8_PCS0			0x31e
			MX93_PAD_GPIO_IO13__LPSPI8_SIN			0x31e
			MX93_PAD_GPIO_IO14__LPSPI8_SOUT			0x31e
			MX93_PAD_GPIO_IO15__LPSPI8_SCK			0x31e
		>;
	};
};

&lcdif {
	status = "okay";
	assigned-clock-rates = <484000000>, <121000000>, <400000000>, <133333333>;
};

#if 0
&dsi {
	status = "okay";
	ports {
		port@1 {
			reg = <1>;
			dsi_out: endpoint {
				remote-endpoint = <&bridge_in_dsi>;
			};
		};
	};
};


&dphy {
	status = "okay";
};
#endif

&ldb {
	status = "okay";

	lvds-channel@0 {
		status = "okay";

		port@1 {
			reg = <1>;

			lvds_out: endpoint {
				remote-endpoint = <&panel_lvds_in>;
			};
		};
	};
};

&ldb_phy {
	status = "okay";
};

&lpi2c5 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep", "gpio";
	pinctrl-0 = <&pinctrl_lpi2c5>;
	pinctrl-1 = <&pinctrl_lpi2c5_gpio>;
	pinctrl-2 = <&pinctrl_lpi2c5_gpio>;
	scl-gpios = <&gpio2 23 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio2 22 GPIO_ACTIVE_HIGH>;
	status = "okay";

	pca9534: gpio@20 {
		status = "okay";
		compatible = "nxp,pca9534";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;

#if 0
		dsi_test_hog {
			gpio-hog;
			gpios = <0 0>;
			output-high;
			line-name = "dsi_test_en";
		};

		dsim_disable_hog {
			gpio-hog;
			gpios = <1 0>;
			output-low;
			line-name = "dsi_test_en";
		};

		dsi_bridge_hog {
			gpio-hog;
			gpios = <6 0>;
			output-high;
			line-name = "dsi_brg_en";
		};
#endif
	};
	
#if 0
	dsi_lvds_bridge: sn65dsi84@2c {
		compatible = "ti,sn65dsi84";
		reg = <0x2c>;
		enable-gpios = <&gpio4 20 GPIO_ACTIVE_HIGH>;
		status = "okay";
		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;

				bridge_in_dsi:endpoint {
					remote-endpoint = <&dsi_out>;
					data-lanes = <1 2 3 4>;
				};
			};

			port@2 {
				reg = <2>;

				panel_dsi_in:endpoint {
					remote-endpoint = <&panel_in_bridge>;
				};
			};
		};
	};
#endif
	
	ov5640: camera@3c {
		compatible = "ovti,ov5640";
		reg = <0x3c>;
		status = "disabled";

		clocks = <&clk_ov5640_fixed>;
		clock-names = "xclk";

		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
		mipi_csi;
	};
	
};

/* Console */
&lpuart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&mu1 {
	status = "okay";
};

&mu2 {
	status = "okay";
};

&usbotg1 {
	dr_mode = "peripheral";
	status = "okay";
};

&usbotg2 {
	disable-over-current;
	dr_mode = "host";
	status = "okay";
};

/* SD */
&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2>;
	pinctrl-2 = <&pinctrl_usdhc2>;
	
	vmmc-supply = <&reg_usdhc2_vmmc>;
	broken-cd;
	bus-width = <4>;
	status = "okay";
	no-mmc;
	ni-sdio;
};

&ele_mu {
	status = "okay";
};

&lpm {
	soc-supply = <&buck1>;
	status = "okay";
};

&lpspi8 {
	cs-gpios = <0>;
	num-cs = <1>;
};
