-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
-- Date        : Thu Jun 12 21:07:14 2025
-- Host        : rogDesktop running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    colsW3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    W1 : out STD_LOGIC_VECTOR ( 62 downto 0 );
    W2 : out STD_LOGIC_VECTOR ( 62 downto 0 );
    W3 : out STD_LOGIC_VECTOR ( 62 downto 0 );
    X_size : out STD_LOGIC_VECTOR ( 31 downto 0 );
    colsW1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    colsW2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 51 downto 0 );
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_done : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_4\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_4\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_4\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_4\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_4\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^w1\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \^w2\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \^w3\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \^x_size\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_CS_fsm[1]_i_10_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_11_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_12_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_13_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_14_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_9_n_4\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_4 : STD_LOGIC;
  signal auto_restart_status_reg_n_4 : STD_LOGIC;
  signal \^colsw1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^colsw2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^colsw3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_W1[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_W1[31]_i_3_n_4\ : STD_LOGIC;
  signal \int_W1[63]_i_1_n_4\ : STD_LOGIC;
  signal \int_W1[63]_i_3_n_4\ : STD_LOGIC;
  signal int_W1_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_W1_reg06_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_W1_reg_n_4_[0]\ : STD_LOGIC;
  signal \int_W2[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_W2[63]_i_1_n_4\ : STD_LOGIC;
  signal \int_W2[63]_i_3_n_4\ : STD_LOGIC;
  signal int_W2_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_W2_reg03_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_W2_reg_n_4_[0]\ : STD_LOGIC;
  signal \int_W3[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_W3[63]_i_1_n_4\ : STD_LOGIC;
  signal int_W3_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_W3_reg01_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_W3_reg_n_4_[0]\ : STD_LOGIC;
  signal int_X_size0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_X_size[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_4 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_4 : STD_LOGIC;
  signal int_auto_restart_i_1_n_4 : STD_LOGIC;
  signal int_colsW10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_colsW1[31]_i_1_n_4\ : STD_LOGIC;
  signal int_colsW20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_colsW2[31]_i_1_n_4\ : STD_LOGIC;
  signal int_colsW30 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_colsW3[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_colsW3[31]_i_3_n_4\ : STD_LOGIC;
  signal int_gie_i_1_n_4 : STD_LOGIC;
  signal int_gie_reg_n_4 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_4\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_4\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_4\ : STD_LOGIC;
  signal \int_ier_reg_n_4_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_4\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_4\ : STD_LOGIC;
  signal \int_isr_reg_n_4_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_4_[1]\ : STD_LOGIC;
  signal int_rowsW10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rowsW1[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_rowsW1[31]_i_3_n_4\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[0]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[10]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[11]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[12]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[13]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[14]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[15]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[16]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[17]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[18]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[19]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[1]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[20]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[21]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[22]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[23]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[24]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[25]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[26]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[27]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[28]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[29]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[2]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[30]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[31]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[3]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[4]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[5]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[6]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[7]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[8]\ : STD_LOGIC;
  signal \int_rowsW1_reg_n_4_[9]\ : STD_LOGIC;
  signal int_rowsW20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rowsW2[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[0]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[10]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[11]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[12]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[13]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[14]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[15]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[16]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[17]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[18]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[19]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[1]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[20]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[21]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[22]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[23]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[24]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[25]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[26]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[27]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[28]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[29]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[2]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[30]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[31]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[3]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[4]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[5]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[6]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[7]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[8]\ : STD_LOGIC;
  signal \int_rowsW2_reg_n_4_[9]\ : STD_LOGIC;
  signal int_rowsW30 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rowsW3[31]_i_1_n_4\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[0]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[10]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[11]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[12]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[13]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[14]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[15]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[16]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[17]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[18]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[19]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[1]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[20]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[21]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[22]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[23]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[24]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[25]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[26]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[27]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[28]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[29]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[2]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[30]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[31]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[3]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[4]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[5]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[6]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[7]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[8]\ : STD_LOGIC;
  signal \int_rowsW3_reg_n_4_[9]\ : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_4 : STD_LOGIC;
  signal int_task_ap_done_i_2_n_4 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_4 : STD_LOGIC;
  signal int_task_ap_done_i_4_n_4 : STD_LOGIC;
  signal int_task_ap_done_i_5_n_4 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rdata[0]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_4\ : STD_LOGIC;
  signal \rdata[0]_i_9_n_4\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[10]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[10]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[10]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[11]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[11]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[11]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[12]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[12]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[13]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[13]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[14]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[14]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[15]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[16]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[16]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[16]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[17]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[17]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[17]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[18]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[18]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[18]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[19]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[19]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[19]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_4\ : STD_LOGIC;
  signal \rdata[1]_i_8_n_4\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[20]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[20]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[20]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[21]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[21]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[21]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[22]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[22]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[22]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[23]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[23]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[23]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[24]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[24]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[24]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[25]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[25]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[25]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[26]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[26]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[26]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[27]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[27]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[27]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[28]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[28]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[28]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[29]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[29]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[29]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[2]_i_7_n_4\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[30]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[30]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[30]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_7_n_4\ : STD_LOGIC;
  signal \rdata[31]_i_8_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[3]_i_7_n_4\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[4]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[4]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[5]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[5]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[6]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[6]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[7]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[7]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[7]_i_7_n_4\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[8]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[8]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_4\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_4\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_4\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_4\ : STD_LOGIC;
  signal \rdata[9]_i_5_n_4\ : STD_LOGIC;
  signal \rdata[9]_i_6_n_4\ : STD_LOGIC;
  signal \rdata[9]_i_7_n_4\ : STD_LOGIC;
  signal \rdata_reg[1]_i_4_n_4\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_4_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair8";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_13\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_W1[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_W1[10]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_W1[11]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_W1[12]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_W1[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_W1[14]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_W1[15]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_W1[16]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_W1[17]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_W1[18]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_W1[19]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_W1[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_W1[20]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_W1[21]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_W1[22]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_W1[23]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_W1[24]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_W1[25]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_W1[26]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_W1[27]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_W1[28]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_W1[29]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_W1[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_W1[30]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_W1[31]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_W1[31]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_W1[32]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_W1[33]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_W1[34]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_W1[35]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_W1[36]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_W1[37]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_W1[38]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_W1[39]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_W1[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_W1[40]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_W1[41]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_W1[42]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_W1[43]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_W1[44]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_W1[45]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_W1[46]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_W1[47]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_W1[48]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_W1[49]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_W1[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_W1[50]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_W1[51]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_W1[52]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_W1[53]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_W1[54]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_W1[55]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_W1[56]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_W1[57]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_W1[58]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_W1[59]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_W1[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_W1[60]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_W1[61]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_W1[62]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_W1[63]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_W1[63]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_W1[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_W1[7]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_W1[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_W1[9]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_W2[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_W2[10]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_W2[11]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_W2[12]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_W2[13]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_W2[14]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_W2[15]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_W2[16]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_W2[17]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_W2[18]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_W2[19]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_W2[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_W2[20]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_W2[21]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_W2[22]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_W2[23]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_W2[24]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_W2[25]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_W2[26]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_W2[27]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_W2[28]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_W2[29]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_W2[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_W2[30]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_W2[31]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_W2[32]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_W2[33]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_W2[34]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_W2[35]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_W2[36]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_W2[37]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_W2[38]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_W2[39]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_W2[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_W2[40]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_W2[41]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_W2[42]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_W2[43]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_W2[44]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_W2[45]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_W2[46]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_W2[47]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_W2[48]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_W2[49]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_W2[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_W2[50]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_W2[51]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_W2[52]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_W2[53]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_W2[54]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_W2[55]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_W2[56]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_W2[57]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_W2[58]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_W2[59]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_W2[5]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_W2[60]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_W2[61]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_W2[62]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_W2[63]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_W2[63]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_W2[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_W2[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_W2[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_W2[9]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_W3[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_W3[10]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_W3[11]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_W3[12]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_W3[13]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_W3[14]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_W3[15]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_W3[16]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_W3[17]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_W3[18]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_W3[19]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_W3[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_W3[20]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_W3[21]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_W3[22]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_W3[23]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_W3[24]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_W3[25]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_W3[26]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_W3[27]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_W3[28]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_W3[29]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_W3[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_W3[30]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_W3[31]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_W3[32]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_W3[33]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_W3[34]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_W3[35]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_W3[36]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_W3[37]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_W3[38]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_W3[39]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_W3[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_W3[40]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_W3[41]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_W3[42]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_W3[43]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_W3[44]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_W3[45]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_W3[46]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_W3[47]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_W3[48]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_W3[49]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_W3[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_W3[50]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_W3[51]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_W3[52]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_W3[53]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_W3[54]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_W3[55]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_W3[56]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_W3[57]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_W3[58]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_W3[59]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_W3[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_W3[60]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_W3[61]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_W3[62]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_W3[63]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_W3[6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_W3[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_W3[8]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_W3[9]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_X_size[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_X_size[10]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_X_size[11]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_X_size[12]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_X_size[13]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_X_size[14]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_X_size[15]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_X_size[16]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_X_size[17]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_X_size[18]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_X_size[19]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_X_size[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_X_size[20]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_X_size[21]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_X_size[22]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_X_size[23]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_X_size[24]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_X_size[25]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_X_size[26]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_X_size[27]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_X_size[28]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_X_size[29]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_X_size[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_X_size[30]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_X_size[31]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_X_size[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_X_size[4]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_X_size[5]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_X_size[6]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_X_size[7]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_X_size[8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_X_size[9]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_colsW1[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_colsW1[10]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_colsW1[11]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_colsW1[12]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_colsW1[13]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_colsW1[14]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_colsW1[15]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_colsW1[16]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_colsW1[17]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_colsW1[18]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_colsW1[19]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_colsW1[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_colsW1[20]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_colsW1[21]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_colsW1[22]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_colsW1[23]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_colsW1[24]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_colsW1[25]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_colsW1[26]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_colsW1[27]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_colsW1[28]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_colsW1[29]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_colsW1[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_colsW1[30]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_colsW1[31]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_colsW1[3]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_colsW1[4]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_colsW1[5]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_colsW1[6]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_colsW1[7]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_colsW1[8]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_colsW1[9]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_colsW2[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_colsW2[10]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_colsW2[11]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_colsW2[12]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_colsW2[13]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_colsW2[14]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_colsW2[15]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_colsW2[16]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_colsW2[17]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_colsW2[18]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_colsW2[19]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_colsW2[1]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_colsW2[20]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_colsW2[21]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_colsW2[22]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_colsW2[23]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_colsW2[24]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_colsW2[25]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_colsW2[26]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_colsW2[27]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_colsW2[28]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_colsW2[29]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_colsW2[2]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_colsW2[30]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_colsW2[31]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_colsW2[3]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_colsW2[4]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_colsW2[5]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_colsW2[6]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_colsW2[7]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_colsW2[8]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_colsW2[9]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_colsW3[0]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_colsW3[10]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_colsW3[11]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_colsW3[12]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_colsW3[13]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_colsW3[14]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_colsW3[15]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_colsW3[16]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_colsW3[17]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_colsW3[18]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_colsW3[19]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_colsW3[1]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_colsW3[20]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_colsW3[21]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_colsW3[22]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_colsW3[23]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_colsW3[24]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_colsW3[25]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_colsW3[26]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_colsW3[27]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_colsW3[28]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_colsW3[29]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_colsW3[2]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_colsW3[30]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_colsW3[31]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_colsW3[31]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_colsW3[3]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_colsW3[4]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_colsW3[5]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_colsW3[6]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_colsW3[7]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_colsW3[8]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_colsW3[9]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_rowsW1[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_rowsW1[10]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_rowsW1[11]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_rowsW1[12]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_rowsW1[13]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_rowsW1[14]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_rowsW1[15]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_rowsW1[16]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_rowsW1[17]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_rowsW1[18]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_rowsW1[19]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_rowsW1[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_rowsW1[20]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_rowsW1[21]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_rowsW1[22]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_rowsW1[23]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_rowsW1[24]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_rowsW1[25]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_rowsW1[26]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_rowsW1[27]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_rowsW1[28]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_rowsW1[29]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_rowsW1[2]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_rowsW1[30]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_rowsW1[31]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_rowsW1[31]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_rowsW1[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_rowsW1[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_rowsW1[5]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_rowsW1[6]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_rowsW1[7]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_rowsW1[8]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_rowsW1[9]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_rowsW2[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_rowsW2[10]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_rowsW2[11]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_rowsW2[12]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_rowsW2[13]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_rowsW2[14]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_rowsW2[15]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_rowsW2[16]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_rowsW2[17]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_rowsW2[18]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_rowsW2[19]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_rowsW2[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_rowsW2[20]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_rowsW2[21]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_rowsW2[22]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_rowsW2[23]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_rowsW2[24]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_rowsW2[25]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_rowsW2[26]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_rowsW2[27]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_rowsW2[28]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_rowsW2[29]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_rowsW2[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_rowsW2[30]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_rowsW2[31]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_rowsW2[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_rowsW2[4]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_rowsW2[5]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_rowsW2[6]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_rowsW2[7]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_rowsW2[8]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_rowsW2[9]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_rowsW3[0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_rowsW3[10]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_rowsW3[11]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_rowsW3[12]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_rowsW3[13]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_rowsW3[14]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_rowsW3[15]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_rowsW3[16]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_rowsW3[17]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_rowsW3[18]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_rowsW3[19]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_rowsW3[1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_rowsW3[20]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_rowsW3[21]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_rowsW3[22]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_rowsW3[23]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_rowsW3[24]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_rowsW3[25]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_rowsW3[26]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_rowsW3[27]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_rowsW3[28]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_rowsW3[29]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_rowsW3[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_rowsW3[30]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_rowsW3[31]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_rowsW3[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_rowsW3[4]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_rowsW3[5]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_rowsW3[6]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_rowsW3[7]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_rowsW3[8]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_rowsW3[9]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of int_task_ap_done_i_3 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_task_ap_done_i_5 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rdata[0]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[0]_i_4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rdata[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdata[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[2]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rdata[3]_i_5\ : label is "soft_lutpair6";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  W1(62 downto 0) <= \^w1\(62 downto 0);
  W2(62 downto 0) <= \^w2\(62 downto 0);
  W3(62 downto 0) <= \^w3\(62 downto 0);
  X_size(31 downto 0) <= \^x_size\(31 downto 0);
  ap_start <= \^ap_start\;
  colsW1(31 downto 0) <= \^colsw1\(31 downto 0);
  colsW2(31 downto 0) <= \^colsw2\(31 downto 0);
  colsW3(31 downto 0) <= \^colsw3\(31 downto 0);
  interrupt <= \^interrupt\;
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_control_RREADY,
      I1 => \^s_axi_control_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_4\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[2]_i_1_n_4\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_4\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_4\,
      Q => \^s_axi_control_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA30BA3F"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => s_axi_control_AWVALID,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => \^s_axi_control_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_4\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_4\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => \^s_axi_control_bvalid\,
      I3 => s_axi_control_BREADY,
      O => \FSM_onehot_wstate[3]_i_1_n_4\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_4\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_4\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_4\,
      Q => \^s_axi_control_bvalid\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_4\,
      I1 => \ap_CS_fsm[1]_i_3_n_4\,
      I2 => \ap_CS_fsm[1]_i_4_n_4\,
      O => D(0)
    );
\ap_CS_fsm[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(22),
      I1 => Q(21),
      I2 => Q(24),
      I3 => Q(23),
      I4 => \ap_CS_fsm[1]_i_14_n_4\,
      O => \ap_CS_fsm[1]_i_10_n_4\
    );
\ap_CS_fsm[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(35),
      I1 => Q(36),
      I2 => Q(33),
      I3 => Q(34),
      O => \ap_CS_fsm[1]_i_11_n_4\
    );
\ap_CS_fsm[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(43),
      I1 => Q(44),
      I2 => Q(41),
      I3 => Q(42),
      O => \ap_CS_fsm[1]_i_12_n_4\
    );
\ap_CS_fsm[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(0),
      I3 => \^ap_start\,
      I4 => Q(2),
      O => \ap_CS_fsm[1]_i_13_n_4\
    );
\ap_CS_fsm[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(19),
      I1 => Q(20),
      I2 => Q(17),
      I3 => Q(18),
      O => \ap_CS_fsm[1]_i_14_n_4\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(50),
      I1 => Q(49),
      I2 => Q(51),
      I3 => Q(1),
      I4 => \ap_CS_fsm[1]_i_5_n_4\,
      I5 => \ap_CS_fsm[1]_i_6_n_4\,
      O => \ap_CS_fsm[1]_i_2_n_4\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_7_n_4\,
      I1 => Q(15),
      I2 => Q(16),
      I3 => Q(13),
      I4 => Q(14),
      I5 => \ap_CS_fsm[1]_i_8_n_4\,
      O => \ap_CS_fsm[1]_i_3_n_4\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_9_n_4\,
      I1 => Q(31),
      I2 => Q(32),
      I3 => Q(29),
      I4 => Q(30),
      I5 => \ap_CS_fsm[1]_i_10_n_4\,
      O => \ap_CS_fsm[1]_i_4_n_4\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(38),
      I1 => Q(37),
      I2 => Q(40),
      I3 => Q(39),
      I4 => \ap_CS_fsm[1]_i_11_n_4\,
      O => \ap_CS_fsm[1]_i_5_n_4\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(46),
      I1 => Q(45),
      I2 => Q(48),
      I3 => Q(47),
      I4 => \ap_CS_fsm[1]_i_12_n_4\,
      O => \ap_CS_fsm[1]_i_6_n_4\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(12),
      I2 => Q(9),
      I3 => Q(10),
      O => \ap_CS_fsm[1]_i_7_n_4\
    );
\ap_CS_fsm[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(8),
      I3 => Q(7),
      I4 => \ap_CS_fsm[1]_i_13_n_4\,
      O => \ap_CS_fsm[1]_i_8_n_4\
    );
\ap_CS_fsm[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(27),
      I1 => Q(28),
      I2 => Q(25),
      I3 => Q(26),
      O => \ap_CS_fsm[1]_i_9_n_4\
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF0"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      I2 => p_13_in(7),
      I3 => auto_restart_status_reg_n_4,
      O => auto_restart_status_i_1_n_4
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_4,
      Q => auto_restart_status_reg_n_4,
      R => ap_rst_n_inv
    );
\int_W1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_W1_reg_n_4_[0]\,
      O => int_W1_reg06_out(0)
    );
\int_W1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(9),
      O => int_W1_reg06_out(10)
    );
\int_W1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(10),
      O => int_W1_reg06_out(11)
    );
\int_W1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(11),
      O => int_W1_reg06_out(12)
    );
\int_W1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(12),
      O => int_W1_reg06_out(13)
    );
\int_W1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(13),
      O => int_W1_reg06_out(14)
    );
\int_W1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(14),
      O => int_W1_reg06_out(15)
    );
\int_W1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(15),
      O => int_W1_reg06_out(16)
    );
\int_W1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(16),
      O => int_W1_reg06_out(17)
    );
\int_W1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(17),
      O => int_W1_reg06_out(18)
    );
\int_W1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(18),
      O => int_W1_reg06_out(19)
    );
\int_W1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w1\(0),
      O => int_W1_reg06_out(1)
    );
\int_W1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(19),
      O => int_W1_reg06_out(20)
    );
\int_W1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(20),
      O => int_W1_reg06_out(21)
    );
\int_W1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(21),
      O => int_W1_reg06_out(22)
    );
\int_W1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(22),
      O => int_W1_reg06_out(23)
    );
\int_W1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(23),
      O => int_W1_reg06_out(24)
    );
\int_W1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(24),
      O => int_W1_reg06_out(25)
    );
\int_W1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(25),
      O => int_W1_reg06_out(26)
    );
\int_W1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(26),
      O => int_W1_reg06_out(27)
    );
\int_W1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(27),
      O => int_W1_reg06_out(28)
    );
\int_W1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(28),
      O => int_W1_reg06_out(29)
    );
\int_W1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w1\(1),
      O => int_W1_reg06_out(2)
    );
\int_W1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(29),
      O => int_W1_reg06_out(30)
    );
\int_W1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \waddr_reg_n_4_[2]\,
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \int_W1[31]_i_3_n_4\,
      O => \int_W1[31]_i_1_n_4\
    );
\int_W1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(30),
      O => int_W1_reg06_out(31)
    );
\int_W1[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \waddr_reg_n_4_[6]\,
      I3 => s_axi_control_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \int_W1[31]_i_3_n_4\
    );
\int_W1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w1\(31),
      O => int_W1_reg0(0)
    );
\int_W1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w1\(32),
      O => int_W1_reg0(1)
    );
\int_W1[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w1\(33),
      O => int_W1_reg0(2)
    );
\int_W1[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w1\(34),
      O => int_W1_reg0(3)
    );
\int_W1[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w1\(35),
      O => int_W1_reg0(4)
    );
\int_W1[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w1\(36),
      O => int_W1_reg0(5)
    );
\int_W1[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w1\(37),
      O => int_W1_reg0(6)
    );
\int_W1[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w1\(38),
      O => int_W1_reg0(7)
    );
\int_W1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w1\(2),
      O => int_W1_reg06_out(3)
    );
\int_W1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(39),
      O => int_W1_reg0(8)
    );
\int_W1[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(40),
      O => int_W1_reg0(9)
    );
\int_W1[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(41),
      O => int_W1_reg0(10)
    );
\int_W1[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(42),
      O => int_W1_reg0(11)
    );
\int_W1[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(43),
      O => int_W1_reg0(12)
    );
\int_W1[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(44),
      O => int_W1_reg0(13)
    );
\int_W1[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(45),
      O => int_W1_reg0(14)
    );
\int_W1[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(46),
      O => int_W1_reg0(15)
    );
\int_W1[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(47),
      O => int_W1_reg0(16)
    );
\int_W1[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(48),
      O => int_W1_reg0(17)
    );
\int_W1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w1\(3),
      O => int_W1_reg06_out(4)
    );
\int_W1[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(49),
      O => int_W1_reg0(18)
    );
\int_W1[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(50),
      O => int_W1_reg0(19)
    );
\int_W1[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(51),
      O => int_W1_reg0(20)
    );
\int_W1[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(52),
      O => int_W1_reg0(21)
    );
\int_W1[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(53),
      O => int_W1_reg0(22)
    );
\int_W1[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w1\(54),
      O => int_W1_reg0(23)
    );
\int_W1[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(55),
      O => int_W1_reg0(24)
    );
\int_W1[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(56),
      O => int_W1_reg0(25)
    );
\int_W1[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(57),
      O => int_W1_reg0(26)
    );
\int_W1[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(58),
      O => int_W1_reg0(27)
    );
\int_W1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w1\(4),
      O => int_W1_reg06_out(5)
    );
\int_W1[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(59),
      O => int_W1_reg0(28)
    );
\int_W1[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(60),
      O => int_W1_reg0(29)
    );
\int_W1[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(61),
      O => int_W1_reg0(30)
    );
\int_W1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \int_W1[63]_i_3_n_4\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \waddr_reg_n_4_[6]\,
      I4 => \waddr_reg_n_4_[4]\,
      I5 => \waddr_reg_n_4_[3]\,
      O => \int_W1[63]_i_1_n_4\
    );
\int_W1[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w1\(62),
      O => int_W1_reg0(31)
    );
\int_W1[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \waddr_reg_n_4_[2]\,
      I1 => \waddr_reg_n_4_[5]\,
      O => \int_W1[63]_i_3_n_4\
    );
\int_W1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w1\(5),
      O => int_W1_reg06_out(6)
    );
\int_W1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w1\(6),
      O => int_W1_reg06_out(7)
    );
\int_W1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(7),
      O => int_W1_reg06_out(8)
    );
\int_W1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w1\(8),
      O => int_W1_reg06_out(9)
    );
\int_W1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(0),
      Q => \int_W1_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\int_W1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(10),
      Q => \^w1\(9),
      R => ap_rst_n_inv
    );
\int_W1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(11),
      Q => \^w1\(10),
      R => ap_rst_n_inv
    );
\int_W1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(12),
      Q => \^w1\(11),
      R => ap_rst_n_inv
    );
\int_W1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(13),
      Q => \^w1\(12),
      R => ap_rst_n_inv
    );
\int_W1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(14),
      Q => \^w1\(13),
      R => ap_rst_n_inv
    );
\int_W1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(15),
      Q => \^w1\(14),
      R => ap_rst_n_inv
    );
\int_W1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(16),
      Q => \^w1\(15),
      R => ap_rst_n_inv
    );
\int_W1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(17),
      Q => \^w1\(16),
      R => ap_rst_n_inv
    );
\int_W1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(18),
      Q => \^w1\(17),
      R => ap_rst_n_inv
    );
\int_W1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(19),
      Q => \^w1\(18),
      R => ap_rst_n_inv
    );
\int_W1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(1),
      Q => \^w1\(0),
      R => ap_rst_n_inv
    );
\int_W1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(20),
      Q => \^w1\(19),
      R => ap_rst_n_inv
    );
\int_W1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(21),
      Q => \^w1\(20),
      R => ap_rst_n_inv
    );
\int_W1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(22),
      Q => \^w1\(21),
      R => ap_rst_n_inv
    );
\int_W1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(23),
      Q => \^w1\(22),
      R => ap_rst_n_inv
    );
\int_W1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(24),
      Q => \^w1\(23),
      R => ap_rst_n_inv
    );
\int_W1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(25),
      Q => \^w1\(24),
      R => ap_rst_n_inv
    );
\int_W1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(26),
      Q => \^w1\(25),
      R => ap_rst_n_inv
    );
\int_W1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(27),
      Q => \^w1\(26),
      R => ap_rst_n_inv
    );
\int_W1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(28),
      Q => \^w1\(27),
      R => ap_rst_n_inv
    );
\int_W1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(29),
      Q => \^w1\(28),
      R => ap_rst_n_inv
    );
\int_W1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(2),
      Q => \^w1\(1),
      R => ap_rst_n_inv
    );
\int_W1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(30),
      Q => \^w1\(29),
      R => ap_rst_n_inv
    );
\int_W1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(31),
      Q => \^w1\(30),
      R => ap_rst_n_inv
    );
\int_W1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(0),
      Q => \^w1\(31),
      R => ap_rst_n_inv
    );
\int_W1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(1),
      Q => \^w1\(32),
      R => ap_rst_n_inv
    );
\int_W1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(2),
      Q => \^w1\(33),
      R => ap_rst_n_inv
    );
\int_W1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(3),
      Q => \^w1\(34),
      R => ap_rst_n_inv
    );
\int_W1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(4),
      Q => \^w1\(35),
      R => ap_rst_n_inv
    );
\int_W1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(5),
      Q => \^w1\(36),
      R => ap_rst_n_inv
    );
\int_W1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(6),
      Q => \^w1\(37),
      R => ap_rst_n_inv
    );
\int_W1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(7),
      Q => \^w1\(38),
      R => ap_rst_n_inv
    );
\int_W1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(3),
      Q => \^w1\(2),
      R => ap_rst_n_inv
    );
\int_W1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(8),
      Q => \^w1\(39),
      R => ap_rst_n_inv
    );
\int_W1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(9),
      Q => \^w1\(40),
      R => ap_rst_n_inv
    );
\int_W1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(10),
      Q => \^w1\(41),
      R => ap_rst_n_inv
    );
\int_W1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(11),
      Q => \^w1\(42),
      R => ap_rst_n_inv
    );
\int_W1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(12),
      Q => \^w1\(43),
      R => ap_rst_n_inv
    );
\int_W1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(13),
      Q => \^w1\(44),
      R => ap_rst_n_inv
    );
\int_W1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(14),
      Q => \^w1\(45),
      R => ap_rst_n_inv
    );
\int_W1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(15),
      Q => \^w1\(46),
      R => ap_rst_n_inv
    );
\int_W1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(16),
      Q => \^w1\(47),
      R => ap_rst_n_inv
    );
\int_W1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(17),
      Q => \^w1\(48),
      R => ap_rst_n_inv
    );
\int_W1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(4),
      Q => \^w1\(3),
      R => ap_rst_n_inv
    );
\int_W1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(18),
      Q => \^w1\(49),
      R => ap_rst_n_inv
    );
\int_W1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(19),
      Q => \^w1\(50),
      R => ap_rst_n_inv
    );
\int_W1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(20),
      Q => \^w1\(51),
      R => ap_rst_n_inv
    );
\int_W1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(21),
      Q => \^w1\(52),
      R => ap_rst_n_inv
    );
\int_W1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(22),
      Q => \^w1\(53),
      R => ap_rst_n_inv
    );
\int_W1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(23),
      Q => \^w1\(54),
      R => ap_rst_n_inv
    );
\int_W1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(24),
      Q => \^w1\(55),
      R => ap_rst_n_inv
    );
\int_W1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(25),
      Q => \^w1\(56),
      R => ap_rst_n_inv
    );
\int_W1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(26),
      Q => \^w1\(57),
      R => ap_rst_n_inv
    );
\int_W1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(27),
      Q => \^w1\(58),
      R => ap_rst_n_inv
    );
\int_W1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(5),
      Q => \^w1\(4),
      R => ap_rst_n_inv
    );
\int_W1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(28),
      Q => \^w1\(59),
      R => ap_rst_n_inv
    );
\int_W1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(29),
      Q => \^w1\(60),
      R => ap_rst_n_inv
    );
\int_W1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(30),
      Q => \^w1\(61),
      R => ap_rst_n_inv
    );
\int_W1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[63]_i_1_n_4\,
      D => int_W1_reg0(31),
      Q => \^w1\(62),
      R => ap_rst_n_inv
    );
\int_W1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(6),
      Q => \^w1\(5),
      R => ap_rst_n_inv
    );
\int_W1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(7),
      Q => \^w1\(6),
      R => ap_rst_n_inv
    );
\int_W1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(8),
      Q => \^w1\(7),
      R => ap_rst_n_inv
    );
\int_W1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W1[31]_i_1_n_4\,
      D => int_W1_reg06_out(9),
      Q => \^w1\(8),
      R => ap_rst_n_inv
    );
\int_W2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_W2_reg_n_4_[0]\,
      O => int_W2_reg03_out(0)
    );
\int_W2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(9),
      O => int_W2_reg03_out(10)
    );
\int_W2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(10),
      O => int_W2_reg03_out(11)
    );
\int_W2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(11),
      O => int_W2_reg03_out(12)
    );
\int_W2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(12),
      O => int_W2_reg03_out(13)
    );
\int_W2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(13),
      O => int_W2_reg03_out(14)
    );
\int_W2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(14),
      O => int_W2_reg03_out(15)
    );
\int_W2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(15),
      O => int_W2_reg03_out(16)
    );
\int_W2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(16),
      O => int_W2_reg03_out(17)
    );
\int_W2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(17),
      O => int_W2_reg03_out(18)
    );
\int_W2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(18),
      O => int_W2_reg03_out(19)
    );
\int_W2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w2\(0),
      O => int_W2_reg03_out(1)
    );
\int_W2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(19),
      O => int_W2_reg03_out(20)
    );
\int_W2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(20),
      O => int_W2_reg03_out(21)
    );
\int_W2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(21),
      O => int_W2_reg03_out(22)
    );
\int_W2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(22),
      O => int_W2_reg03_out(23)
    );
\int_W2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(23),
      O => int_W2_reg03_out(24)
    );
\int_W2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(24),
      O => int_W2_reg03_out(25)
    );
\int_W2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(25),
      O => int_W2_reg03_out(26)
    );
\int_W2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(26),
      O => int_W2_reg03_out(27)
    );
\int_W2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(27),
      O => int_W2_reg03_out(28)
    );
\int_W2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(28),
      O => int_W2_reg03_out(29)
    );
\int_W2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w2\(1),
      O => int_W2_reg03_out(2)
    );
\int_W2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(29),
      O => int_W2_reg03_out(30)
    );
\int_W2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \int_W1[63]_i_3_n_4\,
      I2 => \waddr_reg_n_4_[4]\,
      I3 => \waddr_reg_n_4_[6]\,
      I4 => s_axi_control_WVALID,
      I5 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \int_W2[31]_i_1_n_4\
    );
\int_W2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(30),
      O => int_W2_reg03_out(31)
    );
\int_W2[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w2\(31),
      O => int_W2_reg0(0)
    );
\int_W2[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w2\(32),
      O => int_W2_reg0(1)
    );
\int_W2[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w2\(33),
      O => int_W2_reg0(2)
    );
\int_W2[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w2\(34),
      O => int_W2_reg0(3)
    );
\int_W2[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w2\(35),
      O => int_W2_reg0(4)
    );
\int_W2[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w2\(36),
      O => int_W2_reg0(5)
    );
\int_W2[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w2\(37),
      O => int_W2_reg0(6)
    );
\int_W2[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w2\(38),
      O => int_W2_reg0(7)
    );
\int_W2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w2\(2),
      O => int_W2_reg03_out(3)
    );
\int_W2[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(39),
      O => int_W2_reg0(8)
    );
\int_W2[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(40),
      O => int_W2_reg0(9)
    );
\int_W2[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(41),
      O => int_W2_reg0(10)
    );
\int_W2[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(42),
      O => int_W2_reg0(11)
    );
\int_W2[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(43),
      O => int_W2_reg0(12)
    );
\int_W2[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(44),
      O => int_W2_reg0(13)
    );
\int_W2[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(45),
      O => int_W2_reg0(14)
    );
\int_W2[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(46),
      O => int_W2_reg0(15)
    );
\int_W2[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(47),
      O => int_W2_reg0(16)
    );
\int_W2[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(48),
      O => int_W2_reg0(17)
    );
\int_W2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w2\(3),
      O => int_W2_reg03_out(4)
    );
\int_W2[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(49),
      O => int_W2_reg0(18)
    );
\int_W2[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(50),
      O => int_W2_reg0(19)
    );
\int_W2[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(51),
      O => int_W2_reg0(20)
    );
\int_W2[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(52),
      O => int_W2_reg0(21)
    );
\int_W2[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(53),
      O => int_W2_reg0(22)
    );
\int_W2[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w2\(54),
      O => int_W2_reg0(23)
    );
\int_W2[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(55),
      O => int_W2_reg0(24)
    );
\int_W2[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(56),
      O => int_W2_reg0(25)
    );
\int_W2[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(57),
      O => int_W2_reg0(26)
    );
\int_W2[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(58),
      O => int_W2_reg0(27)
    );
\int_W2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w2\(4),
      O => int_W2_reg03_out(5)
    );
\int_W2[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(59),
      O => int_W2_reg0(28)
    );
\int_W2[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(60),
      O => int_W2_reg0(29)
    );
\int_W2[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(61),
      O => int_W2_reg0(30)
    );
\int_W2[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \waddr_reg_n_4_[2]\,
      I3 => \int_W2[63]_i_3_n_4\,
      O => \int_W2[63]_i_1_n_4\
    );
\int_W2[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w2\(62),
      O => int_W2_reg0(31)
    );
\int_W2[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_4_[4]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \waddr_reg_n_4_[6]\,
      O => \int_W2[63]_i_3_n_4\
    );
\int_W2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w2\(5),
      O => int_W2_reg03_out(6)
    );
\int_W2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w2\(6),
      O => int_W2_reg03_out(7)
    );
\int_W2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(7),
      O => int_W2_reg03_out(8)
    );
\int_W2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w2\(8),
      O => int_W2_reg03_out(9)
    );
\int_W2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(0),
      Q => \int_W2_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\int_W2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(10),
      Q => \^w2\(9),
      R => ap_rst_n_inv
    );
\int_W2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(11),
      Q => \^w2\(10),
      R => ap_rst_n_inv
    );
\int_W2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(12),
      Q => \^w2\(11),
      R => ap_rst_n_inv
    );
\int_W2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(13),
      Q => \^w2\(12),
      R => ap_rst_n_inv
    );
\int_W2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(14),
      Q => \^w2\(13),
      R => ap_rst_n_inv
    );
\int_W2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(15),
      Q => \^w2\(14),
      R => ap_rst_n_inv
    );
\int_W2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(16),
      Q => \^w2\(15),
      R => ap_rst_n_inv
    );
\int_W2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(17),
      Q => \^w2\(16),
      R => ap_rst_n_inv
    );
\int_W2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(18),
      Q => \^w2\(17),
      R => ap_rst_n_inv
    );
\int_W2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(19),
      Q => \^w2\(18),
      R => ap_rst_n_inv
    );
\int_W2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(1),
      Q => \^w2\(0),
      R => ap_rst_n_inv
    );
\int_W2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(20),
      Q => \^w2\(19),
      R => ap_rst_n_inv
    );
\int_W2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(21),
      Q => \^w2\(20),
      R => ap_rst_n_inv
    );
\int_W2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(22),
      Q => \^w2\(21),
      R => ap_rst_n_inv
    );
\int_W2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(23),
      Q => \^w2\(22),
      R => ap_rst_n_inv
    );
\int_W2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(24),
      Q => \^w2\(23),
      R => ap_rst_n_inv
    );
\int_W2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(25),
      Q => \^w2\(24),
      R => ap_rst_n_inv
    );
\int_W2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(26),
      Q => \^w2\(25),
      R => ap_rst_n_inv
    );
\int_W2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(27),
      Q => \^w2\(26),
      R => ap_rst_n_inv
    );
\int_W2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(28),
      Q => \^w2\(27),
      R => ap_rst_n_inv
    );
\int_W2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(29),
      Q => \^w2\(28),
      R => ap_rst_n_inv
    );
\int_W2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(2),
      Q => \^w2\(1),
      R => ap_rst_n_inv
    );
\int_W2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(30),
      Q => \^w2\(29),
      R => ap_rst_n_inv
    );
\int_W2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(31),
      Q => \^w2\(30),
      R => ap_rst_n_inv
    );
\int_W2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(0),
      Q => \^w2\(31),
      R => ap_rst_n_inv
    );
\int_W2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(1),
      Q => \^w2\(32),
      R => ap_rst_n_inv
    );
\int_W2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(2),
      Q => \^w2\(33),
      R => ap_rst_n_inv
    );
\int_W2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(3),
      Q => \^w2\(34),
      R => ap_rst_n_inv
    );
\int_W2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(4),
      Q => \^w2\(35),
      R => ap_rst_n_inv
    );
\int_W2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(5),
      Q => \^w2\(36),
      R => ap_rst_n_inv
    );
\int_W2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(6),
      Q => \^w2\(37),
      R => ap_rst_n_inv
    );
\int_W2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(7),
      Q => \^w2\(38),
      R => ap_rst_n_inv
    );
\int_W2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(3),
      Q => \^w2\(2),
      R => ap_rst_n_inv
    );
\int_W2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(8),
      Q => \^w2\(39),
      R => ap_rst_n_inv
    );
\int_W2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(9),
      Q => \^w2\(40),
      R => ap_rst_n_inv
    );
\int_W2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(10),
      Q => \^w2\(41),
      R => ap_rst_n_inv
    );
\int_W2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(11),
      Q => \^w2\(42),
      R => ap_rst_n_inv
    );
\int_W2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(12),
      Q => \^w2\(43),
      R => ap_rst_n_inv
    );
\int_W2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(13),
      Q => \^w2\(44),
      R => ap_rst_n_inv
    );
\int_W2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(14),
      Q => \^w2\(45),
      R => ap_rst_n_inv
    );
\int_W2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(15),
      Q => \^w2\(46),
      R => ap_rst_n_inv
    );
\int_W2_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(16),
      Q => \^w2\(47),
      R => ap_rst_n_inv
    );
\int_W2_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(17),
      Q => \^w2\(48),
      R => ap_rst_n_inv
    );
\int_W2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(4),
      Q => \^w2\(3),
      R => ap_rst_n_inv
    );
\int_W2_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(18),
      Q => \^w2\(49),
      R => ap_rst_n_inv
    );
\int_W2_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(19),
      Q => \^w2\(50),
      R => ap_rst_n_inv
    );
\int_W2_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(20),
      Q => \^w2\(51),
      R => ap_rst_n_inv
    );
\int_W2_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(21),
      Q => \^w2\(52),
      R => ap_rst_n_inv
    );
\int_W2_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(22),
      Q => \^w2\(53),
      R => ap_rst_n_inv
    );
\int_W2_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(23),
      Q => \^w2\(54),
      R => ap_rst_n_inv
    );
\int_W2_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(24),
      Q => \^w2\(55),
      R => ap_rst_n_inv
    );
\int_W2_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(25),
      Q => \^w2\(56),
      R => ap_rst_n_inv
    );
\int_W2_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(26),
      Q => \^w2\(57),
      R => ap_rst_n_inv
    );
\int_W2_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(27),
      Q => \^w2\(58),
      R => ap_rst_n_inv
    );
\int_W2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(5),
      Q => \^w2\(4),
      R => ap_rst_n_inv
    );
\int_W2_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(28),
      Q => \^w2\(59),
      R => ap_rst_n_inv
    );
\int_W2_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(29),
      Q => \^w2\(60),
      R => ap_rst_n_inv
    );
\int_W2_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(30),
      Q => \^w2\(61),
      R => ap_rst_n_inv
    );
\int_W2_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[63]_i_1_n_4\,
      D => int_W2_reg0(31),
      Q => \^w2\(62),
      R => ap_rst_n_inv
    );
\int_W2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(6),
      Q => \^w2\(5),
      R => ap_rst_n_inv
    );
\int_W2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(7),
      Q => \^w2\(6),
      R => ap_rst_n_inv
    );
\int_W2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(8),
      Q => \^w2\(7),
      R => ap_rst_n_inv
    );
\int_W2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W2[31]_i_1_n_4\,
      D => int_W2_reg03_out(9),
      Q => \^w2\(8),
      R => ap_rst_n_inv
    );
\int_W3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_W3_reg_n_4_[0]\,
      O => int_W3_reg01_out(0)
    );
\int_W3[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(9),
      O => int_W3_reg01_out(10)
    );
\int_W3[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(10),
      O => int_W3_reg01_out(11)
    );
\int_W3[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(11),
      O => int_W3_reg01_out(12)
    );
\int_W3[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(12),
      O => int_W3_reg01_out(13)
    );
\int_W3[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(13),
      O => int_W3_reg01_out(14)
    );
\int_W3[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(14),
      O => int_W3_reg01_out(15)
    );
\int_W3[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(15),
      O => int_W3_reg01_out(16)
    );
\int_W3[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(16),
      O => int_W3_reg01_out(17)
    );
\int_W3[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(17),
      O => int_W3_reg01_out(18)
    );
\int_W3[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(18),
      O => int_W3_reg01_out(19)
    );
\int_W3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w3\(0),
      O => int_W3_reg01_out(1)
    );
\int_W3[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(19),
      O => int_W3_reg01_out(20)
    );
\int_W3[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(20),
      O => int_W3_reg01_out(21)
    );
\int_W3[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(21),
      O => int_W3_reg01_out(22)
    );
\int_W3[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(22),
      O => int_W3_reg01_out(23)
    );
\int_W3[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(23),
      O => int_W3_reg01_out(24)
    );
\int_W3[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(24),
      O => int_W3_reg01_out(25)
    );
\int_W3[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(25),
      O => int_W3_reg01_out(26)
    );
\int_W3[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(26),
      O => int_W3_reg01_out(27)
    );
\int_W3[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(27),
      O => int_W3_reg01_out(28)
    );
\int_W3[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(28),
      O => int_W3_reg01_out(29)
    );
\int_W3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w3\(1),
      O => int_W3_reg01_out(2)
    );
\int_W3[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(29),
      O => int_W3_reg01_out(30)
    );
\int_W3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \waddr_reg_n_4_[2]\,
      I3 => \int_W2[63]_i_3_n_4\,
      O => \int_W3[31]_i_1_n_4\
    );
\int_W3[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(30),
      O => int_W3_reg01_out(31)
    );
\int_W3[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w3\(31),
      O => int_W3_reg0(0)
    );
\int_W3[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w3\(32),
      O => int_W3_reg0(1)
    );
\int_W3[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w3\(33),
      O => int_W3_reg0(2)
    );
\int_W3[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w3\(34),
      O => int_W3_reg0(3)
    );
\int_W3[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w3\(35),
      O => int_W3_reg0(4)
    );
\int_W3[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w3\(36),
      O => int_W3_reg0(5)
    );
\int_W3[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w3\(37),
      O => int_W3_reg0(6)
    );
\int_W3[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w3\(38),
      O => int_W3_reg0(7)
    );
\int_W3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w3\(2),
      O => int_W3_reg01_out(3)
    );
\int_W3[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(39),
      O => int_W3_reg0(8)
    );
\int_W3[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(40),
      O => int_W3_reg0(9)
    );
\int_W3[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(41),
      O => int_W3_reg0(10)
    );
\int_W3[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(42),
      O => int_W3_reg0(11)
    );
\int_W3[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(43),
      O => int_W3_reg0(12)
    );
\int_W3[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(44),
      O => int_W3_reg0(13)
    );
\int_W3[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(45),
      O => int_W3_reg0(14)
    );
\int_W3[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(46),
      O => int_W3_reg0(15)
    );
\int_W3[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(47),
      O => int_W3_reg0(16)
    );
\int_W3[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(48),
      O => int_W3_reg0(17)
    );
\int_W3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w3\(3),
      O => int_W3_reg01_out(4)
    );
\int_W3[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(49),
      O => int_W3_reg0(18)
    );
\int_W3[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(50),
      O => int_W3_reg0(19)
    );
\int_W3[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(51),
      O => int_W3_reg0(20)
    );
\int_W3[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(52),
      O => int_W3_reg0(21)
    );
\int_W3[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(53),
      O => int_W3_reg0(22)
    );
\int_W3[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^w3\(54),
      O => int_W3_reg0(23)
    );
\int_W3[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(55),
      O => int_W3_reg0(24)
    );
\int_W3[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(56),
      O => int_W3_reg0(25)
    );
\int_W3[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(57),
      O => int_W3_reg0(26)
    );
\int_W3[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(58),
      O => int_W3_reg0(27)
    );
\int_W3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w3\(4),
      O => int_W3_reg01_out(5)
    );
\int_W3[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(59),
      O => int_W3_reg0(28)
    );
\int_W3[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(60),
      O => int_W3_reg0(29)
    );
\int_W3[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(61),
      O => int_W3_reg0(30)
    );
\int_W3[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \int_W2[63]_i_3_n_4\,
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \waddr_reg_n_4_[2]\,
      I3 => \waddr_reg_n_4_[3]\,
      O => \int_W3[63]_i_1_n_4\
    );
\int_W3[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^w3\(62),
      O => int_W3_reg0(31)
    );
\int_W3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w3\(5),
      O => int_W3_reg01_out(6)
    );
\int_W3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^w3\(6),
      O => int_W3_reg01_out(7)
    );
\int_W3[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(7),
      O => int_W3_reg01_out(8)
    );
\int_W3[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^w3\(8),
      O => int_W3_reg01_out(9)
    );
\int_W3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(0),
      Q => \int_W3_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\int_W3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(10),
      Q => \^w3\(9),
      R => ap_rst_n_inv
    );
\int_W3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(11),
      Q => \^w3\(10),
      R => ap_rst_n_inv
    );
\int_W3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(12),
      Q => \^w3\(11),
      R => ap_rst_n_inv
    );
\int_W3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(13),
      Q => \^w3\(12),
      R => ap_rst_n_inv
    );
\int_W3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(14),
      Q => \^w3\(13),
      R => ap_rst_n_inv
    );
\int_W3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(15),
      Q => \^w3\(14),
      R => ap_rst_n_inv
    );
\int_W3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(16),
      Q => \^w3\(15),
      R => ap_rst_n_inv
    );
\int_W3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(17),
      Q => \^w3\(16),
      R => ap_rst_n_inv
    );
\int_W3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(18),
      Q => \^w3\(17),
      R => ap_rst_n_inv
    );
\int_W3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(19),
      Q => \^w3\(18),
      R => ap_rst_n_inv
    );
\int_W3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(1),
      Q => \^w3\(0),
      R => ap_rst_n_inv
    );
\int_W3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(20),
      Q => \^w3\(19),
      R => ap_rst_n_inv
    );
\int_W3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(21),
      Q => \^w3\(20),
      R => ap_rst_n_inv
    );
\int_W3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(22),
      Q => \^w3\(21),
      R => ap_rst_n_inv
    );
\int_W3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(23),
      Q => \^w3\(22),
      R => ap_rst_n_inv
    );
\int_W3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(24),
      Q => \^w3\(23),
      R => ap_rst_n_inv
    );
\int_W3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(25),
      Q => \^w3\(24),
      R => ap_rst_n_inv
    );
\int_W3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(26),
      Q => \^w3\(25),
      R => ap_rst_n_inv
    );
\int_W3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(27),
      Q => \^w3\(26),
      R => ap_rst_n_inv
    );
\int_W3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(28),
      Q => \^w3\(27),
      R => ap_rst_n_inv
    );
\int_W3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(29),
      Q => \^w3\(28),
      R => ap_rst_n_inv
    );
\int_W3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(2),
      Q => \^w3\(1),
      R => ap_rst_n_inv
    );
\int_W3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(30),
      Q => \^w3\(29),
      R => ap_rst_n_inv
    );
\int_W3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(31),
      Q => \^w3\(30),
      R => ap_rst_n_inv
    );
\int_W3_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(0),
      Q => \^w3\(31),
      R => ap_rst_n_inv
    );
\int_W3_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(1),
      Q => \^w3\(32),
      R => ap_rst_n_inv
    );
\int_W3_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(2),
      Q => \^w3\(33),
      R => ap_rst_n_inv
    );
\int_W3_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(3),
      Q => \^w3\(34),
      R => ap_rst_n_inv
    );
\int_W3_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(4),
      Q => \^w3\(35),
      R => ap_rst_n_inv
    );
\int_W3_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(5),
      Q => \^w3\(36),
      R => ap_rst_n_inv
    );
\int_W3_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(6),
      Q => \^w3\(37),
      R => ap_rst_n_inv
    );
\int_W3_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(7),
      Q => \^w3\(38),
      R => ap_rst_n_inv
    );
\int_W3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(3),
      Q => \^w3\(2),
      R => ap_rst_n_inv
    );
\int_W3_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(8),
      Q => \^w3\(39),
      R => ap_rst_n_inv
    );
\int_W3_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(9),
      Q => \^w3\(40),
      R => ap_rst_n_inv
    );
\int_W3_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(10),
      Q => \^w3\(41),
      R => ap_rst_n_inv
    );
\int_W3_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(11),
      Q => \^w3\(42),
      R => ap_rst_n_inv
    );
\int_W3_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(12),
      Q => \^w3\(43),
      R => ap_rst_n_inv
    );
\int_W3_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(13),
      Q => \^w3\(44),
      R => ap_rst_n_inv
    );
\int_W3_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(14),
      Q => \^w3\(45),
      R => ap_rst_n_inv
    );
\int_W3_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(15),
      Q => \^w3\(46),
      R => ap_rst_n_inv
    );
\int_W3_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(16),
      Q => \^w3\(47),
      R => ap_rst_n_inv
    );
\int_W3_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(17),
      Q => \^w3\(48),
      R => ap_rst_n_inv
    );
\int_W3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(4),
      Q => \^w3\(3),
      R => ap_rst_n_inv
    );
\int_W3_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(18),
      Q => \^w3\(49),
      R => ap_rst_n_inv
    );
\int_W3_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(19),
      Q => \^w3\(50),
      R => ap_rst_n_inv
    );
\int_W3_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(20),
      Q => \^w3\(51),
      R => ap_rst_n_inv
    );
\int_W3_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(21),
      Q => \^w3\(52),
      R => ap_rst_n_inv
    );
\int_W3_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(22),
      Q => \^w3\(53),
      R => ap_rst_n_inv
    );
\int_W3_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(23),
      Q => \^w3\(54),
      R => ap_rst_n_inv
    );
\int_W3_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(24),
      Q => \^w3\(55),
      R => ap_rst_n_inv
    );
\int_W3_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(25),
      Q => \^w3\(56),
      R => ap_rst_n_inv
    );
\int_W3_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(26),
      Q => \^w3\(57),
      R => ap_rst_n_inv
    );
\int_W3_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(27),
      Q => \^w3\(58),
      R => ap_rst_n_inv
    );
\int_W3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(5),
      Q => \^w3\(4),
      R => ap_rst_n_inv
    );
\int_W3_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(28),
      Q => \^w3\(59),
      R => ap_rst_n_inv
    );
\int_W3_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(29),
      Q => \^w3\(60),
      R => ap_rst_n_inv
    );
\int_W3_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(30),
      Q => \^w3\(61),
      R => ap_rst_n_inv
    );
\int_W3_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[63]_i_1_n_4\,
      D => int_W3_reg0(31),
      Q => \^w3\(62),
      R => ap_rst_n_inv
    );
\int_W3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(6),
      Q => \^w3\(5),
      R => ap_rst_n_inv
    );
\int_W3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(7),
      Q => \^w3\(6),
      R => ap_rst_n_inv
    );
\int_W3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(8),
      Q => \^w3\(7),
      R => ap_rst_n_inv
    );
\int_W3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_W3[31]_i_1_n_4\,
      D => int_W3_reg01_out(9),
      Q => \^w3\(8),
      R => ap_rst_n_inv
    );
\int_X_size[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^x_size\(0),
      O => int_X_size0(0)
    );
\int_X_size[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^x_size\(10),
      O => int_X_size0(10)
    );
\int_X_size[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^x_size\(11),
      O => int_X_size0(11)
    );
\int_X_size[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^x_size\(12),
      O => int_X_size0(12)
    );
\int_X_size[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^x_size\(13),
      O => int_X_size0(13)
    );
\int_X_size[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^x_size\(14),
      O => int_X_size0(14)
    );
\int_X_size[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^x_size\(15),
      O => int_X_size0(15)
    );
\int_X_size[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^x_size\(16),
      O => int_X_size0(16)
    );
\int_X_size[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^x_size\(17),
      O => int_X_size0(17)
    );
\int_X_size[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^x_size\(18),
      O => int_X_size0(18)
    );
\int_X_size[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^x_size\(19),
      O => int_X_size0(19)
    );
\int_X_size[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^x_size\(1),
      O => int_X_size0(1)
    );
\int_X_size[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^x_size\(20),
      O => int_X_size0(20)
    );
\int_X_size[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^x_size\(21),
      O => int_X_size0(21)
    );
\int_X_size[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^x_size\(22),
      O => int_X_size0(22)
    );
\int_X_size[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^x_size\(23),
      O => int_X_size0(23)
    );
\int_X_size[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^x_size\(24),
      O => int_X_size0(24)
    );
\int_X_size[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^x_size\(25),
      O => int_X_size0(25)
    );
\int_X_size[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^x_size\(26),
      O => int_X_size0(26)
    );
\int_X_size[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^x_size\(27),
      O => int_X_size0(27)
    );
\int_X_size[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^x_size\(28),
      O => int_X_size0(28)
    );
\int_X_size[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^x_size\(29),
      O => int_X_size0(29)
    );
\int_X_size[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^x_size\(2),
      O => int_X_size0(2)
    );
\int_X_size[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^x_size\(30),
      O => int_X_size0(30)
    );
\int_X_size[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \waddr_reg_n_4_[2]\,
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \int_W1[31]_i_3_n_4\,
      O => \int_X_size[31]_i_1_n_4\
    );
\int_X_size[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^x_size\(31),
      O => int_X_size0(31)
    );
\int_X_size[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^x_size\(3),
      O => int_X_size0(3)
    );
\int_X_size[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^x_size\(4),
      O => int_X_size0(4)
    );
\int_X_size[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^x_size\(5),
      O => int_X_size0(5)
    );
\int_X_size[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^x_size\(6),
      O => int_X_size0(6)
    );
\int_X_size[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^x_size\(7),
      O => int_X_size0(7)
    );
\int_X_size[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^x_size\(8),
      O => int_X_size0(8)
    );
\int_X_size[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^x_size\(9),
      O => int_X_size0(9)
    );
\int_X_size_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(0),
      Q => \^x_size\(0),
      R => ap_rst_n_inv
    );
\int_X_size_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(10),
      Q => \^x_size\(10),
      R => ap_rst_n_inv
    );
\int_X_size_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(11),
      Q => \^x_size\(11),
      R => ap_rst_n_inv
    );
\int_X_size_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(12),
      Q => \^x_size\(12),
      R => ap_rst_n_inv
    );
\int_X_size_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(13),
      Q => \^x_size\(13),
      R => ap_rst_n_inv
    );
\int_X_size_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(14),
      Q => \^x_size\(14),
      R => ap_rst_n_inv
    );
\int_X_size_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(15),
      Q => \^x_size\(15),
      R => ap_rst_n_inv
    );
\int_X_size_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(16),
      Q => \^x_size\(16),
      R => ap_rst_n_inv
    );
\int_X_size_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(17),
      Q => \^x_size\(17),
      R => ap_rst_n_inv
    );
\int_X_size_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(18),
      Q => \^x_size\(18),
      R => ap_rst_n_inv
    );
\int_X_size_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(19),
      Q => \^x_size\(19),
      R => ap_rst_n_inv
    );
\int_X_size_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(1),
      Q => \^x_size\(1),
      R => ap_rst_n_inv
    );
\int_X_size_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(20),
      Q => \^x_size\(20),
      R => ap_rst_n_inv
    );
\int_X_size_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(21),
      Q => \^x_size\(21),
      R => ap_rst_n_inv
    );
\int_X_size_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(22),
      Q => \^x_size\(22),
      R => ap_rst_n_inv
    );
\int_X_size_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(23),
      Q => \^x_size\(23),
      R => ap_rst_n_inv
    );
\int_X_size_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(24),
      Q => \^x_size\(24),
      R => ap_rst_n_inv
    );
\int_X_size_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(25),
      Q => \^x_size\(25),
      R => ap_rst_n_inv
    );
\int_X_size_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(26),
      Q => \^x_size\(26),
      R => ap_rst_n_inv
    );
\int_X_size_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(27),
      Q => \^x_size\(27),
      R => ap_rst_n_inv
    );
\int_X_size_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(28),
      Q => \^x_size\(28),
      R => ap_rst_n_inv
    );
\int_X_size_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(29),
      Q => \^x_size\(29),
      R => ap_rst_n_inv
    );
\int_X_size_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(2),
      Q => \^x_size\(2),
      R => ap_rst_n_inv
    );
\int_X_size_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(30),
      Q => \^x_size\(30),
      R => ap_rst_n_inv
    );
\int_X_size_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(31),
      Q => \^x_size\(31),
      R => ap_rst_n_inv
    );
\int_X_size_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(3),
      Q => \^x_size\(3),
      R => ap_rst_n_inv
    );
\int_X_size_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(4),
      Q => \^x_size\(4),
      R => ap_rst_n_inv
    );
\int_X_size_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(5),
      Q => \^x_size\(5),
      R => ap_rst_n_inv
    );
\int_X_size_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(6),
      Q => \^x_size\(6),
      R => ap_rst_n_inv
    );
\int_X_size_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(7),
      Q => \^x_size\(7),
      R => ap_rst_n_inv
    );
\int_X_size_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(8),
      Q => \^x_size\(8),
      R => ap_rst_n_inv
    );
\int_X_size_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_X_size[31]_i_1_n_4\,
      D => int_X_size0(9),
      Q => \^x_size\(9),
      R => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_13_in(2),
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => int_task_ap_done_i_2_n_4,
      I1 => p_13_in(7),
      I2 => ap_done,
      I3 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_4
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_4,
      Q => \int_ap_ready__0\,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_13_in(7),
      I1 => ap_done,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_4
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_4_[3]\,
      I3 => \int_W2[63]_i_3_n_4\,
      I4 => \waddr_reg_n_4_[2]\,
      I5 => \waddr_reg_n_4_[5]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_4,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => \int_ier[1]_i_2_n_4\,
      I2 => \waddr_reg_n_4_[3]\,
      I3 => s_axi_control_WSTRB(0),
      I4 => p_13_in(7),
      O => int_auto_restart_i_1_n_4
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_4,
      Q => p_13_in(7),
      R => ap_rst_n_inv
    );
\int_colsW1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw1\(0),
      O => int_colsW10(0)
    );
\int_colsW1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw1\(10),
      O => int_colsW10(10)
    );
\int_colsW1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw1\(11),
      O => int_colsW10(11)
    );
\int_colsW1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw1\(12),
      O => int_colsW10(12)
    );
\int_colsW1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw1\(13),
      O => int_colsW10(13)
    );
\int_colsW1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw1\(14),
      O => int_colsW10(14)
    );
\int_colsW1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw1\(15),
      O => int_colsW10(15)
    );
\int_colsW1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw1\(16),
      O => int_colsW10(16)
    );
\int_colsW1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw1\(17),
      O => int_colsW10(17)
    );
\int_colsW1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw1\(18),
      O => int_colsW10(18)
    );
\int_colsW1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw1\(19),
      O => int_colsW10(19)
    );
\int_colsW1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw1\(1),
      O => int_colsW10(1)
    );
\int_colsW1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw1\(20),
      O => int_colsW10(20)
    );
\int_colsW1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw1\(21),
      O => int_colsW10(21)
    );
\int_colsW1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw1\(22),
      O => int_colsW10(22)
    );
\int_colsW1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw1\(23),
      O => int_colsW10(23)
    );
\int_colsW1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw1\(24),
      O => int_colsW10(24)
    );
\int_colsW1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw1\(25),
      O => int_colsW10(25)
    );
\int_colsW1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw1\(26),
      O => int_colsW10(26)
    );
\int_colsW1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw1\(27),
      O => int_colsW10(27)
    );
\int_colsW1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw1\(28),
      O => int_colsW10(28)
    );
\int_colsW1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw1\(29),
      O => int_colsW10(29)
    );
\int_colsW1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw1\(2),
      O => int_colsW10(2)
    );
\int_colsW1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw1\(30),
      O => int_colsW10(30)
    );
\int_colsW1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \int_W1[63]_i_3_n_4\,
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \waddr_reg_n_4_[6]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_control_WVALID,
      I5 => \waddr_reg_n_4_[3]\,
      O => \int_colsW1[31]_i_1_n_4\
    );
\int_colsW1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw1\(31),
      O => int_colsW10(31)
    );
\int_colsW1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw1\(3),
      O => int_colsW10(3)
    );
\int_colsW1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw1\(4),
      O => int_colsW10(4)
    );
\int_colsW1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw1\(5),
      O => int_colsW10(5)
    );
\int_colsW1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw1\(6),
      O => int_colsW10(6)
    );
\int_colsW1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw1\(7),
      O => int_colsW10(7)
    );
\int_colsW1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw1\(8),
      O => int_colsW10(8)
    );
\int_colsW1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw1\(9),
      O => int_colsW10(9)
    );
\int_colsW1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(0),
      Q => \^colsw1\(0),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(10),
      Q => \^colsw1\(10),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(11),
      Q => \^colsw1\(11),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(12),
      Q => \^colsw1\(12),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(13),
      Q => \^colsw1\(13),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(14),
      Q => \^colsw1\(14),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(15),
      Q => \^colsw1\(15),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(16),
      Q => \^colsw1\(16),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(17),
      Q => \^colsw1\(17),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(18),
      Q => \^colsw1\(18),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(19),
      Q => \^colsw1\(19),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(1),
      Q => \^colsw1\(1),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(20),
      Q => \^colsw1\(20),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(21),
      Q => \^colsw1\(21),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(22),
      Q => \^colsw1\(22),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(23),
      Q => \^colsw1\(23),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(24),
      Q => \^colsw1\(24),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(25),
      Q => \^colsw1\(25),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(26),
      Q => \^colsw1\(26),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(27),
      Q => \^colsw1\(27),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(28),
      Q => \^colsw1\(28),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(29),
      Q => \^colsw1\(29),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(2),
      Q => \^colsw1\(2),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(30),
      Q => \^colsw1\(30),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(31),
      Q => \^colsw1\(31),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(3),
      Q => \^colsw1\(3),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(4),
      Q => \^colsw1\(4),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(5),
      Q => \^colsw1\(5),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(6),
      Q => \^colsw1\(6),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(7),
      Q => \^colsw1\(7),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(8),
      Q => \^colsw1\(8),
      R => ap_rst_n_inv
    );
\int_colsW1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW1[31]_i_1_n_4\,
      D => int_colsW10(9),
      Q => \^colsw1\(9),
      R => ap_rst_n_inv
    );
\int_colsW2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw2\(0),
      O => int_colsW20(0)
    );
\int_colsW2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw2\(10),
      O => int_colsW20(10)
    );
\int_colsW2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw2\(11),
      O => int_colsW20(11)
    );
\int_colsW2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw2\(12),
      O => int_colsW20(12)
    );
\int_colsW2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw2\(13),
      O => int_colsW20(13)
    );
\int_colsW2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw2\(14),
      O => int_colsW20(14)
    );
\int_colsW2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw2\(15),
      O => int_colsW20(15)
    );
\int_colsW2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw2\(16),
      O => int_colsW20(16)
    );
\int_colsW2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw2\(17),
      O => int_colsW20(17)
    );
\int_colsW2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw2\(18),
      O => int_colsW20(18)
    );
\int_colsW2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw2\(19),
      O => int_colsW20(19)
    );
\int_colsW2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw2\(1),
      O => int_colsW20(1)
    );
\int_colsW2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw2\(20),
      O => int_colsW20(20)
    );
\int_colsW2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw2\(21),
      O => int_colsW20(21)
    );
\int_colsW2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw2\(22),
      O => int_colsW20(22)
    );
\int_colsW2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw2\(23),
      O => int_colsW20(23)
    );
\int_colsW2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw2\(24),
      O => int_colsW20(24)
    );
\int_colsW2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw2\(25),
      O => int_colsW20(25)
    );
\int_colsW2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw2\(26),
      O => int_colsW20(26)
    );
\int_colsW2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw2\(27),
      O => int_colsW20(27)
    );
\int_colsW2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw2\(28),
      O => int_colsW20(28)
    );
\int_colsW2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw2\(29),
      O => int_colsW20(29)
    );
\int_colsW2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw2\(2),
      O => int_colsW20(2)
    );
\int_colsW2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw2\(30),
      O => int_colsW20(30)
    );
\int_colsW2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \int_W1[63]_i_3_n_4\,
      I3 => s_axi_control_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => \waddr_reg_n_4_[6]\,
      O => \int_colsW2[31]_i_1_n_4\
    );
\int_colsW2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw2\(31),
      O => int_colsW20(31)
    );
\int_colsW2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw2\(3),
      O => int_colsW20(3)
    );
\int_colsW2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw2\(4),
      O => int_colsW20(4)
    );
\int_colsW2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw2\(5),
      O => int_colsW20(5)
    );
\int_colsW2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw2\(6),
      O => int_colsW20(6)
    );
\int_colsW2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw2\(7),
      O => int_colsW20(7)
    );
\int_colsW2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw2\(8),
      O => int_colsW20(8)
    );
\int_colsW2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw2\(9),
      O => int_colsW20(9)
    );
\int_colsW2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(0),
      Q => \^colsw2\(0),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(10),
      Q => \^colsw2\(10),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(11),
      Q => \^colsw2\(11),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(12),
      Q => \^colsw2\(12),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(13),
      Q => \^colsw2\(13),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(14),
      Q => \^colsw2\(14),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(15),
      Q => \^colsw2\(15),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(16),
      Q => \^colsw2\(16),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(17),
      Q => \^colsw2\(17),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(18),
      Q => \^colsw2\(18),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(19),
      Q => \^colsw2\(19),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(1),
      Q => \^colsw2\(1),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(20),
      Q => \^colsw2\(20),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(21),
      Q => \^colsw2\(21),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(22),
      Q => \^colsw2\(22),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(23),
      Q => \^colsw2\(23),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(24),
      Q => \^colsw2\(24),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(25),
      Q => \^colsw2\(25),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(26),
      Q => \^colsw2\(26),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(27),
      Q => \^colsw2\(27),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(28),
      Q => \^colsw2\(28),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(29),
      Q => \^colsw2\(29),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(2),
      Q => \^colsw2\(2),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(30),
      Q => \^colsw2\(30),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(31),
      Q => \^colsw2\(31),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(3),
      Q => \^colsw2\(3),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(4),
      Q => \^colsw2\(4),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(5),
      Q => \^colsw2\(5),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(6),
      Q => \^colsw2\(6),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(7),
      Q => \^colsw2\(7),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(8),
      Q => \^colsw2\(8),
      R => ap_rst_n_inv
    );
\int_colsW2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW2[31]_i_1_n_4\,
      D => int_colsW20(9),
      Q => \^colsw2\(9),
      R => ap_rst_n_inv
    );
\int_colsW3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw3\(0),
      O => int_colsW30(0)
    );
\int_colsW3[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw3\(10),
      O => int_colsW30(10)
    );
\int_colsW3[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw3\(11),
      O => int_colsW30(11)
    );
\int_colsW3[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw3\(12),
      O => int_colsW30(12)
    );
\int_colsW3[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw3\(13),
      O => int_colsW30(13)
    );
\int_colsW3[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw3\(14),
      O => int_colsW30(14)
    );
\int_colsW3[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw3\(15),
      O => int_colsW30(15)
    );
\int_colsW3[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw3\(16),
      O => int_colsW30(16)
    );
\int_colsW3[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw3\(17),
      O => int_colsW30(17)
    );
\int_colsW3[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw3\(18),
      O => int_colsW30(18)
    );
\int_colsW3[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw3\(19),
      O => int_colsW30(19)
    );
\int_colsW3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw3\(1),
      O => int_colsW30(1)
    );
\int_colsW3[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw3\(20),
      O => int_colsW30(20)
    );
\int_colsW3[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw3\(21),
      O => int_colsW30(21)
    );
\int_colsW3[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw3\(22),
      O => int_colsW30(22)
    );
\int_colsW3[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^colsw3\(23),
      O => int_colsW30(23)
    );
\int_colsW3[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw3\(24),
      O => int_colsW30(24)
    );
\int_colsW3[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw3\(25),
      O => int_colsW30(25)
    );
\int_colsW3[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw3\(26),
      O => int_colsW30(26)
    );
\int_colsW3[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw3\(27),
      O => int_colsW30(27)
    );
\int_colsW3[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw3\(28),
      O => int_colsW30(28)
    );
\int_colsW3[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw3\(29),
      O => int_colsW30(29)
    );
\int_colsW3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw3\(2),
      O => int_colsW30(2)
    );
\int_colsW3[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw3\(30),
      O => int_colsW30(30)
    );
\int_colsW3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \waddr_reg_n_4_[2]\,
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \waddr_reg_n_4_[4]\,
      I3 => \waddr_reg_n_4_[6]\,
      I4 => \int_colsW3[31]_i_3_n_4\,
      I5 => \waddr_reg_n_4_[3]\,
      O => \int_colsW3[31]_i_1_n_4\
    );
\int_colsW3[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^colsw3\(31),
      O => int_colsW30(31)
    );
\int_colsW3[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_control_WVALID,
      O => \int_colsW3[31]_i_3_n_4\
    );
\int_colsW3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw3\(3),
      O => int_colsW30(3)
    );
\int_colsW3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw3\(4),
      O => int_colsW30(4)
    );
\int_colsW3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw3\(5),
      O => int_colsW30(5)
    );
\int_colsW3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw3\(6),
      O => int_colsW30(6)
    );
\int_colsW3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^colsw3\(7),
      O => int_colsW30(7)
    );
\int_colsW3[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw3\(8),
      O => int_colsW30(8)
    );
\int_colsW3[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^colsw3\(9),
      O => int_colsW30(9)
    );
\int_colsW3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(0),
      Q => \^colsw3\(0),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(10),
      Q => \^colsw3\(10),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(11),
      Q => \^colsw3\(11),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(12),
      Q => \^colsw3\(12),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(13),
      Q => \^colsw3\(13),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(14),
      Q => \^colsw3\(14),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(15),
      Q => \^colsw3\(15),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(16),
      Q => \^colsw3\(16),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(17),
      Q => \^colsw3\(17),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(18),
      Q => \^colsw3\(18),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(19),
      Q => \^colsw3\(19),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(1),
      Q => \^colsw3\(1),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(20),
      Q => \^colsw3\(20),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(21),
      Q => \^colsw3\(21),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(22),
      Q => \^colsw3\(22),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(23),
      Q => \^colsw3\(23),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(24),
      Q => \^colsw3\(24),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(25),
      Q => \^colsw3\(25),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(26),
      Q => \^colsw3\(26),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(27),
      Q => \^colsw3\(27),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(28),
      Q => \^colsw3\(28),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(29),
      Q => \^colsw3\(29),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(2),
      Q => \^colsw3\(2),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(30),
      Q => \^colsw3\(30),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(31),
      Q => \^colsw3\(31),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(3),
      Q => \^colsw3\(3),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(4),
      Q => \^colsw3\(4),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(5),
      Q => \^colsw3\(5),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(6),
      Q => \^colsw3\(6),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(7),
      Q => \^colsw3\(7),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(8),
      Q => \^colsw3\(8),
      R => ap_rst_n_inv
    );
\int_colsW3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colsW3[31]_i_1_n_4\,
      D => int_colsW30(9),
      Q => \^colsw3\(9),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_4_[3]\,
      I2 => s_axi_control_WSTRB(0),
      I3 => \int_W1[63]_i_3_n_4\,
      I4 => \int_W2[63]_i_3_n_4\,
      I5 => int_gie_reg_n_4,
      O => int_gie_i_1_n_4
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_4,
      Q => int_gie_reg_n_4,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \int_ier[1]_i_2_n_4\,
      I2 => \waddr_reg_n_4_[3]\,
      I3 => s_axi_control_WSTRB(0),
      I4 => \int_ier_reg_n_4_[0]\,
      O => \int_ier[0]_i_1_n_4\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => \int_ier[1]_i_2_n_4\,
      I2 => \waddr_reg_n_4_[3]\,
      I3 => s_axi_control_WSTRB(0),
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_4\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_4_[6]\,
      I1 => s_axi_control_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_4_[4]\,
      I4 => \waddr_reg_n_4_[2]\,
      I5 => \waddr_reg_n_4_[5]\,
      O => \int_ier[1]_i_2_n_4\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_4\,
      Q => \int_ier_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_4\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_4,
      I1 => \int_isr_reg_n_4_[1]\,
      I2 => \int_isr_reg_n_4_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_4_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_4_[0]\,
      O => \int_isr[0]_i_1_n_4\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_4_[2]\,
      I3 => \waddr_reg_n_4_[5]\,
      I4 => \int_W2[63]_i_3_n_4\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr7_out,
      I2 => p_0_in,
      I3 => ap_done,
      I4 => \int_isr_reg_n_4_[1]\,
      O => \int_isr[1]_i_1_n_4\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_4\,
      Q => \int_isr_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_4\,
      Q => \int_isr_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\int_rowsW1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW1_reg_n_4_[0]\,
      O => int_rowsW10(0)
    );
\int_rowsW1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW1_reg_n_4_[10]\,
      O => int_rowsW10(10)
    );
\int_rowsW1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW1_reg_n_4_[11]\,
      O => int_rowsW10(11)
    );
\int_rowsW1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW1_reg_n_4_[12]\,
      O => int_rowsW10(12)
    );
\int_rowsW1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW1_reg_n_4_[13]\,
      O => int_rowsW10(13)
    );
\int_rowsW1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW1_reg_n_4_[14]\,
      O => int_rowsW10(14)
    );
\int_rowsW1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW1_reg_n_4_[15]\,
      O => int_rowsW10(15)
    );
\int_rowsW1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW1_reg_n_4_[16]\,
      O => int_rowsW10(16)
    );
\int_rowsW1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW1_reg_n_4_[17]\,
      O => int_rowsW10(17)
    );
\int_rowsW1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW1_reg_n_4_[18]\,
      O => int_rowsW10(18)
    );
\int_rowsW1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW1_reg_n_4_[19]\,
      O => int_rowsW10(19)
    );
\int_rowsW1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW1_reg_n_4_[1]\,
      O => int_rowsW10(1)
    );
\int_rowsW1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW1_reg_n_4_[20]\,
      O => int_rowsW10(20)
    );
\int_rowsW1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW1_reg_n_4_[21]\,
      O => int_rowsW10(21)
    );
\int_rowsW1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW1_reg_n_4_[22]\,
      O => int_rowsW10(22)
    );
\int_rowsW1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW1_reg_n_4_[23]\,
      O => int_rowsW10(23)
    );
\int_rowsW1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW1_reg_n_4_[24]\,
      O => int_rowsW10(24)
    );
\int_rowsW1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW1_reg_n_4_[25]\,
      O => int_rowsW10(25)
    );
\int_rowsW1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW1_reg_n_4_[26]\,
      O => int_rowsW10(26)
    );
\int_rowsW1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW1_reg_n_4_[27]\,
      O => int_rowsW10(27)
    );
\int_rowsW1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW1_reg_n_4_[28]\,
      O => int_rowsW10(28)
    );
\int_rowsW1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW1_reg_n_4_[29]\,
      O => int_rowsW10(29)
    );
\int_rowsW1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW1_reg_n_4_[2]\,
      O => int_rowsW10(2)
    );
\int_rowsW1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW1_reg_n_4_[30]\,
      O => int_rowsW10(30)
    );
\int_rowsW1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \int_rowsW1[31]_i_3_n_4\,
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \waddr_reg_n_4_[2]\,
      I3 => \waddr_reg_n_4_[3]\,
      O => \int_rowsW1[31]_i_1_n_4\
    );
\int_rowsW1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW1_reg_n_4_[31]\,
      O => int_rowsW10(31)
    );
\int_rowsW1[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_control_WVALID,
      I2 => \waddr_reg_n_4_[6]\,
      I3 => \waddr_reg_n_4_[4]\,
      O => \int_rowsW1[31]_i_3_n_4\
    );
\int_rowsW1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW1_reg_n_4_[3]\,
      O => int_rowsW10(3)
    );
\int_rowsW1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW1_reg_n_4_[4]\,
      O => int_rowsW10(4)
    );
\int_rowsW1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW1_reg_n_4_[5]\,
      O => int_rowsW10(5)
    );
\int_rowsW1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW1_reg_n_4_[6]\,
      O => int_rowsW10(6)
    );
\int_rowsW1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW1_reg_n_4_[7]\,
      O => int_rowsW10(7)
    );
\int_rowsW1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW1_reg_n_4_[8]\,
      O => int_rowsW10(8)
    );
\int_rowsW1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW1_reg_n_4_[9]\,
      O => int_rowsW10(9)
    );
\int_rowsW1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(0),
      Q => \int_rowsW1_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(10),
      Q => \int_rowsW1_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(11),
      Q => \int_rowsW1_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(12),
      Q => \int_rowsW1_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(13),
      Q => \int_rowsW1_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(14),
      Q => \int_rowsW1_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(15),
      Q => \int_rowsW1_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(16),
      Q => \int_rowsW1_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(17),
      Q => \int_rowsW1_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(18),
      Q => \int_rowsW1_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(19),
      Q => \int_rowsW1_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(1),
      Q => \int_rowsW1_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(20),
      Q => \int_rowsW1_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(21),
      Q => \int_rowsW1_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(22),
      Q => \int_rowsW1_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(23),
      Q => \int_rowsW1_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(24),
      Q => \int_rowsW1_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(25),
      Q => \int_rowsW1_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(26),
      Q => \int_rowsW1_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(27),
      Q => \int_rowsW1_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(28),
      Q => \int_rowsW1_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(29),
      Q => \int_rowsW1_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(2),
      Q => \int_rowsW1_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(30),
      Q => \int_rowsW1_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(31),
      Q => \int_rowsW1_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(3),
      Q => \int_rowsW1_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(4),
      Q => \int_rowsW1_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(5),
      Q => \int_rowsW1_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(6),
      Q => \int_rowsW1_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(7),
      Q => \int_rowsW1_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(8),
      Q => \int_rowsW1_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\int_rowsW1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW1[31]_i_1_n_4\,
      D => int_rowsW10(9),
      Q => \int_rowsW1_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\int_rowsW2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW2_reg_n_4_[0]\,
      O => int_rowsW20(0)
    );
\int_rowsW2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW2_reg_n_4_[10]\,
      O => int_rowsW20(10)
    );
\int_rowsW2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW2_reg_n_4_[11]\,
      O => int_rowsW20(11)
    );
\int_rowsW2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW2_reg_n_4_[12]\,
      O => int_rowsW20(12)
    );
\int_rowsW2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW2_reg_n_4_[13]\,
      O => int_rowsW20(13)
    );
\int_rowsW2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW2_reg_n_4_[14]\,
      O => int_rowsW20(14)
    );
\int_rowsW2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW2_reg_n_4_[15]\,
      O => int_rowsW20(15)
    );
\int_rowsW2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW2_reg_n_4_[16]\,
      O => int_rowsW20(16)
    );
\int_rowsW2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW2_reg_n_4_[17]\,
      O => int_rowsW20(17)
    );
\int_rowsW2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW2_reg_n_4_[18]\,
      O => int_rowsW20(18)
    );
\int_rowsW2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW2_reg_n_4_[19]\,
      O => int_rowsW20(19)
    );
\int_rowsW2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW2_reg_n_4_[1]\,
      O => int_rowsW20(1)
    );
\int_rowsW2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW2_reg_n_4_[20]\,
      O => int_rowsW20(20)
    );
\int_rowsW2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW2_reg_n_4_[21]\,
      O => int_rowsW20(21)
    );
\int_rowsW2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW2_reg_n_4_[22]\,
      O => int_rowsW20(22)
    );
\int_rowsW2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW2_reg_n_4_[23]\,
      O => int_rowsW20(23)
    );
\int_rowsW2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW2_reg_n_4_[24]\,
      O => int_rowsW20(24)
    );
\int_rowsW2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW2_reg_n_4_[25]\,
      O => int_rowsW20(25)
    );
\int_rowsW2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW2_reg_n_4_[26]\,
      O => int_rowsW20(26)
    );
\int_rowsW2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW2_reg_n_4_[27]\,
      O => int_rowsW20(27)
    );
\int_rowsW2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW2_reg_n_4_[28]\,
      O => int_rowsW20(28)
    );
\int_rowsW2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW2_reg_n_4_[29]\,
      O => int_rowsW20(29)
    );
\int_rowsW2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW2_reg_n_4_[2]\,
      O => int_rowsW20(2)
    );
\int_rowsW2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW2_reg_n_4_[30]\,
      O => int_rowsW20(30)
    );
\int_rowsW2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \int_W1[63]_i_3_n_4\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_4_[6]\,
      I5 => \waddr_reg_n_4_[4]\,
      O => \int_rowsW2[31]_i_1_n_4\
    );
\int_rowsW2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW2_reg_n_4_[31]\,
      O => int_rowsW20(31)
    );
\int_rowsW2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW2_reg_n_4_[3]\,
      O => int_rowsW20(3)
    );
\int_rowsW2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW2_reg_n_4_[4]\,
      O => int_rowsW20(4)
    );
\int_rowsW2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW2_reg_n_4_[5]\,
      O => int_rowsW20(5)
    );
\int_rowsW2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW2_reg_n_4_[6]\,
      O => int_rowsW20(6)
    );
\int_rowsW2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW2_reg_n_4_[7]\,
      O => int_rowsW20(7)
    );
\int_rowsW2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW2_reg_n_4_[8]\,
      O => int_rowsW20(8)
    );
\int_rowsW2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW2_reg_n_4_[9]\,
      O => int_rowsW20(9)
    );
\int_rowsW2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(0),
      Q => \int_rowsW2_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(10),
      Q => \int_rowsW2_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(11),
      Q => \int_rowsW2_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(12),
      Q => \int_rowsW2_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(13),
      Q => \int_rowsW2_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(14),
      Q => \int_rowsW2_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(15),
      Q => \int_rowsW2_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(16),
      Q => \int_rowsW2_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(17),
      Q => \int_rowsW2_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(18),
      Q => \int_rowsW2_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(19),
      Q => \int_rowsW2_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(1),
      Q => \int_rowsW2_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(20),
      Q => \int_rowsW2_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(21),
      Q => \int_rowsW2_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(22),
      Q => \int_rowsW2_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(23),
      Q => \int_rowsW2_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(24),
      Q => \int_rowsW2_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(25),
      Q => \int_rowsW2_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(26),
      Q => \int_rowsW2_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(27),
      Q => \int_rowsW2_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(28),
      Q => \int_rowsW2_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(29),
      Q => \int_rowsW2_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(2),
      Q => \int_rowsW2_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(30),
      Q => \int_rowsW2_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(31),
      Q => \int_rowsW2_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(3),
      Q => \int_rowsW2_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(4),
      Q => \int_rowsW2_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(5),
      Q => \int_rowsW2_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(6),
      Q => \int_rowsW2_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(7),
      Q => \int_rowsW2_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(8),
      Q => \int_rowsW2_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\int_rowsW2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW2[31]_i_1_n_4\,
      D => int_rowsW20(9),
      Q => \int_rowsW2_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\int_rowsW3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW3_reg_n_4_[0]\,
      O => int_rowsW30(0)
    );
\int_rowsW3[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW3_reg_n_4_[10]\,
      O => int_rowsW30(10)
    );
\int_rowsW3[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW3_reg_n_4_[11]\,
      O => int_rowsW30(11)
    );
\int_rowsW3[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW3_reg_n_4_[12]\,
      O => int_rowsW30(12)
    );
\int_rowsW3[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW3_reg_n_4_[13]\,
      O => int_rowsW30(13)
    );
\int_rowsW3[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW3_reg_n_4_[14]\,
      O => int_rowsW30(14)
    );
\int_rowsW3[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW3_reg_n_4_[15]\,
      O => int_rowsW30(15)
    );
\int_rowsW3[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW3_reg_n_4_[16]\,
      O => int_rowsW30(16)
    );
\int_rowsW3[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW3_reg_n_4_[17]\,
      O => int_rowsW30(17)
    );
\int_rowsW3[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW3_reg_n_4_[18]\,
      O => int_rowsW30(18)
    );
\int_rowsW3[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW3_reg_n_4_[19]\,
      O => int_rowsW30(19)
    );
\int_rowsW3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW3_reg_n_4_[1]\,
      O => int_rowsW30(1)
    );
\int_rowsW3[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW3_reg_n_4_[20]\,
      O => int_rowsW30(20)
    );
\int_rowsW3[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW3_reg_n_4_[21]\,
      O => int_rowsW30(21)
    );
\int_rowsW3[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW3_reg_n_4_[22]\,
      O => int_rowsW30(22)
    );
\int_rowsW3[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \int_rowsW3_reg_n_4_[23]\,
      O => int_rowsW30(23)
    );
\int_rowsW3[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW3_reg_n_4_[24]\,
      O => int_rowsW30(24)
    );
\int_rowsW3[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW3_reg_n_4_[25]\,
      O => int_rowsW30(25)
    );
\int_rowsW3[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW3_reg_n_4_[26]\,
      O => int_rowsW30(26)
    );
\int_rowsW3[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW3_reg_n_4_[27]\,
      O => int_rowsW30(27)
    );
\int_rowsW3[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW3_reg_n_4_[28]\,
      O => int_rowsW30(28)
    );
\int_rowsW3[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW3_reg_n_4_[29]\,
      O => int_rowsW30(29)
    );
\int_rowsW3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW3_reg_n_4_[2]\,
      O => int_rowsW30(2)
    );
\int_rowsW3[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW3_reg_n_4_[30]\,
      O => int_rowsW30(30)
    );
\int_rowsW3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \int_W1[63]_i_3_n_4\,
      I3 => s_axi_control_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => \waddr_reg_n_4_[6]\,
      O => \int_rowsW3[31]_i_1_n_4\
    );
\int_rowsW3[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \int_rowsW3_reg_n_4_[31]\,
      O => int_rowsW30(31)
    );
\int_rowsW3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW3_reg_n_4_[3]\,
      O => int_rowsW30(3)
    );
\int_rowsW3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW3_reg_n_4_[4]\,
      O => int_rowsW30(4)
    );
\int_rowsW3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW3_reg_n_4_[5]\,
      O => int_rowsW30(5)
    );
\int_rowsW3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW3_reg_n_4_[6]\,
      O => int_rowsW30(6)
    );
\int_rowsW3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_rowsW3_reg_n_4_[7]\,
      O => int_rowsW30(7)
    );
\int_rowsW3[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW3_reg_n_4_[8]\,
      O => int_rowsW30(8)
    );
\int_rowsW3[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \int_rowsW3_reg_n_4_[9]\,
      O => int_rowsW30(9)
    );
\int_rowsW3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(0),
      Q => \int_rowsW3_reg_n_4_[0]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(10),
      Q => \int_rowsW3_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(11),
      Q => \int_rowsW3_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(12),
      Q => \int_rowsW3_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(13),
      Q => \int_rowsW3_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(14),
      Q => \int_rowsW3_reg_n_4_[14]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(15),
      Q => \int_rowsW3_reg_n_4_[15]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(16),
      Q => \int_rowsW3_reg_n_4_[16]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(17),
      Q => \int_rowsW3_reg_n_4_[17]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(18),
      Q => \int_rowsW3_reg_n_4_[18]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(19),
      Q => \int_rowsW3_reg_n_4_[19]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(1),
      Q => \int_rowsW3_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(20),
      Q => \int_rowsW3_reg_n_4_[20]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(21),
      Q => \int_rowsW3_reg_n_4_[21]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(22),
      Q => \int_rowsW3_reg_n_4_[22]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(23),
      Q => \int_rowsW3_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(24),
      Q => \int_rowsW3_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(25),
      Q => \int_rowsW3_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(26),
      Q => \int_rowsW3_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(27),
      Q => \int_rowsW3_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(28),
      Q => \int_rowsW3_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(29),
      Q => \int_rowsW3_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(2),
      Q => \int_rowsW3_reg_n_4_[2]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(30),
      Q => \int_rowsW3_reg_n_4_[30]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(31),
      Q => \int_rowsW3_reg_n_4_[31]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(3),
      Q => \int_rowsW3_reg_n_4_[3]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(4),
      Q => \int_rowsW3_reg_n_4_[4]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(5),
      Q => \int_rowsW3_reg_n_4_[5]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(6),
      Q => \int_rowsW3_reg_n_4_[6]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(7),
      Q => \int_rowsW3_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(8),
      Q => \int_rowsW3_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\int_rowsW3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rowsW3[31]_i_1_n_4\,
      D => int_rowsW30(9),
      Q => \int_rowsW3_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFD5D5D0CFC0C0C"
    )
        port map (
      I0 => int_task_ap_done_i_2_n_4,
      I1 => ap_done,
      I2 => auto_restart_status_reg_n_4,
      I3 => p_13_in(2),
      I4 => ap_idle,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_4
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => int_task_ap_done_i_3_n_4,
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => int_task_ap_done_i_4_n_4,
      I5 => int_task_ap_done_i_5_n_4,
      O => int_task_ap_done_i_2_n_4
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(6),
      O => int_task_ap_done_i_3_n_4
    );
int_task_ap_done_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      O => int_task_ap_done_i_4_n_4
    );
int_task_ap_done_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(5),
      O => int_task_ap_done_i_5_n_4
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_4,
      Q => \int_task_ap_done__0\,
      R => ap_rst_n_inv
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEEEEAAEAAAEA"
    )
        port map (
      I0 => \rdata[0]_i_2_n_4\,
      I1 => \rdata[0]_i_3_n_4\,
      I2 => \^colsw3\(0),
      I3 => \rdata[0]_i_4_n_4\,
      I4 => s_axi_control_ARADDR(5),
      I5 => \rdata[0]_i_5_n_4\,
      O => \rdata[0]_i_1_n_4\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010D0101010D010D"
    )
        port map (
      I0 => \rdata[0]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(6),
      I3 => \rdata[0]_i_7_n_4\,
      I4 => s_axi_control_ARADDR(5),
      I5 => \rdata[0]_i_8_n_4\,
      O => \rdata[0]_i_2_n_4\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(6),
      O => \rdata[0]_i_3_n_4\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      O => \rdata[0]_i_4_n_4\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[0]\,
      I1 => \^colsw2\(0),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[0]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(0),
      O => \rdata[0]_i_5_n_4\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDFFFDF"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^w2\(31),
      I3 => s_axi_control_ARADDR(3),
      I4 => \int_W3_reg_n_4_[0]\,
      I5 => \rdata[0]_i_9_n_4\,
      O => \rdata[0]_i_6_n_4\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A0A2AA02AAA2A"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => \^w3\(31),
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^x_size\(0),
      I5 => \int_rowsW1_reg_n_4_[0]\,
      O => \rdata[0]_i_7_n_4\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \int_W2_reg_n_4_[0]\,
      I1 => \^w1\(31),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_isr_reg_n_4_[0]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => int_gie_reg_n_4,
      O => \rdata[0]_i_8_n_4\
    );
\rdata[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303232000002320"
    )
        port map (
      I0 => \int_W1_reg_n_4_[0]\,
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^ap_start\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \int_ier_reg_n_4_[0]\,
      O => \rdata[0]_i_9_n_4\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[10]_i_2_n_4\,
      I1 => \rdata[10]_i_3_n_4\,
      I2 => \rdata[10]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[10]_i_1_n_4\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(9),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(41),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(9),
      O => \rdata[10]_i_2_n_4\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(10),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[10]_i_5_n_4\,
      O => \rdata[10]_i_3_n_4\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[10]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(41),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(9),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[10]_i_4_n_4\
    );
\rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[10]\,
      I1 => \^colsw2\(10),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[10]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(10),
      O => \rdata[10]_i_5_n_4\
    );
\rdata[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[10]\,
      I1 => \^x_size\(10),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(41),
      O => \rdata[10]_i_6_n_4\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A3F0A3"
    )
        port map (
      I0 => \rdata[11]_i_2_n_4\,
      I1 => \rdata[11]_i_3_n_4\,
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(6),
      I4 => \rdata[11]_i_4_n_4\,
      O => \rdata[11]_i_1_n_4\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[11]_i_5_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(42),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(10),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[11]_i_2_n_4\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(10),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(42),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(10),
      O => \rdata[11]_i_3_n_4\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(11),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[11]_i_6_n_4\,
      O => \rdata[11]_i_4_n_4\
    );
\rdata[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[11]\,
      I1 => \^x_size\(11),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(42),
      O => \rdata[11]_i_5_n_4\
    );
\rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[11]\,
      I1 => \^colsw2\(11),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[11]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(11),
      O => \rdata[11]_i_6_n_4\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[12]_i_2_n_4\,
      I1 => \rdata[12]_i_3_n_4\,
      I2 => \rdata[12]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[12]_i_1_n_4\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(11),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(43),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(11),
      O => \rdata[12]_i_2_n_4\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(12),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[12]_i_5_n_4\,
      O => \rdata[12]_i_3_n_4\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[12]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(43),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(11),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[12]_i_4_n_4\
    );
\rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[12]\,
      I1 => \^colsw2\(12),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[12]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(12),
      O => \rdata[12]_i_5_n_4\
    );
\rdata[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[12]\,
      I1 => \^x_size\(12),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(43),
      O => \rdata[12]_i_6_n_4\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A3F0A3"
    )
        port map (
      I0 => \rdata[13]_i_2_n_4\,
      I1 => \rdata[13]_i_3_n_4\,
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(6),
      I4 => \rdata[13]_i_4_n_4\,
      O => \rdata[13]_i_1_n_4\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[13]_i_5_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(44),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(12),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[13]_i_2_n_4\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(12),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(44),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(12),
      O => \rdata[13]_i_3_n_4\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(13),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[13]_i_6_n_4\,
      O => \rdata[13]_i_4_n_4\
    );
\rdata[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[13]\,
      I1 => \^x_size\(13),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(44),
      O => \rdata[13]_i_5_n_4\
    );
\rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[13]\,
      I1 => \^colsw2\(13),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[13]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(13),
      O => \rdata[13]_i_6_n_4\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[14]_i_2_n_4\,
      I1 => \rdata[14]_i_3_n_4\,
      I2 => \rdata[14]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[14]_i_1_n_4\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(13),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(45),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(13),
      O => \rdata[14]_i_2_n_4\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(14),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[14]_i_5_n_4\,
      O => \rdata[14]_i_3_n_4\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[14]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(45),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(13),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[14]_i_4_n_4\
    );
\rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[14]\,
      I1 => \^colsw2\(14),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[14]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(14),
      O => \rdata[14]_i_5_n_4\
    );
\rdata[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[14]\,
      I1 => \^x_size\(14),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(45),
      O => \rdata[14]_i_6_n_4\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[15]_i_2_n_4\,
      I1 => \rdata[15]_i_3_n_4\,
      I2 => \rdata[15]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[15]_i_1_n_4\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(14),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(46),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(14),
      O => \rdata[15]_i_2_n_4\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(15),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[15]_i_5_n_4\,
      O => \rdata[15]_i_3_n_4\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[15]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(46),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(14),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[15]_i_4_n_4\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[15]\,
      I1 => \^colsw2\(15),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[15]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(15),
      O => \rdata[15]_i_5_n_4\
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[15]\,
      I1 => \^x_size\(15),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(46),
      O => \rdata[15]_i_6_n_4\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rdata[16]_i_2_n_4\,
      I1 => s_axi_control_ARADDR(6),
      I2 => \rdata[16]_i_3_n_4\,
      I3 => s_axi_control_ARADDR(2),
      I4 => \rdata[16]_i_4_n_4\,
      O => \rdata[16]_i_1_n_4\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808A808080808"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata[16]_i_5_n_4\,
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw3\(16),
      O => \rdata[16]_i_2_n_4\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[16]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(47),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(15),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[16]_i_3_n_4\
    );
\rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C2C2000002C20"
    )
        port map (
      I0 => \^w1\(15),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(47),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(15),
      O => \rdata[16]_i_4_n_4\
    );
\rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[16]\,
      I1 => \^colsw2\(16),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[16]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(16),
      O => \rdata[16]_i_5_n_4\
    );
\rdata[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[16]\,
      I1 => \^x_size\(16),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(47),
      O => \rdata[16]_i_6_n_4\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[17]_i_2_n_4\,
      I1 => \rdata[17]_i_3_n_4\,
      I2 => \rdata[17]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[17]_i_1_n_4\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(16),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(48),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(16),
      O => \rdata[17]_i_2_n_4\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(17),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[17]_i_5_n_4\,
      O => \rdata[17]_i_3_n_4\
    );
\rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[17]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(48),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(16),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[17]_i_4_n_4\
    );
\rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[17]\,
      I1 => \^colsw2\(17),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[17]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(17),
      O => \rdata[17]_i_5_n_4\
    );
\rdata[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[17]\,
      I1 => \^x_size\(17),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(48),
      O => \rdata[17]_i_6_n_4\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rdata[18]_i_2_n_4\,
      I1 => s_axi_control_ARADDR(6),
      I2 => \rdata[18]_i_3_n_4\,
      I3 => s_axi_control_ARADDR(2),
      I4 => \rdata[18]_i_4_n_4\,
      O => \rdata[18]_i_1_n_4\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808A808080808"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata[18]_i_5_n_4\,
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw3\(18),
      O => \rdata[18]_i_2_n_4\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[18]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(49),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(17),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[18]_i_3_n_4\
    );
\rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C2C2000002C20"
    )
        port map (
      I0 => \^w1\(17),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(49),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(17),
      O => \rdata[18]_i_4_n_4\
    );
\rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[18]\,
      I1 => \^colsw2\(18),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[18]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(18),
      O => \rdata[18]_i_5_n_4\
    );
\rdata[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[18]\,
      I1 => \^x_size\(18),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(49),
      O => \rdata[18]_i_6_n_4\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[19]_i_2_n_4\,
      I1 => \rdata[19]_i_3_n_4\,
      I2 => \rdata[19]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[19]_i_1_n_4\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(18),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(50),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(18),
      O => \rdata[19]_i_2_n_4\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(19),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[19]_i_5_n_4\,
      O => \rdata[19]_i_3_n_4\
    );
\rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[19]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(50),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(18),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[19]_i_4_n_4\
    );
\rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[19]\,
      I1 => \^colsw2\(19),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[19]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(19),
      O => \rdata[19]_i_5_n_4\
    );
\rdata[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[19]\,
      I1 => \^x_size\(19),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(50),
      O => \rdata[19]_i_6_n_4\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[1]_i_2_n_4\,
      I1 => \rdata[1]_i_3_n_4\,
      I2 => \rdata_reg[1]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[1]_i_1_n_4\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDFFFDF"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^w2\(32),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(0),
      I5 => \rdata[1]_i_5_n_4\,
      O => \rdata[1]_i_2_n_4\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(1),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[1]_i_6_n_4\,
      O => \rdata[1]_i_3_n_4\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303232000002320"
    )
        port map (
      I0 => \^w1\(0),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_task_ap_done__0\,
      I4 => s_axi_control_ARADDR(3),
      I5 => p_0_in,
      O => \rdata[1]_i_5_n_4\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[1]\,
      I1 => \^colsw2\(1),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[1]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(1),
      O => \rdata[1]_i_6_n_4\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \^w2\(0),
      I1 => \^w1\(32),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_isr_reg_n_4_[1]\,
      I4 => s_axi_control_ARADDR(3),
      O => \rdata[1]_i_7_n_4\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[1]\,
      I1 => \^x_size\(1),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(32),
      O => \rdata[1]_i_8_n_4\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rdata[20]_i_2_n_4\,
      I1 => s_axi_control_ARADDR(6),
      I2 => \rdata[20]_i_3_n_4\,
      I3 => s_axi_control_ARADDR(2),
      I4 => \rdata[20]_i_4_n_4\,
      O => \rdata[20]_i_1_n_4\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808A808080808"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata[20]_i_5_n_4\,
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw3\(20),
      O => \rdata[20]_i_2_n_4\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[20]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(51),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(19),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[20]_i_3_n_4\
    );
\rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C2C2000002C20"
    )
        port map (
      I0 => \^w1\(19),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(51),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(19),
      O => \rdata[20]_i_4_n_4\
    );
\rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[20]\,
      I1 => \^colsw2\(20),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[20]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(20),
      O => \rdata[20]_i_5_n_4\
    );
\rdata[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[20]\,
      I1 => \^x_size\(20),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(51),
      O => \rdata[20]_i_6_n_4\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[21]_i_2_n_4\,
      I1 => \rdata[21]_i_3_n_4\,
      I2 => \rdata[21]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[21]_i_1_n_4\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(20),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(52),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(20),
      O => \rdata[21]_i_2_n_4\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(21),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[21]_i_5_n_4\,
      O => \rdata[21]_i_3_n_4\
    );
\rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[21]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(52),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(20),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[21]_i_4_n_4\
    );
\rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[21]\,
      I1 => \^colsw2\(21),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[21]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(21),
      O => \rdata[21]_i_5_n_4\
    );
\rdata[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[21]\,
      I1 => \^x_size\(21),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(52),
      O => \rdata[21]_i_6_n_4\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[22]_i_2_n_4\,
      I1 => \rdata[22]_i_3_n_4\,
      I2 => \rdata[22]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[22]_i_1_n_4\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(21),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(53),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(21),
      O => \rdata[22]_i_2_n_4\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(22),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[22]_i_5_n_4\,
      O => \rdata[22]_i_3_n_4\
    );
\rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[22]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(53),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(21),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[22]_i_4_n_4\
    );
\rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[22]\,
      I1 => \^colsw2\(22),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[22]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(22),
      O => \rdata[22]_i_5_n_4\
    );
\rdata[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[22]\,
      I1 => \^x_size\(22),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(53),
      O => \rdata[22]_i_6_n_4\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[23]_i_2_n_4\,
      I1 => \rdata[23]_i_3_n_4\,
      I2 => \rdata[23]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[23]_i_1_n_4\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(22),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(54),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(22),
      O => \rdata[23]_i_2_n_4\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(23),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[23]_i_5_n_4\,
      O => \rdata[23]_i_3_n_4\
    );
\rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[23]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(54),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(22),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[23]_i_4_n_4\
    );
\rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[23]\,
      I1 => \^colsw2\(23),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[23]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(23),
      O => \rdata[23]_i_5_n_4\
    );
\rdata[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[23]\,
      I1 => \^x_size\(23),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(54),
      O => \rdata[23]_i_6_n_4\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rdata[24]_i_2_n_4\,
      I1 => s_axi_control_ARADDR(6),
      I2 => \rdata[24]_i_3_n_4\,
      I3 => s_axi_control_ARADDR(2),
      I4 => \rdata[24]_i_4_n_4\,
      O => \rdata[24]_i_1_n_4\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808A808080808"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata[24]_i_5_n_4\,
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw3\(24),
      O => \rdata[24]_i_2_n_4\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[24]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(55),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(23),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[24]_i_3_n_4\
    );
\rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C2C2000002C20"
    )
        port map (
      I0 => \^w1\(23),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(55),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(23),
      O => \rdata[24]_i_4_n_4\
    );
\rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[24]\,
      I1 => \^colsw2\(24),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[24]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(24),
      O => \rdata[24]_i_5_n_4\
    );
\rdata[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[24]\,
      I1 => \^x_size\(24),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(55),
      O => \rdata[24]_i_6_n_4\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rdata[25]_i_2_n_4\,
      I1 => s_axi_control_ARADDR(6),
      I2 => \rdata[25]_i_3_n_4\,
      I3 => s_axi_control_ARADDR(2),
      I4 => \rdata[25]_i_4_n_4\,
      O => \rdata[25]_i_1_n_4\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808A808080808"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata[25]_i_5_n_4\,
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw3\(25),
      O => \rdata[25]_i_2_n_4\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[25]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(56),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(24),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[25]_i_3_n_4\
    );
\rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C2C2000002C20"
    )
        port map (
      I0 => \^w1\(24),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(56),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(24),
      O => \rdata[25]_i_4_n_4\
    );
\rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[25]\,
      I1 => \^colsw2\(25),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[25]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(25),
      O => \rdata[25]_i_5_n_4\
    );
\rdata[25]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[25]\,
      I1 => \^x_size\(25),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(56),
      O => \rdata[25]_i_6_n_4\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[26]_i_2_n_4\,
      I1 => \rdata[26]_i_3_n_4\,
      I2 => \rdata[26]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[26]_i_1_n_4\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(25),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(57),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(25),
      O => \rdata[26]_i_2_n_4\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(26),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[26]_i_5_n_4\,
      O => \rdata[26]_i_3_n_4\
    );
\rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[26]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(57),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(25),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[26]_i_4_n_4\
    );
\rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[26]\,
      I1 => \^colsw2\(26),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[26]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(26),
      O => \rdata[26]_i_5_n_4\
    );
\rdata[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[26]\,
      I1 => \^x_size\(26),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(57),
      O => \rdata[26]_i_6_n_4\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rdata[27]_i_2_n_4\,
      I1 => s_axi_control_ARADDR(6),
      I2 => \rdata[27]_i_3_n_4\,
      I3 => s_axi_control_ARADDR(2),
      I4 => \rdata[27]_i_4_n_4\,
      O => \rdata[27]_i_1_n_4\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808A808080808"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata[27]_i_5_n_4\,
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw3\(27),
      O => \rdata[27]_i_2_n_4\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[27]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(58),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(26),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[27]_i_3_n_4\
    );
\rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C2C2000002C20"
    )
        port map (
      I0 => \^w1\(26),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(58),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(26),
      O => \rdata[27]_i_4_n_4\
    );
\rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[27]\,
      I1 => \^colsw2\(27),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[27]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(27),
      O => \rdata[27]_i_5_n_4\
    );
\rdata[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[27]\,
      I1 => \^x_size\(27),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(58),
      O => \rdata[27]_i_6_n_4\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rdata[28]_i_2_n_4\,
      I1 => s_axi_control_ARADDR(6),
      I2 => \rdata[28]_i_3_n_4\,
      I3 => s_axi_control_ARADDR(2),
      I4 => \rdata[28]_i_4_n_4\,
      O => \rdata[28]_i_1_n_4\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808A808080808"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata[28]_i_5_n_4\,
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw3\(28),
      O => \rdata[28]_i_2_n_4\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[28]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(59),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(27),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[28]_i_3_n_4\
    );
\rdata[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C2C2000002C20"
    )
        port map (
      I0 => \^w1\(27),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(59),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(27),
      O => \rdata[28]_i_4_n_4\
    );
\rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[28]\,
      I1 => \^colsw2\(28),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[28]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(28),
      O => \rdata[28]_i_5_n_4\
    );
\rdata[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[28]\,
      I1 => \^x_size\(28),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(59),
      O => \rdata[28]_i_6_n_4\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rdata[29]_i_2_n_4\,
      I1 => s_axi_control_ARADDR(6),
      I2 => \rdata[29]_i_3_n_4\,
      I3 => s_axi_control_ARADDR(2),
      I4 => \rdata[29]_i_4_n_4\,
      O => \rdata[29]_i_1_n_4\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808A808080808"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata[29]_i_5_n_4\,
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw3\(29),
      O => \rdata[29]_i_2_n_4\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[29]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(60),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(28),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[29]_i_3_n_4\
    );
\rdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C2C2000002C20"
    )
        port map (
      I0 => \^w1\(28),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(60),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(28),
      O => \rdata[29]_i_4_n_4\
    );
\rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[29]\,
      I1 => \^colsw2\(29),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[29]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(29),
      O => \rdata[29]_i_5_n_4\
    );
\rdata[29]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[29]\,
      I1 => \^x_size\(29),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(60),
      O => \rdata[29]_i_6_n_4\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[2]_i_2_n_4\,
      I1 => \rdata[2]_i_3_n_4\,
      I2 => \rdata[2]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[2]_i_1_n_4\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^w1\(1),
      I3 => s_axi_control_ARADDR(4),
      I4 => p_13_in(2),
      I5 => \rdata[2]_i_5_n_4\,
      O => \rdata[2]_i_2_n_4\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(2),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[2]_i_6_n_4\,
      O => \rdata[2]_i_3_n_4\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[2]_i_7_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(33),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(1),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[2]_i_4_n_4\
    );
\rdata[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \^w3\(1),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^w2\(33),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      O => \rdata[2]_i_5_n_4\
    );
\rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[2]\,
      I1 => \^colsw2\(2),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[2]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(2),
      O => \rdata[2]_i_6_n_4\
    );
\rdata[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[2]\,
      I1 => \^x_size\(2),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(33),
      O => \rdata[2]_i_7_n_4\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[30]_i_2_n_4\,
      I1 => \rdata[30]_i_3_n_4\,
      I2 => \rdata[30]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[30]_i_1_n_4\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(29),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(61),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(29),
      O => \rdata[30]_i_2_n_4\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(30),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[30]_i_5_n_4\,
      O => \rdata[30]_i_3_n_4\
    );
\rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[30]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(61),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(29),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[30]_i_4_n_4\
    );
\rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[30]\,
      I1 => \^colsw2\(30),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[30]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(30),
      O => \rdata[30]_i_5_n_4\
    );
\rdata[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[30]\,
      I1 => \^x_size\(30),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(61),
      O => \rdata[30]_i_6_n_4\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \rdata[31]_i_1_n_4\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rdata[31]_i_4_n_4\,
      I1 => s_axi_control_ARADDR(6),
      I2 => \rdata[31]_i_5_n_4\,
      I3 => s_axi_control_ARADDR(2),
      I4 => \rdata[31]_i_6_n_4\,
      O => \rdata[31]_i_3_n_4\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808A808080808"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata[31]_i_7_n_4\,
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw3\(31),
      O => \rdata[31]_i_4_n_4\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[31]_i_8_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(62),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(30),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[31]_i_5_n_4\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C2C2000002C20"
    )
        port map (
      I0 => \^w1\(30),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(62),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(30),
      O => \rdata[31]_i_6_n_4\
    );
\rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[31]\,
      I1 => \^colsw2\(31),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[31]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(31),
      O => \rdata[31]_i_7_n_4\
    );
\rdata[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[31]\,
      I1 => \^x_size\(31),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(62),
      O => \rdata[31]_i_8_n_4\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[3]_i_2_n_4\,
      I1 => \rdata[3]_i_3_n_4\,
      I2 => \rdata[3]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[3]_i_1_n_4\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^w1\(2),
      I3 => s_axi_control_ARADDR(4),
      I4 => \int_ap_ready__0\,
      I5 => \rdata[3]_i_5_n_4\,
      O => \rdata[3]_i_2_n_4\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(3),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[3]_i_6_n_4\,
      O => \rdata[3]_i_3_n_4\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[3]_i_7_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(34),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(2),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[3]_i_4_n_4\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \^w3\(2),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^w2\(34),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      O => \rdata[3]_i_5_n_4\
    );
\rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[3]\,
      I1 => \^colsw2\(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[3]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(3),
      O => \rdata[3]_i_6_n_4\
    );
\rdata[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[3]\,
      I1 => \^x_size\(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(34),
      O => \rdata[3]_i_7_n_4\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[4]_i_2_n_4\,
      I1 => \rdata[4]_i_3_n_4\,
      I2 => \rdata[4]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[4]_i_1_n_4\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(3),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(35),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(3),
      O => \rdata[4]_i_2_n_4\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(4),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[4]_i_5_n_4\,
      O => \rdata[4]_i_3_n_4\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[4]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(35),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(3),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[4]_i_4_n_4\
    );
\rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[4]\,
      I1 => \^colsw2\(4),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[4]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(4),
      O => \rdata[4]_i_5_n_4\
    );
\rdata[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[4]\,
      I1 => \^x_size\(4),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(35),
      O => \rdata[4]_i_6_n_4\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[5]_i_2_n_4\,
      I1 => \rdata[5]_i_3_n_4\,
      I2 => \rdata[5]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[5]_i_1_n_4\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(4),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(36),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(4),
      O => \rdata[5]_i_2_n_4\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(5),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[5]_i_5_n_4\,
      O => \rdata[5]_i_3_n_4\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[5]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(36),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(4),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[5]_i_4_n_4\
    );
\rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[5]\,
      I1 => \^colsw2\(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[5]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(5),
      O => \rdata[5]_i_5_n_4\
    );
\rdata[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[5]\,
      I1 => \^x_size\(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(36),
      O => \rdata[5]_i_6_n_4\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[6]_i_2_n_4\,
      I1 => \rdata[6]_i_3_n_4\,
      I2 => \rdata[6]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[6]_i_1_n_4\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(5),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(37),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(5),
      O => \rdata[6]_i_2_n_4\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(6),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[6]_i_5_n_4\,
      O => \rdata[6]_i_3_n_4\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[6]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(37),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(5),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[6]_i_4_n_4\
    );
\rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[6]\,
      I1 => \^colsw2\(6),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[6]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(6),
      O => \rdata[6]_i_5_n_4\
    );
\rdata[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[6]\,
      I1 => \^x_size\(6),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(37),
      O => \rdata[6]_i_6_n_4\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A3F0A3"
    )
        port map (
      I0 => \rdata[7]_i_2_n_4\,
      I1 => \rdata[7]_i_3_n_4\,
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(6),
      I4 => \rdata[7]_i_4_n_4\,
      O => \rdata[7]_i_1_n_4\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[7]_i_5_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(38),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(6),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[7]_i_2_n_4\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^w1\(6),
      I3 => s_axi_control_ARADDR(4),
      I4 => p_13_in(7),
      I5 => \rdata[7]_i_6_n_4\,
      O => \rdata[7]_i_3_n_4\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(7),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[7]_i_7_n_4\,
      O => \rdata[7]_i_4_n_4\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[7]\,
      I1 => \^x_size\(7),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(38),
      O => \rdata[7]_i_5_n_4\
    );
\rdata[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \^w3\(6),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^w2\(38),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      O => \rdata[7]_i_6_n_4\
    );
\rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[7]\,
      I1 => \^colsw2\(7),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[7]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(7),
      O => \rdata[7]_i_7_n_4\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[8]_i_2_n_4\,
      I1 => \rdata[8]_i_3_n_4\,
      I2 => \rdata[8]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[8]_i_1_n_4\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3D3DFFFFFD3DF"
    )
        port map (
      I0 => \^w1\(7),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => \^w2\(39),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^w3\(7),
      O => \rdata[8]_i_2_n_4\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(8),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[8]_i_5_n_4\,
      O => \rdata[8]_i_3_n_4\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[8]_i_6_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(39),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(7),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[8]_i_4_n_4\
    );
\rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[8]\,
      I1 => \^colsw2\(8),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[8]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(8),
      O => \rdata[8]_i_5_n_4\
    );
\rdata[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[8]\,
      I1 => \^x_size\(8),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(39),
      O => \rdata[8]_i_6_n_4\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F00055"
    )
        port map (
      I0 => \rdata[9]_i_2_n_4\,
      I1 => \rdata[9]_i_3_n_4\,
      I2 => \rdata[9]_i_4_n_4\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[9]_i_1_n_4\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^w1\(8),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^interrupt\,
      I5 => \rdata[9]_i_5_n_4\,
      O => \rdata[9]_i_2_n_4\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFF"
    )
        port map (
      I0 => \^colsw3\(9),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      I4 => \rdata[9]_i_6_n_4\,
      O => \rdata[9]_i_3_n_4\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[9]_i_7_n_4\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \^w1\(40),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w2\(8),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[9]_i_4_n_4\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \^w3\(8),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^w2\(40),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      O => \rdata[9]_i_5_n_4\
    );
\rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_rowsW3_reg_n_4_[9]\,
      I1 => \^colsw2\(9),
      I2 => s_axi_control_ARADDR(4),
      I3 => \int_rowsW2_reg_n_4_[9]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^colsw1\(9),
      O => \rdata[9]_i_6_n_4\
    );
\rdata[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \int_rowsW1_reg_n_4_[9]\,
      I1 => \^x_size\(9),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^w3\(40),
      O => \rdata[9]_i_7_n_4\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_4\,
      Q => s_axi_control_RDATA(0),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_4\,
      Q => s_axi_control_RDATA(10),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_4\,
      Q => s_axi_control_RDATA(11),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_4\,
      Q => s_axi_control_RDATA(12),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_4\,
      Q => s_axi_control_RDATA(13),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_4\,
      Q => s_axi_control_RDATA(14),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_4\,
      Q => s_axi_control_RDATA(15),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_4\,
      Q => s_axi_control_RDATA(16),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_4\,
      Q => s_axi_control_RDATA(17),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_4\,
      Q => s_axi_control_RDATA(18),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_4\,
      Q => s_axi_control_RDATA(19),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_4\,
      Q => s_axi_control_RDATA(1),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_7_n_4\,
      I1 => \rdata[1]_i_8_n_4\,
      O => \rdata_reg[1]_i_4_n_4\,
      S => s_axi_control_ARADDR(5)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_4\,
      Q => s_axi_control_RDATA(20),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_4\,
      Q => s_axi_control_RDATA(21),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_4\,
      Q => s_axi_control_RDATA(22),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_4\,
      Q => s_axi_control_RDATA(23),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_4\,
      Q => s_axi_control_RDATA(24),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_4\,
      Q => s_axi_control_RDATA(25),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_4\,
      Q => s_axi_control_RDATA(26),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_4\,
      Q => s_axi_control_RDATA(27),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_4\,
      Q => s_axi_control_RDATA(28),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_4\,
      Q => s_axi_control_RDATA(29),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_4\,
      Q => s_axi_control_RDATA(2),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_4\,
      Q => s_axi_control_RDATA(30),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_4\,
      Q => s_axi_control_RDATA(31),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_4\,
      Q => s_axi_control_RDATA(3),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_4\,
      Q => s_axi_control_RDATA(4),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_4\,
      Q => s_axi_control_RDATA(5),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_4\,
      Q => s_axi_control_RDATA(6),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_4\,
      Q => s_axi_control_RDATA(7),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_4\,
      Q => s_axi_control_RDATA(8),
      R => \rdata[31]_i_1_n_4\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_4\,
      Q => s_axi_control_RDATA(9),
      R => \rdata[31]_i_1_n_4\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_4_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_4_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_4_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_4_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_4_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ack_in_t_reg : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[49]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \ap_CS_fsm_reg[49]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \temp_last_reg_155_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[50]\ : in STD_LOGIC;
    \i_fu_52_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \i_fu_52_reg[30]_i_4_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \temp_last_reg_155_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \temp_last_reg_155_reg[0]_i_7_0\ : in STD_LOGIC;
    \temp_last_reg_155_reg[0]_i_7_1\ : in STD_LOGIC;
    \temp_last_reg_155_reg[0]_i_7_2\ : in STD_LOGIC;
    \temp_last_reg_155_reg[0]_i_7_3\ : in STD_LOGIC;
    \temp_last_reg_155_reg[0]_i_3_0\ : in STD_LOGIC;
    \temp_last_reg_155_reg[0]_i_3_1\ : in STD_LOGIC;
    \temp_last_reg_155_reg[0]_i_3_2\ : in STD_LOGIC;
    \temp_last_reg_155_reg[0]_i_3_3\ : in STD_LOGIC;
    \temp_last_reg_155_reg[0]_i_2_1\ : in STD_LOGIC;
    \temp_last_reg_155_reg[0]_i_2_2\ : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    icmp_ln51_4_reg_15036 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_4\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_4\ : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_fu_52[30]_i_10_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_11_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_12_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_13_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_14_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_15_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_17_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_18_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_19_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_20_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_21_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_22_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_23_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_24_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_26_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_27_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_28_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_29_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_30_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_31_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_32_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_33_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_34_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_35_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_36_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_37_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_38_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_39_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_40_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_41_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_8_n_4\ : STD_LOGIC;
  signal \i_fu_52[30]_i_9_n_4\ : STD_LOGIC;
  signal \i_fu_52[4]_i_2_n_4\ : STD_LOGIC;
  signal \i_fu_52[4]_i_3_n_4\ : STD_LOGIC;
  signal \i_fu_52[4]_i_4_n_4\ : STD_LOGIC;
  signal \i_fu_52[4]_i_5_n_4\ : STD_LOGIC;
  signal \i_fu_52[8]_i_4_n_4\ : STD_LOGIC;
  signal \i_fu_52[8]_i_5_n_4\ : STD_LOGIC;
  signal \i_fu_52_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_52_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_52_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_52_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_52_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_52_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_52_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_52_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_52_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_52_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_52_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_52_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_52_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_52_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_52_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_52_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_52_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_52_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_52_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_52_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_16_n_4\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_16_n_5\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_16_n_6\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_16_n_7\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_25_n_4\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_25_n_5\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_25_n_6\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_25_n_7\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_3_n_7\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_4_n_5\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_4_n_6\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_4_n_7\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_7_n_4\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_7_n_5\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_7_n_6\ : STD_LOGIC;
  signal \i_fu_52_reg[30]_i_7_n_7\ : STD_LOGIC;
  signal \i_fu_52_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_52_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_52_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_52_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_52_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_52_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_52_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_52_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal icmp_ln163_fu_112_p2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 30 downto 7 );
  signal temp_last_fu_129_p2 : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_10_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_11_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_14_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_15_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_16_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_17_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_25_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_4_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_5_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_6_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_8_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_9_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \temp_last_reg_155_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \temp_last_reg_155_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \temp_last_reg_155_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \temp_last_reg_155_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \temp_last_reg_155_reg[0]_i_7_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155_reg[0]_i_7_n_5\ : STD_LOGIC;
  signal \temp_last_reg_155_reg[0]_i_7_n_6\ : STD_LOGIC;
  signal \temp_last_reg_155_reg[0]_i_7_n_7\ : STD_LOGIC;
  signal \NLW_i_fu_52_reg[30]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_52_reg[30]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_52_reg[30]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_fu_52_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_fu_52_reg[30]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_52_reg[30]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_last_reg_155_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_temp_last_reg_155_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_last_reg_155_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_last_reg_155_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_52_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_52_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_52_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_52_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_52_reg[28]_i_1\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \i_fu_52_reg[30]_i_16\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \i_fu_52_reg[30]_i_25\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_52_reg[30]_i_3\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \i_fu_52_reg[30]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \i_fu_52_reg[30]_i_7\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_52_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_52_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_i_52 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of ram_reg_i_53 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of ram_reg_i_54 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of ram_reg_i_55 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of ram_reg_i_56 : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of ram_reg_i_57 : label is "soft_lutpair390";
begin
\ap_CS_fsm[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEEEAEAAAEEEAE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => ap_done_cache,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \ap_CS_fsm_reg[50]\,
      I5 => icmp_ln163_fu_112_p2,
      O => \ap_CS_fsm_reg[49]\(0)
    );
\ap_CS_fsm[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22002200EE002E00"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \temp_last_reg_155_reg[0]\,
      I3 => Q(2),
      I4 => output_stream_TREADY_int_regslice,
      I5 => icmp_ln163_fu_112_p2,
      O => ap_NS_fsm1
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A80808"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_done_cache,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I3 => icmp_ln163_fu_112_p2,
      I4 => \ap_CS_fsm_reg[50]\,
      O => \ap_done_cache_i_1__5_n_4\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_4\,
      Q => ap_done_cache,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8A8A800A0A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => icmp_ln163_fu_112_p2,
      I2 => \temp_last_reg_155_reg[0]\,
      I3 => Q(2),
      I4 => output_stream_TREADY_int_regslice,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => icmp_ln163_fu_112_p2,
      I2 => \ap_CS_fsm_reg[50]\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__5_n_4\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_4\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFEFEAAAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln163_fu_112_p2,
      I2 => \temp_last_reg_155_reg[0]\,
      I3 => Q(2),
      I4 => output_stream_TREADY_int_regslice,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      O => \ap_CS_fsm_reg[49]_0\
    );
\i_fu_52[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_52_reg[30]\(0),
      O => D(0)
    );
\i_fu_52[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(12),
      O => p_0_in(12)
    );
\i_fu_52[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(11),
      O => p_0_in(11)
    );
\i_fu_52[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(10),
      O => p_0_in(10)
    );
\i_fu_52[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(9),
      O => p_0_in(9)
    );
\i_fu_52[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(16),
      O => p_0_in(16)
    );
\i_fu_52[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(15),
      O => p_0_in(15)
    );
\i_fu_52[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(14),
      O => p_0_in(14)
    );
\i_fu_52[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(13),
      O => p_0_in(13)
    );
\i_fu_52[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(20),
      O => p_0_in(20)
    );
\i_fu_52[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(19),
      O => p_0_in(19)
    );
\i_fu_52[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(18),
      O => p_0_in(18)
    );
\i_fu_52[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(17),
      O => p_0_in(17)
    );
\i_fu_52[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(24),
      O => p_0_in(24)
    );
\i_fu_52[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(23),
      O => p_0_in(23)
    );
\i_fu_52[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(22),
      O => p_0_in(22)
    );
\i_fu_52[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(21),
      O => p_0_in(21)
    );
\i_fu_52[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(28),
      O => p_0_in(28)
    );
\i_fu_52[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(27),
      O => p_0_in(27)
    );
\i_fu_52[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(26),
      O => p_0_in(26)
    );
\i_fu_52[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(25),
      O => p_0_in(25)
    );
\i_fu_52[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2220000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I1 => \temp_last_reg_155_reg[0]\,
      I2 => Q(2),
      I3 => output_stream_TREADY_int_regslice,
      I4 => ap_loop_init_int,
      I5 => icmp_ln163_fu_112_p2,
      O => SR(0)
    );
\i_fu_52[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(26),
      I1 => \i_fu_52_reg[30]_i_4_0\(26),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \i_fu_52_reg[30]_i_4_0\(27),
      I5 => \i_fu_52_reg[30]\(27),
      O => \i_fu_52[30]_i_10_n_4\
    );
\i_fu_52[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(24),
      I1 => \i_fu_52_reg[30]_i_4_0\(24),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \i_fu_52_reg[30]_i_4_0\(25),
      I5 => \i_fu_52_reg[30]\(25),
      O => \i_fu_52[30]_i_11_n_4\
    );
\i_fu_52[30]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AD5"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(30),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I3 => \i_fu_52_reg[30]_i_4_0\(30),
      I4 => \i_fu_52_reg[30]_i_4_0\(31),
      O => \i_fu_52[30]_i_12_n_4\
    );
\i_fu_52[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888144412221111"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(28),
      I1 => \i_fu_52_reg[30]_i_4_0\(29),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \i_fu_52_reg[30]\(28),
      I5 => \i_fu_52_reg[30]\(29),
      O => \i_fu_52[30]_i_13_n_4\
    );
\i_fu_52[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(26),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I3 => \i_fu_52_reg[30]_i_4_0\(27),
      I4 => \i_fu_52_reg[30]\(27),
      I5 => \i_fu_52_reg[30]\(26),
      O => \i_fu_52[30]_i_14_n_4\
    );
\i_fu_52[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(24),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I3 => \i_fu_52_reg[30]_i_4_0\(25),
      I4 => \i_fu_52_reg[30]\(25),
      I5 => \i_fu_52_reg[30]\(24),
      O => \i_fu_52[30]_i_15_n_4\
    );
\i_fu_52[30]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4FCC040404"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(22),
      I1 => \i_fu_52_reg[30]_i_4_0\(22),
      I2 => \i_fu_52_reg[30]\(23),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \i_fu_52_reg[30]_i_4_0\(23),
      O => \i_fu_52[30]_i_17_n_4\
    );
\i_fu_52[30]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(20),
      I1 => \i_fu_52_reg[30]_i_4_0\(20),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \i_fu_52_reg[30]_i_4_0\(21),
      I5 => \i_fu_52_reg[30]\(21),
      O => \i_fu_52[30]_i_18_n_4\
    );
\i_fu_52[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(18),
      I1 => \i_fu_52_reg[30]_i_4_0\(18),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \i_fu_52_reg[30]_i_4_0\(19),
      I5 => \i_fu_52_reg[30]\(19),
      O => \i_fu_52[30]_i_19_n_4\
    );
\i_fu_52[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \temp_last_reg_155_reg[0]\,
      I4 => icmp_ln163_fu_112_p2,
      O => E(0)
    );
\i_fu_52[30]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4FCC040404"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(16),
      I1 => \i_fu_52_reg[30]_i_4_0\(16),
      I2 => \i_fu_52_reg[30]\(17),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \i_fu_52_reg[30]_i_4_0\(17),
      O => \i_fu_52[30]_i_20_n_4\
    );
\i_fu_52[30]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888144412221111"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(22),
      I1 => \i_fu_52_reg[30]_i_4_0\(23),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \i_fu_52_reg[30]\(22),
      I5 => \i_fu_52_reg[30]\(23),
      O => \i_fu_52[30]_i_21_n_4\
    );
\i_fu_52[30]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(20),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I3 => \i_fu_52_reg[30]_i_4_0\(21),
      I4 => \i_fu_52_reg[30]\(21),
      I5 => \i_fu_52_reg[30]\(20),
      O => \i_fu_52[30]_i_22_n_4\
    );
\i_fu_52[30]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(18),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I3 => \i_fu_52_reg[30]_i_4_0\(19),
      I4 => \i_fu_52_reg[30]\(19),
      I5 => \i_fu_52_reg[30]\(18),
      O => \i_fu_52[30]_i_23_n_4\
    );
\i_fu_52[30]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888144412221111"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(16),
      I1 => \i_fu_52_reg[30]_i_4_0\(17),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \i_fu_52_reg[30]\(16),
      I5 => \i_fu_52_reg[30]\(17),
      O => \i_fu_52[30]_i_24_n_4\
    );
\i_fu_52[30]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(14),
      I1 => \i_fu_52_reg[30]_i_4_0\(14),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \i_fu_52_reg[30]_i_4_0\(15),
      I5 => \i_fu_52_reg[30]\(15),
      O => \i_fu_52[30]_i_26_n_4\
    );
\i_fu_52[30]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(12),
      I1 => \i_fu_52_reg[30]_i_4_0\(12),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \i_fu_52_reg[30]_i_4_0\(13),
      I5 => \i_fu_52_reg[30]\(13),
      O => \i_fu_52[30]_i_27_n_4\
    );
\i_fu_52[30]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4FCC040404"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(10),
      I1 => \i_fu_52_reg[30]_i_4_0\(10),
      I2 => \i_fu_52_reg[30]\(11),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \i_fu_52_reg[30]_i_4_0\(11),
      O => \i_fu_52[30]_i_28_n_4\
    );
\i_fu_52[30]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(8),
      I1 => \i_fu_52_reg[30]_i_4_0\(8),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \i_fu_52_reg[30]_i_4_0\(9),
      I5 => \i_fu_52_reg[30]\(9),
      O => \i_fu_52[30]_i_29_n_4\
    );
\i_fu_52[30]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(14),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I3 => \i_fu_52_reg[30]_i_4_0\(15),
      I4 => \i_fu_52_reg[30]\(15),
      I5 => \i_fu_52_reg[30]\(14),
      O => \i_fu_52[30]_i_30_n_4\
    );
\i_fu_52[30]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I3 => \i_fu_52_reg[30]_i_4_0\(13),
      I4 => \i_fu_52_reg[30]\(13),
      I5 => \i_fu_52_reg[30]\(12),
      O => \i_fu_52[30]_i_31_n_4\
    );
\i_fu_52[30]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888144412221111"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(10),
      I1 => \i_fu_52_reg[30]_i_4_0\(11),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \i_fu_52_reg[30]\(10),
      I5 => \i_fu_52_reg[30]\(11),
      O => \i_fu_52[30]_i_32_n_4\
    );
\i_fu_52[30]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I3 => \i_fu_52_reg[30]_i_4_0\(9),
      I4 => \i_fu_52_reg[30]\(9),
      I5 => \i_fu_52_reg[30]\(8),
      O => \i_fu_52[30]_i_33_n_4\
    );
\i_fu_52[30]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(6),
      I1 => \i_fu_52_reg[30]_i_4_0\(6),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \i_fu_52_reg[30]_i_4_0\(7),
      I5 => \i_fu_52_reg[30]\(7),
      O => \i_fu_52[30]_i_34_n_4\
    );
\i_fu_52[30]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4FCC040404"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(4),
      I1 => \i_fu_52_reg[30]_i_4_0\(4),
      I2 => \i_fu_52_reg[30]\(5),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \i_fu_52_reg[30]_i_4_0\(5),
      O => \i_fu_52[30]_i_35_n_4\
    );
\i_fu_52[30]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(2),
      I1 => \i_fu_52_reg[30]_i_4_0\(2),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \i_fu_52_reg[30]_i_4_0\(3),
      I5 => \i_fu_52_reg[30]\(3),
      O => \i_fu_52[30]_i_36_n_4\
    );
\i_fu_52[30]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(0),
      I1 => \i_fu_52_reg[30]_i_4_0\(0),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \i_fu_52_reg[30]_i_4_0\(1),
      I5 => \i_fu_52_reg[30]\(1),
      O => \i_fu_52[30]_i_37_n_4\
    );
\i_fu_52[30]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I3 => \i_fu_52_reg[30]_i_4_0\(7),
      I4 => \i_fu_52_reg[30]\(7),
      I5 => \i_fu_52_reg[30]\(6),
      O => \i_fu_52[30]_i_38_n_4\
    );
\i_fu_52[30]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888144412221111"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(4),
      I1 => \i_fu_52_reg[30]_i_4_0\(5),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \i_fu_52_reg[30]\(4),
      I5 => \i_fu_52_reg[30]\(5),
      O => \i_fu_52[30]_i_39_n_4\
    );
\i_fu_52[30]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I3 => \i_fu_52_reg[30]_i_4_0\(3),
      I4 => \i_fu_52_reg[30]\(3),
      I5 => \i_fu_52_reg[30]\(2),
      O => \i_fu_52[30]_i_40_n_4\
    );
\i_fu_52[30]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00406A15004055"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I3 => \i_fu_52_reg[30]\(1),
      I4 => \i_fu_52_reg[30]_i_4_0\(1),
      I5 => \i_fu_52_reg[30]\(0),
      O => \i_fu_52[30]_i_41_n_4\
    );
\i_fu_52[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(30),
      O => p_0_in(30)
    );
\i_fu_52[30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(29),
      O => p_0_in(29)
    );
\i_fu_52[30]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000080AA"
    )
        port map (
      I0 => \i_fu_52_reg[30]_i_4_0\(30),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_52_reg[30]\(30),
      I4 => \i_fu_52_reg[30]_i_4_0\(31),
      O => \i_fu_52[30]_i_8_n_4\
    );
\i_fu_52[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4FCC040404"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(28),
      I1 => \i_fu_52_reg[30]_i_4_0\(28),
      I2 => \i_fu_52_reg[30]\(29),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \i_fu_52_reg[30]_i_4_0\(29),
      O => \i_fu_52[30]_i_9_n_4\
    );
\i_fu_52[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(4),
      O => \i_fu_52[4]_i_2_n_4\
    );
\i_fu_52[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(3),
      O => \i_fu_52[4]_i_3_n_4\
    );
\i_fu_52[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(2),
      O => \i_fu_52[4]_i_4_n_4\
    );
\i_fu_52[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(1),
      O => \i_fu_52[4]_i_5_n_4\
    );
\i_fu_52[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(8),
      O => p_0_in(8)
    );
\i_fu_52[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(7),
      O => p_0_in(7)
    );
\i_fu_52[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(6),
      O => \i_fu_52[8]_i_4_n_4\
    );
\i_fu_52[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(5),
      O => \i_fu_52[8]_i_5_n_4\
    );
\i_fu_52_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_52_reg[8]_i_1_n_4\,
      CO(3) => \i_fu_52_reg[12]_i_1_n_4\,
      CO(2) => \i_fu_52_reg[12]_i_1_n_5\,
      CO(1) => \i_fu_52_reg[12]_i_1_n_6\,
      CO(0) => \i_fu_52_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\i_fu_52_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_52_reg[12]_i_1_n_4\,
      CO(3) => \i_fu_52_reg[16]_i_1_n_4\,
      CO(2) => \i_fu_52_reg[16]_i_1_n_5\,
      CO(1) => \i_fu_52_reg[16]_i_1_n_6\,
      CO(0) => \i_fu_52_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\i_fu_52_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_52_reg[16]_i_1_n_4\,
      CO(3) => \i_fu_52_reg[20]_i_1_n_4\,
      CO(2) => \i_fu_52_reg[20]_i_1_n_5\,
      CO(1) => \i_fu_52_reg[20]_i_1_n_6\,
      CO(0) => \i_fu_52_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\i_fu_52_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_52_reg[20]_i_1_n_4\,
      CO(3) => \i_fu_52_reg[24]_i_1_n_4\,
      CO(2) => \i_fu_52_reg[24]_i_1_n_5\,
      CO(1) => \i_fu_52_reg[24]_i_1_n_6\,
      CO(0) => \i_fu_52_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(24 downto 21),
      S(3 downto 0) => p_0_in(24 downto 21)
    );
\i_fu_52_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_52_reg[24]_i_1_n_4\,
      CO(3) => \i_fu_52_reg[28]_i_1_n_4\,
      CO(2) => \i_fu_52_reg[28]_i_1_n_5\,
      CO(1) => \i_fu_52_reg[28]_i_1_n_6\,
      CO(0) => \i_fu_52_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(28 downto 25),
      S(3 downto 0) => p_0_in(28 downto 25)
    );
\i_fu_52_reg[30]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_52_reg[30]_i_25_n_4\,
      CO(3) => \i_fu_52_reg[30]_i_16_n_4\,
      CO(2) => \i_fu_52_reg[30]_i_16_n_5\,
      CO(1) => \i_fu_52_reg[30]_i_16_n_6\,
      CO(0) => \i_fu_52_reg[30]_i_16_n_7\,
      CYINIT => '0',
      DI(3) => \i_fu_52[30]_i_26_n_4\,
      DI(2) => \i_fu_52[30]_i_27_n_4\,
      DI(1) => \i_fu_52[30]_i_28_n_4\,
      DI(0) => \i_fu_52[30]_i_29_n_4\,
      O(3 downto 0) => \NLW_i_fu_52_reg[30]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \i_fu_52[30]_i_30_n_4\,
      S(2) => \i_fu_52[30]_i_31_n_4\,
      S(1) => \i_fu_52[30]_i_32_n_4\,
      S(0) => \i_fu_52[30]_i_33_n_4\
    );
\i_fu_52_reg[30]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_52_reg[30]_i_25_n_4\,
      CO(2) => \i_fu_52_reg[30]_i_25_n_5\,
      CO(1) => \i_fu_52_reg[30]_i_25_n_6\,
      CO(0) => \i_fu_52_reg[30]_i_25_n_7\,
      CYINIT => '0',
      DI(3) => \i_fu_52[30]_i_34_n_4\,
      DI(2) => \i_fu_52[30]_i_35_n_4\,
      DI(1) => \i_fu_52[30]_i_36_n_4\,
      DI(0) => \i_fu_52[30]_i_37_n_4\,
      O(3 downto 0) => \NLW_i_fu_52_reg[30]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \i_fu_52[30]_i_38_n_4\,
      S(2) => \i_fu_52[30]_i_39_n_4\,
      S(1) => \i_fu_52[30]_i_40_n_4\,
      S(0) => \i_fu_52[30]_i_41_n_4\
    );
\i_fu_52_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_52_reg[28]_i_1_n_4\,
      CO(3 downto 1) => \NLW_i_fu_52_reg[30]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_fu_52_reg[30]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i_fu_52_reg[30]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(30 downto 29),
      S(3 downto 2) => B"00",
      S(1 downto 0) => p_0_in(30 downto 29)
    );
\i_fu_52_reg[30]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_52_reg[30]_i_7_n_4\,
      CO(3) => icmp_ln163_fu_112_p2,
      CO(2) => \i_fu_52_reg[30]_i_4_n_5\,
      CO(1) => \i_fu_52_reg[30]_i_4_n_6\,
      CO(0) => \i_fu_52_reg[30]_i_4_n_7\,
      CYINIT => '0',
      DI(3) => \i_fu_52[30]_i_8_n_4\,
      DI(2) => \i_fu_52[30]_i_9_n_4\,
      DI(1) => \i_fu_52[30]_i_10_n_4\,
      DI(0) => \i_fu_52[30]_i_11_n_4\,
      O(3 downto 0) => \NLW_i_fu_52_reg[30]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \i_fu_52[30]_i_12_n_4\,
      S(2) => \i_fu_52[30]_i_13_n_4\,
      S(1) => \i_fu_52[30]_i_14_n_4\,
      S(0) => \i_fu_52[30]_i_15_n_4\
    );
\i_fu_52_reg[30]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_52_reg[30]_i_16_n_4\,
      CO(3) => \i_fu_52_reg[30]_i_7_n_4\,
      CO(2) => \i_fu_52_reg[30]_i_7_n_5\,
      CO(1) => \i_fu_52_reg[30]_i_7_n_6\,
      CO(0) => \i_fu_52_reg[30]_i_7_n_7\,
      CYINIT => '0',
      DI(3) => \i_fu_52[30]_i_17_n_4\,
      DI(2) => \i_fu_52[30]_i_18_n_4\,
      DI(1) => \i_fu_52[30]_i_19_n_4\,
      DI(0) => \i_fu_52[30]_i_20_n_4\,
      O(3 downto 0) => \NLW_i_fu_52_reg[30]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \i_fu_52[30]_i_21_n_4\,
      S(2) => \i_fu_52[30]_i_22_n_4\,
      S(1) => \i_fu_52[30]_i_23_n_4\,
      S(0) => \i_fu_52[30]_i_24_n_4\
    );
\i_fu_52_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_52_reg[4]_i_1_n_4\,
      CO(2) => \i_fu_52_reg[4]_i_1_n_5\,
      CO(1) => \i_fu_52_reg[4]_i_1_n_6\,
      CO(0) => \i_fu_52_reg[4]_i_1_n_7\,
      CYINIT => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(4 downto 1),
      S(3) => \i_fu_52[4]_i_2_n_4\,
      S(2) => \i_fu_52[4]_i_3_n_4\,
      S(1) => \i_fu_52[4]_i_4_n_4\,
      S(0) => \i_fu_52[4]_i_5_n_4\
    );
\i_fu_52_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_52_reg[4]_i_1_n_4\,
      CO(3) => \i_fu_52_reg[8]_i_1_n_4\,
      CO(2) => \i_fu_52_reg[8]_i_1_n_5\,
      CO(1) => \i_fu_52_reg[8]_i_1_n_6\,
      CO(0) => \i_fu_52_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(8 downto 5),
      S(3 downto 2) => p_0_in(8 downto 7),
      S(1) => \i_fu_52[8]_i_4_n_4\,
      S(0) => \i_fu_52[8]_i_5_n_4\
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0(6),
      I1 => Q(2),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(6),
      I3 => Q(0),
      I4 => icmp_ln51_4_reg_15036,
      I5 => ram_reg(6),
      O => ADDRARDADDR(6)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0(5),
      I1 => Q(2),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(5),
      I3 => Q(0),
      I4 => icmp_ln51_4_reg_15036,
      I5 => ram_reg(5),
      O => ADDRARDADDR(5)
    );
ram_reg_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(6),
      O => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0(6)
    );
ram_reg_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(5),
      O => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0(5)
    );
ram_reg_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(4),
      O => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0(4)
    );
ram_reg_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(3),
      O => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0(3)
    );
ram_reg_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(2),
      O => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0(2)
    );
ram_reg_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(1),
      O => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0(1)
    );
ram_reg_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => \i_fu_52_reg[30]\(0),
      O => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0(0)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0(4),
      I1 => Q(2),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(4),
      I3 => Q(0),
      I4 => icmp_ln51_4_reg_15036,
      I5 => ram_reg(4),
      O => ADDRARDADDR(4)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0(3),
      I1 => Q(2),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(3),
      I3 => Q(0),
      I4 => icmp_ln51_4_reg_15036,
      I5 => ram_reg(3),
      O => ADDRARDADDR(3)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0(2),
      I1 => Q(2),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(2),
      I3 => Q(0),
      I4 => icmp_ln51_4_reg_15036,
      I5 => ram_reg(2),
      O => ADDRARDADDR(2)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0(1),
      I1 => Q(2),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(1),
      I3 => Q(0),
      I4 => icmp_ln51_4_reg_15036,
      I5 => ram_reg(1),
      O => ADDRARDADDR(1)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_layer3_activations_address0(0),
      I1 => Q(2),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(0),
      I3 => Q(0),
      I4 => icmp_ln51_4_reg_15036,
      I5 => ram_reg(0),
      O => ADDRARDADDR(0)
    );
\temp_last_reg_155[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => temp_last_fu_129_p2,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \temp_last_reg_155_reg[0]\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST,
      O => ack_in_t_reg
    );
\temp_last_reg_155[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => \temp_last_reg_155_reg[0]_i_2_0\(16),
      I1 => \temp_last_reg_155_reg[0]_i_2_0\(15),
      I2 => \temp_last_reg_155_reg[0]_i_2_0\(17),
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I5 => \temp_last_reg_155_reg[0]_i_3_1\,
      O => \temp_last_reg_155[0]_i_10_n_4\
    );
\temp_last_reg_155[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => \temp_last_reg_155_reg[0]_i_2_0\(13),
      I1 => \temp_last_reg_155_reg[0]_i_2_0\(12),
      I2 => \temp_last_reg_155_reg[0]_i_2_0\(14),
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I5 => \temp_last_reg_155_reg[0]_i_3_0\,
      O => \temp_last_reg_155[0]_i_11_n_4\
    );
\temp_last_reg_155[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => \temp_last_reg_155_reg[0]_i_2_0\(10),
      I1 => \temp_last_reg_155_reg[0]_i_2_0\(9),
      I2 => \temp_last_reg_155_reg[0]_i_2_0\(11),
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I5 => \temp_last_reg_155_reg[0]_i_7_3\,
      O => \temp_last_reg_155[0]_i_14_n_4\
    );
\temp_last_reg_155[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => \temp_last_reg_155_reg[0]_i_2_0\(7),
      I1 => \temp_last_reg_155_reg[0]_i_2_0\(6),
      I2 => \temp_last_reg_155_reg[0]_i_2_0\(8),
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I5 => \temp_last_reg_155_reg[0]_i_7_2\,
      O => \temp_last_reg_155[0]_i_15_n_4\
    );
\temp_last_reg_155[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => \temp_last_reg_155_reg[0]_i_2_0\(4),
      I1 => \temp_last_reg_155_reg[0]_i_2_0\(3),
      I2 => \temp_last_reg_155_reg[0]_i_2_0\(5),
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I5 => \temp_last_reg_155_reg[0]_i_7_1\,
      O => \temp_last_reg_155[0]_i_16_n_4\
    );
\temp_last_reg_155[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74CC300030333000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \temp_last_reg_155_reg[0]_i_2_0\(2),
      I2 => \temp_last_reg_155[0]_i_25_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I4 => \temp_last_reg_155_reg[0]_i_7_0\,
      I5 => \i_fu_52_reg[30]\(2),
      O => \temp_last_reg_155[0]_i_17_n_4\
    );
\temp_last_reg_155[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020242061203"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \temp_last_reg_155_reg[0]_i_2_0\(0),
      I2 => \temp_last_reg_155_reg[0]_i_2_0\(1),
      I3 => \i_fu_52_reg[30]\(1),
      I4 => \i_fu_52_reg[30]\(0),
      I5 => \i_fu_52_reg[30]\(2),
      O => \temp_last_reg_155[0]_i_25_n_4\
    );
\temp_last_reg_155[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AD5"
    )
        port map (
      I0 => \i_fu_52_reg[30]\(30),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I3 => \temp_last_reg_155_reg[0]_i_2_0\(30),
      I4 => \temp_last_reg_155_reg[0]_i_2_0\(31),
      O => \temp_last_reg_155[0]_i_4_n_4\
    );
\temp_last_reg_155[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => \temp_last_reg_155_reg[0]_i_2_0\(28),
      I1 => \temp_last_reg_155_reg[0]_i_2_0\(27),
      I2 => \temp_last_reg_155_reg[0]_i_2_0\(29),
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I5 => \temp_last_reg_155_reg[0]_i_2_2\,
      O => \temp_last_reg_155[0]_i_5_n_4\
    );
\temp_last_reg_155[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => \temp_last_reg_155_reg[0]_i_2_0\(25),
      I1 => \temp_last_reg_155_reg[0]_i_2_0\(24),
      I2 => \temp_last_reg_155_reg[0]_i_2_0\(26),
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I5 => \temp_last_reg_155_reg[0]_i_2_1\,
      O => \temp_last_reg_155[0]_i_6_n_4\
    );
\temp_last_reg_155[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => \temp_last_reg_155_reg[0]_i_2_0\(22),
      I1 => \temp_last_reg_155_reg[0]_i_2_0\(21),
      I2 => \temp_last_reg_155_reg[0]_i_2_0\(23),
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I5 => \temp_last_reg_155_reg[0]_i_3_3\,
      O => \temp_last_reg_155[0]_i_8_n_4\
    );
\temp_last_reg_155[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => \temp_last_reg_155_reg[0]_i_2_0\(19),
      I1 => \temp_last_reg_155_reg[0]_i_2_0\(18),
      I2 => \temp_last_reg_155_reg[0]_i_2_0\(20),
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I5 => \temp_last_reg_155_reg[0]_i_3_2\,
      O => \temp_last_reg_155[0]_i_9_n_4\
    );
\temp_last_reg_155_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_last_reg_155_reg[0]_i_3_n_4\,
      CO(3) => \NLW_temp_last_reg_155_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => temp_last_fu_129_p2,
      CO(1) => \temp_last_reg_155_reg[0]_i_2_n_6\,
      CO(0) => \temp_last_reg_155_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_temp_last_reg_155_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \temp_last_reg_155[0]_i_4_n_4\,
      S(1) => \temp_last_reg_155[0]_i_5_n_4\,
      S(0) => \temp_last_reg_155[0]_i_6_n_4\
    );
\temp_last_reg_155_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp_last_reg_155_reg[0]_i_7_n_4\,
      CO(3) => \temp_last_reg_155_reg[0]_i_3_n_4\,
      CO(2) => \temp_last_reg_155_reg[0]_i_3_n_5\,
      CO(1) => \temp_last_reg_155_reg[0]_i_3_n_6\,
      CO(0) => \temp_last_reg_155_reg[0]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_temp_last_reg_155_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_last_reg_155[0]_i_8_n_4\,
      S(2) => \temp_last_reg_155[0]_i_9_n_4\,
      S(1) => \temp_last_reg_155[0]_i_10_n_4\,
      S(0) => \temp_last_reg_155[0]_i_11_n_4\
    );
\temp_last_reg_155_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_last_reg_155_reg[0]_i_7_n_4\,
      CO(2) => \temp_last_reg_155_reg[0]_i_7_n_5\,
      CO(1) => \temp_last_reg_155_reg[0]_i_7_n_6\,
      CO(0) => \temp_last_reg_155_reg[0]_i_7_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_temp_last_reg_155_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_last_reg_155[0]_i_14_n_4\,
      S(2) => \temp_last_reg_155[0]_i_15_n_4\,
      S(1) => \temp_last_reg_155[0]_i_16_n_4\,
      S(0) => \temp_last_reg_155[0]_i_17_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_1_fu_42_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init : out STD_LOGIC;
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \colsW1_read_reg_14076_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    colsW1_read_reg_14076 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[16]_i_2_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[16]_i_10_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_11_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_12_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_13_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_14_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_15_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_4_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_5_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_6_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_8_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_9_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[16]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[16]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[16]_i_3_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[16]_i_3_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[16]_i_7_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[16]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[16]_i_7_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[16]_i_7_n_7\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_4\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_4\ : STD_LOGIC;
  signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \^colsw1_read_reg_14076_reg[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i_1_fu_42[3]_i_2_n_4\ : STD_LOGIC;
  signal \i_1_fu_42[3]_i_3_n_4\ : STD_LOGIC;
  signal \i_1_fu_42[3]_i_4_n_4\ : STD_LOGIC;
  signal \i_1_fu_42[7]_i_3_n_4\ : STD_LOGIC;
  signal \i_1_fu_42[7]_i_4_n_4\ : STD_LOGIC;
  signal \i_1_fu_42[7]_i_5_n_4\ : STD_LOGIC;
  signal \i_1_fu_42_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_fu_42_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_fu_42_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \i_1_fu_42_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \i_1_fu_42_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_fu_42_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_fu_42_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \i_1_fu_42_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \i_1_fu_42_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_fu_42_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_fu_42_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \i_1_fu_42_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \i_1_fu_42_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_fu_42_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_fu_42_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \i_1_fu_42_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \i_1_fu_42_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_fu_42_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_fu_42_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \i_1_fu_42_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \^i_1_fu_42_reg[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i_1_fu_42_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \i_1_fu_42_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \i_1_fu_42_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \i_1_fu_42_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_fu_42_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_fu_42_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \i_1_fu_42_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \i_1_fu_42_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_fu_42_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_fu_42_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \i_1_fu_42_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_16_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_18_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_19_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_21_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_22_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_23_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_24_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_25_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_26_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_27_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_28_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_29_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_30_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_31_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_32_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_33_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_34_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_35_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_36_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_5_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_6_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206[0]_i_9_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206_reg[0]_i_11_n_6\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206_reg[0]_i_11_n_7\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206_reg[0]_i_20_n_5\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206_reg[0]_i_20_n_6\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206_reg[0]_i_20_n_7\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln113_1_reg_206_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_16_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_18_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_19_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_21_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_22_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_5_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_6_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196[0]_i_9_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln113_reg_196_reg[0]_i_13_n_6\ : STD_LOGIC;
  signal \icmp_ln113_reg_196_reg[0]_i_13_n_7\ : STD_LOGIC;
  signal \icmp_ln113_reg_196_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln113_reg_196_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln113_reg_196_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln113_reg_196_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln113_reg_196_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln113_reg_196_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln113_reg_196_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_196_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln113_reg_196_reg[0]_i_8_n_6\ : STD_LOGIC;
  signal \icmp_ln113_reg_196_reg[0]_i_8_n_7\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[16]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[16]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_1_fu_42_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_1_fu_42_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_icmp_ln113_1_reg_206_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln113_1_reg_206_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln113_1_reg_206_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln113_1_reg_206_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln113_reg_196_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln113_reg_196_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln113_reg_196_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln113_reg_196_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg_i_1 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \i_1_fu_42[31]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \i_1_fu_42[31]_i_2\ : label is "soft_lutpair330";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_1_fu_42_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_42_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_42_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_42_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_42_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_42_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_42_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_42_reg[7]_i_1\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln113_1_reg_206_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln113_1_reg_206_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln113_1_reg_206_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln113_1_reg_206_reg[0]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln113_reg_196_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln113_reg_196_reg[0]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln113_reg_196_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln113_reg_196_reg[0]_i_8\ : label is 11;
  attribute SOFT_HLUTNM of \layer1_activations_2_addr_reg_210[5]_i_1\ : label is "soft_lutpair332";
begin
  CO(0) <= \^co\(0);
  \colsW1_read_reg_14076_reg[30]\(0) <= \^colsw1_read_reg_14076_reg[30]\(0);
  \i_1_fu_42_reg[30]\(0) <= \^i_1_fu_42_reg[30]\(0);
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8888888B888B8"
    )
        port map (
      I0 => \^colsw1_read_reg_14076_reg[30]\(0),
      I1 => \ap_CS_fsm_reg[17]\(0),
      I2 => \ap_CS_fsm_reg[17]\(1),
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_CS_fsm_reg[16]\(0)
    );
\ap_CS_fsm[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[16]_i_2_0\(15),
      I1 => colsW1_read_reg_14076(15),
      I2 => colsW1_read_reg_14076(17),
      I3 => \ap_CS_fsm_reg[16]_i_2_0\(17),
      I4 => colsW1_read_reg_14076(16),
      I5 => \ap_CS_fsm_reg[16]_i_2_0\(16),
      O => \ap_CS_fsm[16]_i_10_n_4\
    );
\ap_CS_fsm[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[16]_i_2_0\(12),
      I1 => colsW1_read_reg_14076(12),
      I2 => colsW1_read_reg_14076(14),
      I3 => \ap_CS_fsm_reg[16]_i_2_0\(14),
      I4 => colsW1_read_reg_14076(13),
      I5 => \ap_CS_fsm_reg[16]_i_2_0\(13),
      O => \ap_CS_fsm[16]_i_11_n_4\
    );
\ap_CS_fsm[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[16]_i_2_0\(9),
      I1 => colsW1_read_reg_14076(9),
      I2 => colsW1_read_reg_14076(11),
      I3 => \ap_CS_fsm_reg[16]_i_2_0\(11),
      I4 => colsW1_read_reg_14076(10),
      I5 => \ap_CS_fsm_reg[16]_i_2_0\(10),
      O => \ap_CS_fsm[16]_i_12_n_4\
    );
\ap_CS_fsm[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[16]_i_2_0\(6),
      I1 => colsW1_read_reg_14076(6),
      I2 => colsW1_read_reg_14076(8),
      I3 => \ap_CS_fsm_reg[16]_i_2_0\(8),
      I4 => colsW1_read_reg_14076(7),
      I5 => \ap_CS_fsm_reg[16]_i_2_0\(7),
      O => \ap_CS_fsm[16]_i_13_n_4\
    );
\ap_CS_fsm[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[16]_i_2_0\(3),
      I1 => colsW1_read_reg_14076(3),
      I2 => colsW1_read_reg_14076(5),
      I3 => \ap_CS_fsm_reg[16]_i_2_0\(5),
      I4 => colsW1_read_reg_14076(4),
      I5 => \ap_CS_fsm_reg[16]_i_2_0\(4),
      O => \ap_CS_fsm[16]_i_14_n_4\
    );
\ap_CS_fsm[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[16]_i_2_0\(0),
      I1 => colsW1_read_reg_14076(0),
      I2 => colsW1_read_reg_14076(2),
      I3 => \ap_CS_fsm_reg[16]_i_2_0\(2),
      I4 => colsW1_read_reg_14076(1),
      I5 => \ap_CS_fsm_reg[16]_i_2_0\(1),
      O => \ap_CS_fsm[16]_i_15_n_4\
    );
\ap_CS_fsm[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => colsW1_read_reg_14076(30),
      I1 => \ap_CS_fsm_reg[16]_i_2_0\(30),
      O => \ap_CS_fsm[16]_i_4_n_4\
    );
\ap_CS_fsm[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[16]_i_2_0\(27),
      I1 => colsW1_read_reg_14076(27),
      I2 => colsW1_read_reg_14076(29),
      I3 => \ap_CS_fsm_reg[16]_i_2_0\(29),
      I4 => colsW1_read_reg_14076(28),
      I5 => \ap_CS_fsm_reg[16]_i_2_0\(28),
      O => \ap_CS_fsm[16]_i_5_n_4\
    );
\ap_CS_fsm[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[16]_i_2_0\(24),
      I1 => colsW1_read_reg_14076(24),
      I2 => colsW1_read_reg_14076(26),
      I3 => \ap_CS_fsm_reg[16]_i_2_0\(26),
      I4 => colsW1_read_reg_14076(25),
      I5 => \ap_CS_fsm_reg[16]_i_2_0\(25),
      O => \ap_CS_fsm[16]_i_6_n_4\
    );
\ap_CS_fsm[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[16]_i_2_0\(21),
      I1 => colsW1_read_reg_14076(21),
      I2 => colsW1_read_reg_14076(23),
      I3 => \ap_CS_fsm_reg[16]_i_2_0\(23),
      I4 => colsW1_read_reg_14076(22),
      I5 => \ap_CS_fsm_reg[16]_i_2_0\(22),
      O => \ap_CS_fsm[16]_i_8_n_4\
    );
\ap_CS_fsm[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[16]_i_2_0\(18),
      I1 => colsW1_read_reg_14076(18),
      I2 => colsW1_read_reg_14076(20),
      I3 => \ap_CS_fsm_reg[16]_i_2_0\(20),
      I4 => colsW1_read_reg_14076(19),
      I5 => \ap_CS_fsm_reg[16]_i_2_0\(19),
      O => \ap_CS_fsm[16]_i_9_n_4\
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \ap_CS_fsm_reg[17]\(1),
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_CS_fsm_reg[16]\(1)
    );
\ap_CS_fsm_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[16]_i_3_n_4\,
      CO(3) => \NLW_ap_CS_fsm_reg[16]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \^colsw1_read_reg_14076_reg[30]\(0),
      CO(1) => \ap_CS_fsm_reg[16]_i_2_n_6\,
      CO(0) => \ap_CS_fsm_reg[16]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[16]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ap_CS_fsm[16]_i_4_n_4\,
      S(1) => \ap_CS_fsm[16]_i_5_n_4\,
      S(0) => \ap_CS_fsm[16]_i_6_n_4\
    );
\ap_CS_fsm_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[16]_i_7_n_4\,
      CO(3) => \ap_CS_fsm_reg[16]_i_3_n_4\,
      CO(2) => \ap_CS_fsm_reg[16]_i_3_n_5\,
      CO(1) => \ap_CS_fsm_reg[16]_i_3_n_6\,
      CO(0) => \ap_CS_fsm_reg[16]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[16]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[16]_i_8_n_4\,
      S(2) => \ap_CS_fsm[16]_i_9_n_4\,
      S(1) => \ap_CS_fsm[16]_i_10_n_4\,
      S(0) => \ap_CS_fsm[16]_i_11_n_4\
    );
\ap_CS_fsm_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[16]_i_7_n_4\,
      CO(2) => \ap_CS_fsm_reg[16]_i_7_n_5\,
      CO(1) => \ap_CS_fsm_reg[16]_i_7_n_6\,
      CO(0) => \ap_CS_fsm_reg[16]_i_7_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[16]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[16]_i_12_n_4\,
      S(2) => \ap_CS_fsm[16]_i_13_n_4\,
      S(1) => \ap_CS_fsm[16]_i_14_n_4\,
      S(0) => \ap_CS_fsm[16]_i_15_n_4\
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_4\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_4\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^i_1_fu_42_reg[30]\(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_ready
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      O => \ap_loop_init_int_i_1__0_n_4\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_4\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[17]\(0),
      I1 => \^colsw1_read_reg_14076_reg[30]\(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I3 => \^i_1_fu_42_reg[30]\(0),
      I4 => \^co\(0),
      O => \ap_CS_fsm_reg[4]\
    );
\i_1_fu_42[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(11)
    );
\i_1_fu_42[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(10)
    );
\i_1_fu_42[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(9)
    );
\i_1_fu_42[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(8)
    );
\i_1_fu_42[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(15)
    );
\i_1_fu_42[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(14)
    );
\i_1_fu_42[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(13)
    );
\i_1_fu_42[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(12)
    );
\i_1_fu_42[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(18),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(19)
    );
\i_1_fu_42[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(17),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(18)
    );
\i_1_fu_42[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(16),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(17)
    );
\i_1_fu_42[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(15),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(16)
    );
\i_1_fu_42[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(22),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(23)
    );
\i_1_fu_42[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(21),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(22)
    );
\i_1_fu_42[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(20),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(21)
    );
\i_1_fu_42[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(19),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(20)
    );
\i_1_fu_42[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(26),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(27)
    );
\i_1_fu_42[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(25),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(26)
    );
\i_1_fu_42[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(24),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(25)
    );
\i_1_fu_42[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(23),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(24)
    );
\i_1_fu_42[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20A0"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \^i_1_fu_42_reg[30]\(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I3 => \^co\(0),
      O => SR(0)
    );
\i_1_fu_42[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^co\(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => \^i_1_fu_42_reg[30]\(0),
      O => E(0)
    );
\i_1_fu_42[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(30),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(31)
    );
\i_1_fu_42[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(29),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(30)
    );
\i_1_fu_42[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(28),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(29)
    );
\i_1_fu_42[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(27),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(28)
    );
\i_1_fu_42[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \i_1_fu_42[3]_i_2_n_4\
    );
\i_1_fu_42[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \i_1_fu_42[3]_i_3_n_4\
    );
\i_1_fu_42[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => Q(0),
      O => \i_1_fu_42[3]_i_4_n_4\
    );
\i_1_fu_42[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i(7)
    );
\i_1_fu_42[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \i_1_fu_42[7]_i_3_n_4\
    );
\i_1_fu_42[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \i_1_fu_42[7]_i_4_n_4\
    );
\i_1_fu_42[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \i_1_fu_42[7]_i_5_n_4\
    );
\i_1_fu_42_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_42_reg[7]_i_1_n_4\,
      CO(3) => \i_1_fu_42_reg[11]_i_1_n_4\,
      CO(2) => \i_1_fu_42_reg[11]_i_1_n_5\,
      CO(1) => \i_1_fu_42_reg[11]_i_1_n_6\,
      CO(0) => \i_1_fu_42_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(10 downto 7),
      S(3 downto 0) => ap_sig_allocacmp_i(11 downto 8)
    );
\i_1_fu_42_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_42_reg[11]_i_1_n_4\,
      CO(3) => \i_1_fu_42_reg[15]_i_1_n_4\,
      CO(2) => \i_1_fu_42_reg[15]_i_1_n_5\,
      CO(1) => \i_1_fu_42_reg[15]_i_1_n_6\,
      CO(0) => \i_1_fu_42_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(14 downto 11),
      S(3 downto 0) => ap_sig_allocacmp_i(15 downto 12)
    );
\i_1_fu_42_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_42_reg[15]_i_1_n_4\,
      CO(3) => \i_1_fu_42_reg[19]_i_1_n_4\,
      CO(2) => \i_1_fu_42_reg[19]_i_1_n_5\,
      CO(1) => \i_1_fu_42_reg[19]_i_1_n_6\,
      CO(0) => \i_1_fu_42_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(18 downto 15),
      S(3 downto 0) => ap_sig_allocacmp_i(19 downto 16)
    );
\i_1_fu_42_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_42_reg[19]_i_1_n_4\,
      CO(3) => \i_1_fu_42_reg[23]_i_1_n_4\,
      CO(2) => \i_1_fu_42_reg[23]_i_1_n_5\,
      CO(1) => \i_1_fu_42_reg[23]_i_1_n_6\,
      CO(0) => \i_1_fu_42_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(22 downto 19),
      S(3 downto 0) => ap_sig_allocacmp_i(23 downto 20)
    );
\i_1_fu_42_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_42_reg[23]_i_1_n_4\,
      CO(3) => \i_1_fu_42_reg[27]_i_1_n_4\,
      CO(2) => \i_1_fu_42_reg[27]_i_1_n_5\,
      CO(1) => \i_1_fu_42_reg[27]_i_1_n_6\,
      CO(0) => \i_1_fu_42_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(26 downto 23),
      S(3 downto 0) => ap_sig_allocacmp_i(27 downto 24)
    );
\i_1_fu_42_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_42_reg[27]_i_1_n_4\,
      CO(3) => \NLW_i_1_fu_42_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \i_1_fu_42_reg[31]_i_3_n_5\,
      CO(1) => \i_1_fu_42_reg[31]_i_3_n_6\,
      CO(0) => \i_1_fu_42_reg[31]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(30 downto 27),
      S(3 downto 0) => ap_sig_allocacmp_i(31 downto 28)
    );
\i_1_fu_42_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_1_fu_42_reg[3]_i_1_n_4\,
      CO(2) => \i_1_fu_42_reg[3]_i_1_n_5\,
      CO(1) => \i_1_fu_42_reg[3]_i_1_n_6\,
      CO(0) => \i_1_fu_42_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_i_1_fu_42_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \i_1_fu_42[3]_i_2_n_4\,
      S(2) => \i_1_fu_42[3]_i_3_n_4\,
      S(1) => \i_1_fu_42[3]_i_4_n_4\,
      S(0) => '0'
    );
\i_1_fu_42_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_42_reg[3]_i_1_n_4\,
      CO(3) => \i_1_fu_42_reg[7]_i_1_n_4\,
      CO(2) => \i_1_fu_42_reg[7]_i_1_n_5\,
      CO(1) => \i_1_fu_42_reg[7]_i_1_n_6\,
      CO(0) => \i_1_fu_42_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(6 downto 3),
      S(3) => ap_sig_allocacmp_i(7),
      S(2) => \i_1_fu_42[7]_i_3_n_4\,
      S(1) => \i_1_fu_42[7]_i_4_n_4\,
      S(0) => \i_1_fu_42[7]_i_5_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(24),
      I1 => Q(23),
      I2 => colsW1_read_reg_14076(25),
      I3 => Q(24),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_1_reg_206[0]_i_10_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW1_read_reg_14076(22),
      I1 => Q(21),
      I2 => Q(22),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW1_read_reg_14076(23),
      O => \icmp_ln113_1_reg_206[0]_i_12_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW1_read_reg_14076(20),
      I1 => Q(19),
      I2 => Q(20),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW1_read_reg_14076(21),
      O => \icmp_ln113_1_reg_206[0]_i_13_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW1_read_reg_14076(18),
      I1 => Q(17),
      I2 => Q(18),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW1_read_reg_14076(19),
      O => \icmp_ln113_1_reg_206[0]_i_14_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW1_read_reg_14076(16),
      I1 => Q(15),
      I2 => Q(16),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW1_read_reg_14076(17),
      O => \icmp_ln113_1_reg_206[0]_i_15_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(22),
      I1 => Q(21),
      I2 => colsW1_read_reg_14076(23),
      I3 => Q(22),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_1_reg_206[0]_i_16_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(20),
      I1 => Q(19),
      I2 => colsW1_read_reg_14076(21),
      I3 => Q(20),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_1_reg_206[0]_i_17_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(18),
      I1 => Q(17),
      I2 => colsW1_read_reg_14076(19),
      I3 => Q(18),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_1_reg_206[0]_i_18_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(16),
      I1 => Q(15),
      I2 => colsW1_read_reg_14076(17),
      I3 => Q(16),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_1_reg_206[0]_i_19_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW1_read_reg_14076(14),
      I1 => Q(13),
      I2 => Q(14),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW1_read_reg_14076(15),
      O => \icmp_ln113_1_reg_206[0]_i_21_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW1_read_reg_14076(12),
      I1 => Q(11),
      I2 => Q(12),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW1_read_reg_14076(13),
      O => \icmp_ln113_1_reg_206[0]_i_22_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW1_read_reg_14076(10),
      I1 => Q(9),
      I2 => Q(10),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW1_read_reg_14076(11),
      O => \icmp_ln113_1_reg_206[0]_i_23_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW1_read_reg_14076(8),
      I1 => Q(7),
      I2 => Q(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW1_read_reg_14076(9),
      O => \icmp_ln113_1_reg_206[0]_i_24_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(14),
      I1 => Q(13),
      I2 => colsW1_read_reg_14076(15),
      I3 => Q(14),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_1_reg_206[0]_i_25_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(12),
      I1 => Q(11),
      I2 => colsW1_read_reg_14076(13),
      I3 => Q(12),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_1_reg_206[0]_i_26_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(10),
      I1 => Q(9),
      I2 => colsW1_read_reg_14076(11),
      I3 => Q(10),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_1_reg_206[0]_i_27_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(8),
      I1 => Q(7),
      I2 => colsW1_read_reg_14076(9),
      I3 => Q(8),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_1_reg_206[0]_i_28_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW1_read_reg_14076(6),
      I1 => Q(5),
      I2 => Q(6),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW1_read_reg_14076(7),
      O => \icmp_ln113_1_reg_206[0]_i_29_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => colsW1_read_reg_14076(30),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I3 => Q(29),
      O => \icmp_ln113_1_reg_206[0]_i_3_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW1_read_reg_14076(4),
      I1 => Q(3),
      I2 => Q(4),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW1_read_reg_14076(5),
      O => \icmp_ln113_1_reg_206[0]_i_30_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW1_read_reg_14076(2),
      I1 => Q(1),
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW1_read_reg_14076(3),
      O => \icmp_ln113_1_reg_206[0]_i_31_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => colsW1_read_reg_14076(1),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I3 => Q(0),
      O => \icmp_ln113_1_reg_206[0]_i_32_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(6),
      I1 => Q(5),
      I2 => colsW1_read_reg_14076(7),
      I3 => Q(6),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_1_reg_206[0]_i_33_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(4),
      I1 => Q(3),
      I2 => colsW1_read_reg_14076(5),
      I3 => Q(4),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_1_reg_206[0]_i_34_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(2),
      I1 => Q(1),
      I2 => colsW1_read_reg_14076(3),
      I3 => Q(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_1_reg_206[0]_i_35_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22828282"
    )
        port map (
      I0 => colsW1_read_reg_14076(0),
      I1 => colsW1_read_reg_14076(1),
      I2 => Q(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \icmp_ln113_1_reg_206[0]_i_36_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW1_read_reg_14076(28),
      I1 => Q(27),
      I2 => Q(28),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW1_read_reg_14076(29),
      O => \icmp_ln113_1_reg_206[0]_i_4_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW1_read_reg_14076(26),
      I1 => Q(25),
      I2 => Q(26),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW1_read_reg_14076(27),
      O => \icmp_ln113_1_reg_206[0]_i_5_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW1_read_reg_14076(24),
      I1 => Q(23),
      I2 => Q(24),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW1_read_reg_14076(25),
      O => \icmp_ln113_1_reg_206[0]_i_6_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => Q(29),
      I3 => colsW1_read_reg_14076(30),
      O => \icmp_ln113_1_reg_206[0]_i_7_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(28),
      I1 => Q(27),
      I2 => colsW1_read_reg_14076(29),
      I3 => Q(28),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_1_reg_206[0]_i_8_n_4\
    );
\icmp_ln113_1_reg_206[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(26),
      I1 => Q(25),
      I2 => colsW1_read_reg_14076(27),
      I3 => Q(26),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_1_reg_206[0]_i_9_n_4\
    );
\icmp_ln113_1_reg_206_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln113_1_reg_206_reg[0]_i_2_n_4\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln113_1_reg_206_reg[0]_i_1_n_5\,
      CO(1) => \icmp_ln113_1_reg_206_reg[0]_i_1_n_6\,
      CO(0) => \icmp_ln113_1_reg_206_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln113_1_reg_206[0]_i_3_n_4\,
      DI(2) => \icmp_ln113_1_reg_206[0]_i_4_n_4\,
      DI(1) => \icmp_ln113_1_reg_206[0]_i_5_n_4\,
      DI(0) => \icmp_ln113_1_reg_206[0]_i_6_n_4\,
      O(3 downto 0) => \NLW_icmp_ln113_1_reg_206_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln113_1_reg_206[0]_i_7_n_4\,
      S(2) => \icmp_ln113_1_reg_206[0]_i_8_n_4\,
      S(1) => \icmp_ln113_1_reg_206[0]_i_9_n_4\,
      S(0) => \icmp_ln113_1_reg_206[0]_i_10_n_4\
    );
\icmp_ln113_1_reg_206_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln113_1_reg_206_reg[0]_i_20_n_4\,
      CO(3) => \icmp_ln113_1_reg_206_reg[0]_i_11_n_4\,
      CO(2) => \icmp_ln113_1_reg_206_reg[0]_i_11_n_5\,
      CO(1) => \icmp_ln113_1_reg_206_reg[0]_i_11_n_6\,
      CO(0) => \icmp_ln113_1_reg_206_reg[0]_i_11_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln113_1_reg_206[0]_i_21_n_4\,
      DI(2) => \icmp_ln113_1_reg_206[0]_i_22_n_4\,
      DI(1) => \icmp_ln113_1_reg_206[0]_i_23_n_4\,
      DI(0) => \icmp_ln113_1_reg_206[0]_i_24_n_4\,
      O(3 downto 0) => \NLW_icmp_ln113_1_reg_206_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln113_1_reg_206[0]_i_25_n_4\,
      S(2) => \icmp_ln113_1_reg_206[0]_i_26_n_4\,
      S(1) => \icmp_ln113_1_reg_206[0]_i_27_n_4\,
      S(0) => \icmp_ln113_1_reg_206[0]_i_28_n_4\
    );
\icmp_ln113_1_reg_206_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln113_1_reg_206_reg[0]_i_11_n_4\,
      CO(3) => \icmp_ln113_1_reg_206_reg[0]_i_2_n_4\,
      CO(2) => \icmp_ln113_1_reg_206_reg[0]_i_2_n_5\,
      CO(1) => \icmp_ln113_1_reg_206_reg[0]_i_2_n_6\,
      CO(0) => \icmp_ln113_1_reg_206_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln113_1_reg_206[0]_i_12_n_4\,
      DI(2) => \icmp_ln113_1_reg_206[0]_i_13_n_4\,
      DI(1) => \icmp_ln113_1_reg_206[0]_i_14_n_4\,
      DI(0) => \icmp_ln113_1_reg_206[0]_i_15_n_4\,
      O(3 downto 0) => \NLW_icmp_ln113_1_reg_206_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln113_1_reg_206[0]_i_16_n_4\,
      S(2) => \icmp_ln113_1_reg_206[0]_i_17_n_4\,
      S(1) => \icmp_ln113_1_reg_206[0]_i_18_n_4\,
      S(0) => \icmp_ln113_1_reg_206[0]_i_19_n_4\
    );
\icmp_ln113_1_reg_206_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln113_1_reg_206_reg[0]_i_20_n_4\,
      CO(2) => \icmp_ln113_1_reg_206_reg[0]_i_20_n_5\,
      CO(1) => \icmp_ln113_1_reg_206_reg[0]_i_20_n_6\,
      CO(0) => \icmp_ln113_1_reg_206_reg[0]_i_20_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln113_1_reg_206[0]_i_29_n_4\,
      DI(2) => \icmp_ln113_1_reg_206[0]_i_30_n_4\,
      DI(1) => \icmp_ln113_1_reg_206[0]_i_31_n_4\,
      DI(0) => \icmp_ln113_1_reg_206[0]_i_32_n_4\,
      O(3 downto 0) => \NLW_icmp_ln113_1_reg_206_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln113_1_reg_206[0]_i_33_n_4\,
      S(2) => \icmp_ln113_1_reg_206[0]_i_34_n_4\,
      S(1) => \icmp_ln113_1_reg_206[0]_i_35_n_4\,
      S(0) => \icmp_ln113_1_reg_206[0]_i_36_n_4\
    );
\icmp_ln113_reg_196[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(20),
      I1 => Q(19),
      I2 => colsW1_read_reg_14076(21),
      I3 => Q(20),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_reg_196[0]_i_10_n_4\
    );
\icmp_ln113_reg_196[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(18),
      I1 => Q(17),
      I2 => colsW1_read_reg_14076(19),
      I3 => Q(18),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_reg_196[0]_i_11_n_4\
    );
\icmp_ln113_reg_196[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(16),
      I1 => Q(15),
      I2 => colsW1_read_reg_14076(17),
      I3 => Q(16),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_reg_196[0]_i_12_n_4\
    );
\icmp_ln113_reg_196[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(14),
      I1 => Q(13),
      I2 => colsW1_read_reg_14076(15),
      I3 => Q(14),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_reg_196[0]_i_14_n_4\
    );
\icmp_ln113_reg_196[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(12),
      I1 => Q(11),
      I2 => colsW1_read_reg_14076(13),
      I3 => Q(12),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_reg_196[0]_i_15_n_4\
    );
\icmp_ln113_reg_196[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(10),
      I1 => Q(9),
      I2 => colsW1_read_reg_14076(11),
      I3 => Q(10),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_reg_196[0]_i_16_n_4\
    );
\icmp_ln113_reg_196[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(8),
      I1 => Q(7),
      I2 => colsW1_read_reg_14076(9),
      I3 => Q(8),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_reg_196[0]_i_17_n_4\
    );
\icmp_ln113_reg_196[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBA222"
    )
        port map (
      I0 => colsW1_read_reg_14076(0),
      I1 => Q(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => colsW1_read_reg_14076(1),
      O => \icmp_ln113_reg_196[0]_i_18_n_4\
    );
\icmp_ln113_reg_196[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(6),
      I1 => Q(5),
      I2 => colsW1_read_reg_14076(7),
      I3 => Q(6),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_reg_196[0]_i_19_n_4\
    );
\icmp_ln113_reg_196[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(4),
      I1 => Q(3),
      I2 => colsW1_read_reg_14076(5),
      I3 => Q(4),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_reg_196[0]_i_20_n_4\
    );
\icmp_ln113_reg_196[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(2),
      I1 => Q(1),
      I2 => colsW1_read_reg_14076(3),
      I3 => Q(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_reg_196[0]_i_21_n_4\
    );
\icmp_ln113_reg_196[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005999"
    )
        port map (
      I0 => colsW1_read_reg_14076(1),
      I1 => Q(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => colsW1_read_reg_14076(0),
      O => \icmp_ln113_reg_196[0]_i_22_n_4\
    );
\icmp_ln113_reg_196[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C444"
    )
        port map (
      I0 => Q(29),
      I1 => colsW1_read_reg_14076(30),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => Q(30),
      O => \icmp_ln113_reg_196[0]_i_3_n_4\
    );
\icmp_ln113_reg_196[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50005999"
    )
        port map (
      I0 => colsW1_read_reg_14076(30),
      I1 => Q(29),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I4 => Q(30),
      O => \icmp_ln113_reg_196[0]_i_4_n_4\
    );
\icmp_ln113_reg_196[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(28),
      I1 => Q(27),
      I2 => colsW1_read_reg_14076(29),
      I3 => Q(28),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_reg_196[0]_i_5_n_4\
    );
\icmp_ln113_reg_196[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(26),
      I1 => Q(25),
      I2 => colsW1_read_reg_14076(27),
      I3 => Q(26),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_reg_196[0]_i_6_n_4\
    );
\icmp_ln113_reg_196[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(24),
      I1 => Q(23),
      I2 => colsW1_read_reg_14076(25),
      I3 => Q(24),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_reg_196[0]_i_7_n_4\
    );
\icmp_ln113_reg_196[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW1_read_reg_14076(22),
      I1 => Q(21),
      I2 => colsW1_read_reg_14076(23),
      I3 => Q(22),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln113_reg_196[0]_i_9_n_4\
    );
\icmp_ln113_reg_196_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln113_reg_196_reg[0]_i_2_n_4\,
      CO(3) => \^i_1_fu_42_reg[30]\(0),
      CO(2) => \icmp_ln113_reg_196_reg[0]_i_1_n_5\,
      CO(1) => \icmp_ln113_reg_196_reg[0]_i_1_n_6\,
      CO(0) => \icmp_ln113_reg_196_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln113_reg_196[0]_i_3_n_4\,
      DI(2) => \icmp_ln113_1_reg_206[0]_i_4_n_4\,
      DI(1) => \icmp_ln113_1_reg_206[0]_i_5_n_4\,
      DI(0) => \icmp_ln113_1_reg_206[0]_i_6_n_4\,
      O(3 downto 0) => \NLW_icmp_ln113_reg_196_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln113_reg_196[0]_i_4_n_4\,
      S(2) => \icmp_ln113_reg_196[0]_i_5_n_4\,
      S(1) => \icmp_ln113_reg_196[0]_i_6_n_4\,
      S(0) => \icmp_ln113_reg_196[0]_i_7_n_4\
    );
\icmp_ln113_reg_196_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln113_reg_196_reg[0]_i_13_n_4\,
      CO(2) => \icmp_ln113_reg_196_reg[0]_i_13_n_5\,
      CO(1) => \icmp_ln113_reg_196_reg[0]_i_13_n_6\,
      CO(0) => \icmp_ln113_reg_196_reg[0]_i_13_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln113_1_reg_206[0]_i_29_n_4\,
      DI(2) => \icmp_ln113_1_reg_206[0]_i_30_n_4\,
      DI(1) => \icmp_ln113_1_reg_206[0]_i_31_n_4\,
      DI(0) => \icmp_ln113_reg_196[0]_i_18_n_4\,
      O(3 downto 0) => \NLW_icmp_ln113_reg_196_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln113_reg_196[0]_i_19_n_4\,
      S(2) => \icmp_ln113_reg_196[0]_i_20_n_4\,
      S(1) => \icmp_ln113_reg_196[0]_i_21_n_4\,
      S(0) => \icmp_ln113_reg_196[0]_i_22_n_4\
    );
\icmp_ln113_reg_196_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln113_reg_196_reg[0]_i_8_n_4\,
      CO(3) => \icmp_ln113_reg_196_reg[0]_i_2_n_4\,
      CO(2) => \icmp_ln113_reg_196_reg[0]_i_2_n_5\,
      CO(1) => \icmp_ln113_reg_196_reg[0]_i_2_n_6\,
      CO(0) => \icmp_ln113_reg_196_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln113_1_reg_206[0]_i_12_n_4\,
      DI(2) => \icmp_ln113_1_reg_206[0]_i_13_n_4\,
      DI(1) => \icmp_ln113_1_reg_206[0]_i_14_n_4\,
      DI(0) => \icmp_ln113_1_reg_206[0]_i_15_n_4\,
      O(3 downto 0) => \NLW_icmp_ln113_reg_196_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln113_reg_196[0]_i_9_n_4\,
      S(2) => \icmp_ln113_reg_196[0]_i_10_n_4\,
      S(1) => \icmp_ln113_reg_196[0]_i_11_n_4\,
      S(0) => \icmp_ln113_reg_196[0]_i_12_n_4\
    );
\icmp_ln113_reg_196_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln113_reg_196_reg[0]_i_13_n_4\,
      CO(3) => \icmp_ln113_reg_196_reg[0]_i_8_n_4\,
      CO(2) => \icmp_ln113_reg_196_reg[0]_i_8_n_5\,
      CO(1) => \icmp_ln113_reg_196_reg[0]_i_8_n_6\,
      CO(0) => \icmp_ln113_reg_196_reg[0]_i_8_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln113_1_reg_206[0]_i_21_n_4\,
      DI(2) => \icmp_ln113_1_reg_206[0]_i_22_n_4\,
      DI(1) => \icmp_ln113_1_reg_206[0]_i_23_n_4\,
      DI(0) => \icmp_ln113_1_reg_206[0]_i_24_n_4\,
      O(3 downto 0) => \NLW_icmp_ln113_reg_196_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln113_reg_196[0]_i_14_n_4\,
      S(2) => \icmp_ln113_reg_196[0]_i_15_n_4\,
      S(1) => \icmp_ln113_reg_196[0]_i_16_n_4\,
      S(0) => \icmp_ln113_reg_196[0]_i_17_n_4\
    );
\layer1_activations_2_addr_reg_210[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      O => ap_loop_init
    );
ram_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ADDRBWRADDR(4)
    );
ram_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ADDRBWRADDR(3)
    );
ram_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ADDRBWRADDR(2)
    );
ram_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ADDRBWRADDR(1)
    );
ram_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ADDRBWRADDR(0)
    );
ram_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ADDRBWRADDR(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_fu_1068_reg[7]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \i_fu_1068_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg : in STD_LOGIC;
    \i_fu_1068_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \i_fu_1068_reg[8]_i_4_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \i_fu_1068_reg[5]\ : in STD_LOGIC;
    \i_fu_1068_reg[8]_0\ : in STD_LOGIC;
    \i_fu_1068_reg[6]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_4 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_4 : STD_LOGIC;
  signal \i_fu_1068[5]_i_3_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_10_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_11_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_12_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_13_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_14_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_16_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_17_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_18_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_19_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_20_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_21_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_22_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_23_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_25_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_26_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_27_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_28_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_29_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_30_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_31_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_32_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_33_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_34_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_35_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_36_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_37_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_38_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_39_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_40_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_7_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_8_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_9_n_4\ : STD_LOGIC;
  signal \i_fu_1068_reg[8]_i_15_n_4\ : STD_LOGIC;
  signal \i_fu_1068_reg[8]_i_15_n_5\ : STD_LOGIC;
  signal \i_fu_1068_reg[8]_i_15_n_6\ : STD_LOGIC;
  signal \i_fu_1068_reg[8]_i_15_n_7\ : STD_LOGIC;
  signal \i_fu_1068_reg[8]_i_24_n_4\ : STD_LOGIC;
  signal \i_fu_1068_reg[8]_i_24_n_5\ : STD_LOGIC;
  signal \i_fu_1068_reg[8]_i_24_n_6\ : STD_LOGIC;
  signal \i_fu_1068_reg[8]_i_24_n_7\ : STD_LOGIC;
  signal \i_fu_1068_reg[8]_i_4_n_5\ : STD_LOGIC;
  signal \i_fu_1068_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal \i_fu_1068_reg[8]_i_4_n_7\ : STD_LOGIC;
  signal \i_fu_1068_reg[8]_i_6_n_4\ : STD_LOGIC;
  signal \i_fu_1068_reg[8]_i_6_n_5\ : STD_LOGIC;
  signal \i_fu_1068_reg[8]_i_6_n_6\ : STD_LOGIC;
  signal \i_fu_1068_reg[8]_i_6_n_7\ : STD_LOGIC;
  signal icmp_ln103_fu_3918_p2 : STD_LOGIC;
  signal \NLW_i_fu_1068_reg[8]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_1068_reg[8]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_1068_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_1068_reg[8]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_fu_1068[0]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \i_fu_1068[1]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \i_fu_1068[2]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \i_fu_1068[3]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \i_fu_1068[5]_i_3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \i_fu_1068[6]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \i_fu_1068[7]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \i_fu_1068[8]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \i_fu_1068[8]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \i_fu_1068[8]_i_3\ : label is "soft_lutpair315";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \i_fu_1068_reg[8]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \i_fu_1068_reg[8]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \i_fu_1068_reg[8]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \i_fu_1068_reg[8]_i_6\ : label is 11;
  attribute SOFT_HLUTNM of \trunc_ln103_reg_7803[0]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \trunc_ln103_reg_7803[1]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \trunc_ln103_reg_7803[2]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \trunc_ln103_reg_7803[3]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \trunc_ln103_reg_7803[4]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \trunc_ln103_reg_7803[5]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \trunc_ln103_reg_7803[6]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \trunc_ln103_reg_7803[7]_i_2\ : label is "soft_lutpair321";
begin
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEFFBFAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I2 => \ap_CS_fsm_reg[2]_0\(0),
      I3 => icmp_ln103_fu_3918_p2,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[3]\(1),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A000A88888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(1),
      I1 => ap_done_cache,
      I2 => icmp_ln103_fu_3918_p2,
      I3 => \i_fu_1068_reg[0]\,
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF5100"
    )
        port map (
      I0 => icmp_ln103_fu_3918_p2,
      I1 => \i_fu_1068_reg[0]\,
      I2 => Q(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I4 => ap_done_cache,
      O => ap_done_cache_i_1_n_4
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_4,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A800A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => icmp_ln103_fu_3918_p2,
      I2 => \i_fu_1068_reg[0]\,
      I3 => Q(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      O => ap_rst_n_0
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F377F3F3F3F3"
    )
        port map (
      I0 => icmp_ln103_fu_3918_p2,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \i_fu_1068_reg[0]\,
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      O => ap_loop_init_int_i_1_n_4
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_4,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => icmp_ln103_fu_3918_p2,
      I2 => \i_fu_1068_reg[0]\,
      I3 => Q(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_1068[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_1068_reg[8]\(0),
      O => \i_fu_1068_reg[7]\(0)
    );
\i_fu_1068[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \i_fu_1068_reg[8]\(1),
      I1 => ap_loop_init_int,
      I2 => \i_fu_1068_reg[8]\(0),
      O => \i_fu_1068_reg[7]\(1)
    );
\i_fu_1068[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \i_fu_1068_reg[8]\(0),
      I1 => \i_fu_1068_reg[8]\(1),
      I2 => ap_loop_init_int,
      I3 => \i_fu_1068_reg[8]\(2),
      O => \i_fu_1068_reg[7]\(2)
    );
\i_fu_1068[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \i_fu_1068_reg[8]\(1),
      I1 => \i_fu_1068_reg[8]\(0),
      I2 => \i_fu_1068_reg[8]\(2),
      I3 => ap_loop_init_int,
      I4 => \i_fu_1068_reg[8]\(3),
      O => \i_fu_1068_reg[7]\(3)
    );
\i_fu_1068[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \i_fu_1068_reg[8]\(2),
      I1 => \i_fu_1068_reg[8]\(0),
      I2 => \i_fu_1068_reg[8]\(1),
      I3 => \i_fu_1068_reg[8]\(3),
      I4 => \i_fu_1068[5]_i_3_n_4\,
      I5 => \i_fu_1068_reg[8]\(4),
      O => \i_fu_1068_reg[7]\(4)
    );
\i_fu_1068[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000020000000"
    )
        port map (
      I0 => \i_fu_1068_reg[8]\(3),
      I1 => \i_fu_1068_reg[5]\,
      I2 => \i_fu_1068_reg[8]\(2),
      I3 => \i_fu_1068_reg[8]\(4),
      I4 => \i_fu_1068[5]_i_3_n_4\,
      I5 => \i_fu_1068_reg[8]\(5),
      O => \i_fu_1068_reg[7]\(5)
    );
\i_fu_1068[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      O => \i_fu_1068[5]_i_3_n_4\
    );
\i_fu_1068[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \i_fu_1068_reg[6]\,
      I1 => ap_loop_init_int,
      I2 => \i_fu_1068_reg[8]\(6),
      O => \i_fu_1068_reg[7]\(6)
    );
\i_fu_1068[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_0\,
      I1 => ap_loop_init_int,
      I2 => \i_fu_1068_reg[8]\(7),
      O => \i_fu_1068_reg[7]\(7)
    );
\i_fu_1068[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45000000"
    )
        port map (
      I0 => icmp_ln103_fu_3918_p2,
      I1 => Q(0),
      I2 => \i_fu_1068_reg[0]\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I4 => ap_loop_init_int,
      O => SR(0)
    );
\i_fu_1068[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(24),
      I1 => \i_fu_1068_reg[8]_i_4_0\(25),
      O => \i_fu_1068[8]_i_10_n_4\
    );
\i_fu_1068[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(30),
      I1 => \i_fu_1068_reg[8]_i_4_0\(31),
      O => \i_fu_1068[8]_i_11_n_4\
    );
\i_fu_1068[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(28),
      I1 => \i_fu_1068_reg[8]_i_4_0\(29),
      O => \i_fu_1068[8]_i_12_n_4\
    );
\i_fu_1068[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(26),
      I1 => \i_fu_1068_reg[8]_i_4_0\(27),
      O => \i_fu_1068[8]_i_13_n_4\
    );
\i_fu_1068[8]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(24),
      I1 => \i_fu_1068_reg[8]_i_4_0\(25),
      O => \i_fu_1068[8]_i_14_n_4\
    );
\i_fu_1068[8]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(22),
      I1 => \i_fu_1068_reg[8]_i_4_0\(23),
      O => \i_fu_1068[8]_i_16_n_4\
    );
\i_fu_1068[8]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(20),
      I1 => \i_fu_1068_reg[8]_i_4_0\(21),
      O => \i_fu_1068[8]_i_17_n_4\
    );
\i_fu_1068[8]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(18),
      I1 => \i_fu_1068_reg[8]_i_4_0\(19),
      O => \i_fu_1068[8]_i_18_n_4\
    );
\i_fu_1068[8]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(16),
      I1 => \i_fu_1068_reg[8]_i_4_0\(17),
      O => \i_fu_1068[8]_i_19_n_4\
    );
\i_fu_1068[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => icmp_ln103_fu_3918_p2,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I2 => Q(0),
      I3 => \i_fu_1068_reg[0]\,
      O => E(0)
    );
\i_fu_1068[8]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(22),
      I1 => \i_fu_1068_reg[8]_i_4_0\(23),
      O => \i_fu_1068[8]_i_20_n_4\
    );
\i_fu_1068[8]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(20),
      I1 => \i_fu_1068_reg[8]_i_4_0\(21),
      O => \i_fu_1068[8]_i_21_n_4\
    );
\i_fu_1068[8]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(18),
      I1 => \i_fu_1068_reg[8]_i_4_0\(19),
      O => \i_fu_1068[8]_i_22_n_4\
    );
\i_fu_1068[8]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(16),
      I1 => \i_fu_1068_reg[8]_i_4_0\(17),
      O => \i_fu_1068[8]_i_23_n_4\
    );
\i_fu_1068[8]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(14),
      I1 => \i_fu_1068_reg[8]_i_4_0\(15),
      O => \i_fu_1068[8]_i_25_n_4\
    );
\i_fu_1068[8]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(12),
      I1 => \i_fu_1068_reg[8]_i_4_0\(13),
      O => \i_fu_1068[8]_i_26_n_4\
    );
\i_fu_1068[8]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(10),
      I1 => \i_fu_1068_reg[8]_i_4_0\(11),
      O => \i_fu_1068[8]_i_27_n_4\
    );
\i_fu_1068[8]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80AA"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_1068_reg[8]\(8),
      I4 => \i_fu_1068_reg[8]_i_4_0\(9),
      O => \i_fu_1068[8]_i_28_n_4\
    );
\i_fu_1068[8]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(14),
      I1 => \i_fu_1068_reg[8]_i_4_0\(15),
      O => \i_fu_1068[8]_i_29_n_4\
    );
\i_fu_1068[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3012"
    )
        port map (
      I0 => \i_fu_1068_reg[8]\(7),
      I1 => ap_loop_init_int,
      I2 => \i_fu_1068_reg[8]\(8),
      I3 => \i_fu_1068_reg[8]_0\,
      O => \i_fu_1068_reg[7]\(8)
    );
\i_fu_1068[8]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(12),
      I1 => \i_fu_1068_reg[8]_i_4_0\(13),
      O => \i_fu_1068[8]_i_30_n_4\
    );
\i_fu_1068[8]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(10),
      I1 => \i_fu_1068_reg[8]_i_4_0\(11),
      O => \i_fu_1068[8]_i_31_n_4\
    );
\i_fu_1068[8]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000708F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_1068_reg[8]\(8),
      I3 => \i_fu_1068_reg[8]_i_4_0\(8),
      I4 => \i_fu_1068_reg[8]_i_4_0\(9),
      O => \i_fu_1068[8]_i_32_n_4\
    );
\i_fu_1068[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0A8E0A8E0A8E"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(7),
      I1 => \i_fu_1068_reg[8]_i_4_0\(6),
      I2 => \i_fu_1068_reg[8]\(7),
      I3 => \i_fu_1068_reg[8]\(6),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \i_fu_1068[8]_i_33_n_4\
    );
\i_fu_1068[8]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0A8E0A8E0A8E"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(5),
      I1 => \i_fu_1068_reg[8]_i_4_0\(4),
      I2 => \i_fu_1068_reg[8]\(5),
      I3 => \i_fu_1068_reg[8]\(4),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \i_fu_1068[8]_i_34_n_4\
    );
\i_fu_1068[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0A8E0A8E0A8E"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(3),
      I1 => \i_fu_1068_reg[8]_i_4_0\(2),
      I2 => \i_fu_1068_reg[8]\(3),
      I3 => \i_fu_1068_reg[8]\(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \i_fu_1068[8]_i_35_n_4\
    );
\i_fu_1068[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0A8E0A8E0A8E"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(1),
      I1 => \i_fu_1068_reg[8]_i_4_0\(0),
      I2 => \i_fu_1068_reg[8]\(1),
      I3 => \i_fu_1068_reg[8]\(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \i_fu_1068[8]_i_36_n_4\
    );
\i_fu_1068[8]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \i_fu_1068_reg[8]\(6),
      I1 => \i_fu_1068_reg[8]\(7),
      I2 => \i_fu_1068_reg[8]_i_4_0\(6),
      I3 => \i_fu_1068_reg[8]_i_4_0\(7),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \i_fu_1068[8]_i_37_n_4\
    );
\i_fu_1068[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \i_fu_1068_reg[8]\(4),
      I1 => \i_fu_1068_reg[8]\(5),
      I2 => \i_fu_1068_reg[8]_i_4_0\(4),
      I3 => \i_fu_1068_reg[8]_i_4_0\(5),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \i_fu_1068[8]_i_38_n_4\
    );
\i_fu_1068[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F842184218421"
    )
        port map (
      I0 => \i_fu_1068_reg[8]\(2),
      I1 => \i_fu_1068_reg[8]\(3),
      I2 => \i_fu_1068_reg[8]_i_4_0\(2),
      I3 => \i_fu_1068_reg[8]_i_4_0\(3),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \i_fu_1068[8]_i_39_n_4\
    );
\i_fu_1068[8]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088802220444F111"
    )
        port map (
      I0 => \i_fu_1068_reg[8]\(1),
      I1 => \i_fu_1068_reg[8]\(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \i_fu_1068_reg[8]_i_4_0\(0),
      I5 => \i_fu_1068_reg[8]_i_4_0\(1),
      O => \i_fu_1068[8]_i_40_n_4\
    );
\i_fu_1068[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(30),
      I1 => \i_fu_1068_reg[8]_i_4_0\(31),
      O => \i_fu_1068[8]_i_7_n_4\
    );
\i_fu_1068[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(28),
      I1 => \i_fu_1068_reg[8]_i_4_0\(29),
      O => \i_fu_1068[8]_i_8_n_4\
    );
\i_fu_1068[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i_fu_1068_reg[8]_i_4_0\(26),
      I1 => \i_fu_1068_reg[8]_i_4_0\(27),
      O => \i_fu_1068[8]_i_9_n_4\
    );
\i_fu_1068_reg[8]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_1068_reg[8]_i_24_n_4\,
      CO(3) => \i_fu_1068_reg[8]_i_15_n_4\,
      CO(2) => \i_fu_1068_reg[8]_i_15_n_5\,
      CO(1) => \i_fu_1068_reg[8]_i_15_n_6\,
      CO(0) => \i_fu_1068_reg[8]_i_15_n_7\,
      CYINIT => '0',
      DI(3) => \i_fu_1068[8]_i_25_n_4\,
      DI(2) => \i_fu_1068[8]_i_26_n_4\,
      DI(1) => \i_fu_1068[8]_i_27_n_4\,
      DI(0) => \i_fu_1068[8]_i_28_n_4\,
      O(3 downto 0) => \NLW_i_fu_1068_reg[8]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \i_fu_1068[8]_i_29_n_4\,
      S(2) => \i_fu_1068[8]_i_30_n_4\,
      S(1) => \i_fu_1068[8]_i_31_n_4\,
      S(0) => \i_fu_1068[8]_i_32_n_4\
    );
\i_fu_1068_reg[8]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_1068_reg[8]_i_24_n_4\,
      CO(2) => \i_fu_1068_reg[8]_i_24_n_5\,
      CO(1) => \i_fu_1068_reg[8]_i_24_n_6\,
      CO(0) => \i_fu_1068_reg[8]_i_24_n_7\,
      CYINIT => '0',
      DI(3) => \i_fu_1068[8]_i_33_n_4\,
      DI(2) => \i_fu_1068[8]_i_34_n_4\,
      DI(1) => \i_fu_1068[8]_i_35_n_4\,
      DI(0) => \i_fu_1068[8]_i_36_n_4\,
      O(3 downto 0) => \NLW_i_fu_1068_reg[8]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \i_fu_1068[8]_i_37_n_4\,
      S(2) => \i_fu_1068[8]_i_38_n_4\,
      S(1) => \i_fu_1068[8]_i_39_n_4\,
      S(0) => \i_fu_1068[8]_i_40_n_4\
    );
\i_fu_1068_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_1068_reg[8]_i_6_n_4\,
      CO(3) => icmp_ln103_fu_3918_p2,
      CO(2) => \i_fu_1068_reg[8]_i_4_n_5\,
      CO(1) => \i_fu_1068_reg[8]_i_4_n_6\,
      CO(0) => \i_fu_1068_reg[8]_i_4_n_7\,
      CYINIT => '0',
      DI(3) => \i_fu_1068[8]_i_7_n_4\,
      DI(2) => \i_fu_1068[8]_i_8_n_4\,
      DI(1) => \i_fu_1068[8]_i_9_n_4\,
      DI(0) => \i_fu_1068[8]_i_10_n_4\,
      O(3 downto 0) => \NLW_i_fu_1068_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \i_fu_1068[8]_i_11_n_4\,
      S(2) => \i_fu_1068[8]_i_12_n_4\,
      S(1) => \i_fu_1068[8]_i_13_n_4\,
      S(0) => \i_fu_1068[8]_i_14_n_4\
    );
\i_fu_1068_reg[8]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_1068_reg[8]_i_15_n_4\,
      CO(3) => \i_fu_1068_reg[8]_i_6_n_4\,
      CO(2) => \i_fu_1068_reg[8]_i_6_n_5\,
      CO(1) => \i_fu_1068_reg[8]_i_6_n_6\,
      CO(0) => \i_fu_1068_reg[8]_i_6_n_7\,
      CYINIT => '0',
      DI(3) => \i_fu_1068[8]_i_16_n_4\,
      DI(2) => \i_fu_1068[8]_i_17_n_4\,
      DI(1) => \i_fu_1068[8]_i_18_n_4\,
      DI(0) => \i_fu_1068[8]_i_19_n_4\,
      O(3 downto 0) => \NLW_i_fu_1068_reg[8]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \i_fu_1068[8]_i_20_n_4\,
      S(2) => \i_fu_1068[8]_i_21_n_4\,
      S(1) => \i_fu_1068[8]_i_22_n_4\,
      S(0) => \i_fu_1068[8]_i_23_n_4\
    );
\trunc_ln103_reg_7803[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_1068_reg[8]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      O => D(0)
    );
\trunc_ln103_reg_7803[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_1068_reg[8]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      O => D(1)
    );
\trunc_ln103_reg_7803[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_1068_reg[8]\(2),
      O => D(2)
    );
\trunc_ln103_reg_7803[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_1068_reg[8]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      O => D(3)
    );
\trunc_ln103_reg_7803[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_1068_reg[8]\(4),
      O => D(4)
    );
\trunc_ln103_reg_7803[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_1068_reg[8]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      O => D(5)
    );
\trunc_ln103_reg_7803[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_1068_reg[8]\(6),
      O => D(6)
    );
\trunc_ln103_reg_7803[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_1068_reg[8]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln51_2_reg_15052_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[36]\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \i_fu_36_reg[5]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln51_4_reg_15036 : in STD_LOGIC;
    \icmp_ln51_4_reg_15036_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[48]_i_8_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln51_2_reg_15052 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \i_fu_36_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[48]_i_10_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[48]_i_11_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[48]_i_12_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[48]_i_13_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[48]_i_14_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[48]_i_15_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[48]_i_16_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[48]_i_5_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[48]_i_6_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[48]_i_7_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[48]_i_9_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[48]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[48]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[48]_i_4_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[48]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[48]_i_4_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[48]_i_4_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[48]_i_8_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[48]_i_8_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[48]_i_8_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[48]_i_8_n_7\ : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_4\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg_i_2_n_4 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg_i_3_n_4 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg_i_4_n_4 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg_i_5_n_4 : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_4\ : STD_LOGIC;
  signal \^grp_feedforward_pipeline_vitis_loop_156_7_fu_6936_ap_ready\ : STD_LOGIC;
  signal \i_fu_36[6]_i_2_n_4\ : STD_LOGIC;
  signal \i_fu_36[7]_i_5_n_4\ : STD_LOGIC;
  signal \i_fu_36[7]_i_6_n_4\ : STD_LOGIC;
  signal icmp_ln156_fu_77_p2 : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_16_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_18_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_19_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_21_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_22_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_23_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_24_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_25_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_26_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_27_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_28_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_29_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_30_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_31_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_32_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_33_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_34_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_35_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_36_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_5_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_6_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036[0]_i_9_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036_reg[0]_i_11_n_6\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036_reg[0]_i_11_n_7\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036_reg[0]_i_20_n_5\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036_reg[0]_i_20_n_6\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036_reg[0]_i_20_n_7\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln51_4_reg_15036_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \^trunc_ln51_2_reg_15052_reg[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ap_CS_fsm_reg[48]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[48]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[48]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[48]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln51_4_reg_15036_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln51_4_reg_15036_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln51_4_reg_15036_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln51_4_reg_15036_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[48]_i_3\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \ap_CS_fsm[49]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__4\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg_i_1 : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \i_fu_36[0]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \i_fu_36[1]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \i_fu_36[2]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \i_fu_36[3]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \i_fu_36[4]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \i_fu_36[5]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \i_fu_36[6]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \i_fu_36[7]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \i_fu_36[7]_i_2\ : label is "soft_lutpair388";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln51_4_reg_15036_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln51_4_reg_15036_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln51_4_reg_15036_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln51_4_reg_15036_reg[0]_i_20\ : label is 11;
begin
  ADDRBWRADDR(6 downto 0) <= \^addrbwraddr\(6 downto 0);
  CO(0) <= \^co\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready <= \^grp_feedforward_pipeline_vitis_loop_156_7_fu_6936_ap_ready\;
  \trunc_ln51_2_reg_15052_reg[30]\(0) <= \^trunc_ln51_2_reg_15052_reg[30]\(0);
\ap_CS_fsm[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444744474777444"
    )
        port map (
      I0 => \^co\(0),
      I1 => Q(0),
      I2 => \^trunc_ln51_2_reg_15052_reg[30]\(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ap_NS_fsm11_out,
      O => D(0)
    );
\ap_CS_fsm[48]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln51_2_reg_15052(20),
      I1 => trunc_ln51_2_reg_15052(19),
      I2 => trunc_ln51_2_reg_15052(18),
      O => \ap_CS_fsm[48]_i_10_n_4\
    );
\ap_CS_fsm[48]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln51_2_reg_15052(17),
      I1 => trunc_ln51_2_reg_15052(16),
      I2 => trunc_ln51_2_reg_15052(15),
      O => \ap_CS_fsm[48]_i_11_n_4\
    );
\ap_CS_fsm[48]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln51_2_reg_15052(14),
      I1 => trunc_ln51_2_reg_15052(13),
      I2 => trunc_ln51_2_reg_15052(12),
      O => \ap_CS_fsm[48]_i_12_n_4\
    );
\ap_CS_fsm[48]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln51_2_reg_15052(11),
      I1 => trunc_ln51_2_reg_15052(10),
      I2 => trunc_ln51_2_reg_15052(9),
      O => \ap_CS_fsm[48]_i_13_n_4\
    );
\ap_CS_fsm[48]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[48]_i_8_0\(6),
      I1 => trunc_ln51_2_reg_15052(6),
      I2 => trunc_ln51_2_reg_15052(8),
      I3 => trunc_ln51_2_reg_15052(7),
      I4 => \ap_CS_fsm_reg[48]_i_8_0\(7),
      O => \ap_CS_fsm[48]_i_14_n_4\
    );
\ap_CS_fsm[48]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[48]_i_8_0\(3),
      I1 => trunc_ln51_2_reg_15052(3),
      I2 => trunc_ln51_2_reg_15052(5),
      I3 => \ap_CS_fsm_reg[48]_i_8_0\(5),
      I4 => trunc_ln51_2_reg_15052(4),
      I5 => \ap_CS_fsm_reg[48]_i_8_0\(4),
      O => \ap_CS_fsm[48]_i_15_n_4\
    );
\ap_CS_fsm[48]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[48]_i_8_0\(0),
      I1 => trunc_ln51_2_reg_15052(0),
      I2 => trunc_ln51_2_reg_15052(2),
      I3 => \ap_CS_fsm_reg[48]_i_8_0\(2),
      I4 => trunc_ln51_2_reg_15052(1),
      I5 => \ap_CS_fsm_reg[48]_i_8_0\(1),
      O => \ap_CS_fsm[48]_i_16_n_4\
    );
\ap_CS_fsm[48]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA20AAAA"
    )
        port map (
      I0 => Q(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => icmp_ln51_4_reg_15036,
      O => ap_NS_fsm11_out
    );
\ap_CS_fsm[48]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln51_2_reg_15052(30),
      O => \ap_CS_fsm[48]_i_5_n_4\
    );
\ap_CS_fsm[48]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln51_2_reg_15052(29),
      I1 => trunc_ln51_2_reg_15052(28),
      I2 => trunc_ln51_2_reg_15052(27),
      O => \ap_CS_fsm[48]_i_6_n_4\
    );
\ap_CS_fsm[48]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln51_2_reg_15052(26),
      I1 => trunc_ln51_2_reg_15052(25),
      I2 => trunc_ln51_2_reg_15052(24),
      O => \ap_CS_fsm[48]_i_7_n_4\
    );
\ap_CS_fsm[48]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln51_2_reg_15052(23),
      I1 => trunc_ln51_2_reg_15052(22),
      I2 => trunc_ln51_2_reg_15052(21),
      O => \ap_CS_fsm[48]_i_9_n_4\
    );
\ap_CS_fsm[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFD0000"
    )
        port map (
      I0 => icmp_ln51_4_reg_15036,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I4 => Q(2),
      O => D(1)
    );
\ap_CS_fsm_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[48]_i_4_n_4\,
      CO(3) => \NLW_ap_CS_fsm_reg[48]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \^trunc_ln51_2_reg_15052_reg[30]\(0),
      CO(1) => \ap_CS_fsm_reg[48]_i_2_n_6\,
      CO(0) => \ap_CS_fsm_reg[48]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[48]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ap_CS_fsm[48]_i_5_n_4\,
      S(1) => \ap_CS_fsm[48]_i_6_n_4\,
      S(0) => \ap_CS_fsm[48]_i_7_n_4\
    );
\ap_CS_fsm_reg[48]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[48]_i_8_n_4\,
      CO(3) => \ap_CS_fsm_reg[48]_i_4_n_4\,
      CO(2) => \ap_CS_fsm_reg[48]_i_4_n_5\,
      CO(1) => \ap_CS_fsm_reg[48]_i_4_n_6\,
      CO(0) => \ap_CS_fsm_reg[48]_i_4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[48]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[48]_i_9_n_4\,
      S(2) => \ap_CS_fsm[48]_i_10_n_4\,
      S(1) => \ap_CS_fsm[48]_i_11_n_4\,
      S(0) => \ap_CS_fsm[48]_i_12_n_4\
    );
\ap_CS_fsm_reg[48]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[48]_i_8_n_4\,
      CO(2) => \ap_CS_fsm_reg[48]_i_8_n_5\,
      CO(1) => \ap_CS_fsm_reg[48]_i_8_n_6\,
      CO(0) => \ap_CS_fsm_reg[48]_i_8_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[48]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[48]_i_13_n_4\,
      S(2) => \ap_CS_fsm[48]_i_14_n_4\,
      S(1) => \ap_CS_fsm[48]_i_15_n_4\,
      S(0) => \ap_CS_fsm[48]_i_16_n_4\
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_4\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_4\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I1 => ap_rst_n,
      I2 => \^grp_feedforward_pipeline_vitis_loop_156_7_fu_6936_ap_ready\,
      O => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg_reg
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_i_2_n_4,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_i_3_n_4,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_i_4_n_4,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_i_5_n_4,
      O => \^grp_feedforward_pipeline_vitis_loop_156_7_fu_6936_ap_ready\
    );
ap_loop_exit_ready_pp0_iter1_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(4),
      I1 => trunc_ln51_2_reg_15052(4),
      I2 => \i_fu_36_reg[7]\(3),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => trunc_ln51_2_reg_15052(3),
      O => ap_loop_exit_ready_pp0_iter1_reg_i_2_n_4
    );
ap_loop_exit_ready_pp0_iter1_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(1),
      I1 => trunc_ln51_2_reg_15052(1),
      I2 => \i_fu_36_reg[7]\(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => trunc_ln51_2_reg_15052(0),
      O => ap_loop_exit_ready_pp0_iter1_reg_i_3_n_4
    );
ap_loop_exit_ready_pp0_iter1_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(5),
      I1 => trunc_ln51_2_reg_15052(5),
      I2 => \i_fu_36_reg[7]\(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => trunc_ln51_2_reg_15052(2),
      O => ap_loop_exit_ready_pp0_iter1_reg_i_4_n_4
    );
ap_loop_exit_ready_pp0_iter1_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(7),
      I1 => trunc_ln51_2_reg_15052(7),
      I2 => \i_fu_36_reg[7]\(6),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => trunc_ln51_2_reg_15052(6),
      O => ap_loop_exit_ready_pp0_iter1_reg_i_5_n_4
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__4_n_4\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_4\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^trunc_ln51_2_reg_15052_reg[30]\(0),
      I1 => Q(1),
      I2 => \^grp_feedforward_pipeline_vitis_loop_156_7_fu_6936_ap_ready\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      O => \ap_CS_fsm_reg[36]\
    );
\i_fu_36[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_36_reg[7]\(0),
      O => \i_fu_36_reg[5]\(0)
    );
\i_fu_36[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => \i_fu_36_reg[7]\(1),
      O => \i_fu_36_reg[5]\(1)
    );
\i_fu_36[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(0),
      I1 => \i_fu_36_reg[7]\(1),
      I2 => ap_loop_init_int,
      I3 => \i_fu_36_reg[7]\(2),
      O => \i_fu_36_reg[5]\(2)
    );
\i_fu_36[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(1),
      I1 => \i_fu_36_reg[7]\(0),
      I2 => \i_fu_36_reg[7]\(2),
      I3 => ap_loop_init_int,
      I4 => \i_fu_36_reg[7]\(3),
      O => \i_fu_36_reg[5]\(3)
    );
\i_fu_36[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(2),
      I1 => \i_fu_36_reg[7]\(0),
      I2 => \i_fu_36_reg[7]\(1),
      I3 => \i_fu_36_reg[7]\(3),
      I4 => ap_loop_init,
      I5 => \i_fu_36_reg[7]\(4),
      O => \i_fu_36_reg[5]\(4)
    );
\i_fu_36[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      O => ap_loop_init
    );
\i_fu_36[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \i_fu_36[6]_i_2_n_4\,
      I1 => \i_fu_36_reg[7]\(4),
      I2 => ap_loop_init_int,
      I3 => \i_fu_36_reg[7]\(5),
      O => \i_fu_36_reg[5]\(5)
    );
\i_fu_36[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(4),
      I1 => \i_fu_36[6]_i_2_n_4\,
      I2 => \i_fu_36_reg[7]\(5),
      I3 => ap_loop_init_int,
      I4 => \i_fu_36_reg[7]\(6),
      O => \i_fu_36_reg[5]\(6)
    );
\i_fu_36[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(3),
      I1 => \i_fu_36_reg[7]\(1),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I4 => \i_fu_36_reg[7]\(0),
      I5 => \i_fu_36_reg[7]\(2),
      O => \i_fu_36[6]_i_2_n_4\
    );
\i_fu_36[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => icmp_ln156_fu_77_p2,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      O => SR(0)
    );
\i_fu_36[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I1 => icmp_ln156_fu_77_p2,
      O => E(0)
    );
\i_fu_36[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(5),
      I1 => \i_fu_36[7]_i_5_n_4\,
      I2 => \i_fu_36_reg[7]\(6),
      I3 => ap_loop_init_int,
      I4 => \i_fu_36_reg[7]\(7),
      O => \i_fu_36_reg[5]\(7)
    );
\i_fu_36[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_i_5_n_4,
      I1 => \^addrbwraddr\(5),
      I2 => trunc_ln51_2_reg_15052(5),
      I3 => \^addrbwraddr\(2),
      I4 => trunc_ln51_2_reg_15052(2),
      I5 => \i_fu_36[7]_i_6_n_4\,
      O => icmp_ln156_fu_77_p2
    );
\i_fu_36[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(4),
      I1 => \i_fu_36_reg[7]\(2),
      I2 => \i_fu_36_reg[7]\(0),
      I3 => ap_loop_init,
      I4 => \i_fu_36_reg[7]\(1),
      I5 => \i_fu_36_reg[7]\(3),
      O => \i_fu_36[7]_i_5_n_4\
    );
\i_fu_36[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => trunc_ln51_2_reg_15052(0),
      I1 => ap_loop_init,
      I2 => \i_fu_36_reg[7]\(0),
      I3 => trunc_ln51_2_reg_15052(1),
      I4 => \i_fu_36_reg[7]\(1),
      I5 => ap_loop_exit_ready_pp0_iter1_reg_i_2_n_4,
      O => \i_fu_36[7]_i_6_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(24),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(25),
      O => \icmp_ln51_4_reg_15036[0]_i_10_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(22),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(23),
      O => \icmp_ln51_4_reg_15036[0]_i_12_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(20),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(21),
      O => \icmp_ln51_4_reg_15036[0]_i_13_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(18),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(19),
      O => \icmp_ln51_4_reg_15036[0]_i_14_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(16),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(17),
      O => \icmp_ln51_4_reg_15036[0]_i_15_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(22),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(23),
      O => \icmp_ln51_4_reg_15036[0]_i_16_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(20),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(21),
      O => \icmp_ln51_4_reg_15036[0]_i_17_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(18),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(19),
      O => \icmp_ln51_4_reg_15036[0]_i_18_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(16),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(17),
      O => \icmp_ln51_4_reg_15036[0]_i_19_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(14),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(15),
      O => \icmp_ln51_4_reg_15036[0]_i_21_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(12),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(13),
      O => \icmp_ln51_4_reg_15036[0]_i_22_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(10),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(11),
      O => \icmp_ln51_4_reg_15036[0]_i_23_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(8),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(9),
      O => \icmp_ln51_4_reg_15036[0]_i_24_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(14),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(15),
      O => \icmp_ln51_4_reg_15036[0]_i_25_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(12),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(13),
      O => \icmp_ln51_4_reg_15036[0]_i_26_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(10),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(11),
      O => \icmp_ln51_4_reg_15036[0]_i_27_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(8),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(9),
      O => \icmp_ln51_4_reg_15036[0]_i_28_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(6),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(7),
      O => \icmp_ln51_4_reg_15036[0]_i_29_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(30),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(31),
      O => \icmp_ln51_4_reg_15036[0]_i_3_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(4),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(5),
      O => \icmp_ln51_4_reg_15036[0]_i_30_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(2),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(3),
      O => \icmp_ln51_4_reg_15036[0]_i_31_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(0),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(1),
      O => \icmp_ln51_4_reg_15036[0]_i_32_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(6),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(7),
      O => \icmp_ln51_4_reg_15036[0]_i_33_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(4),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(5),
      O => \icmp_ln51_4_reg_15036[0]_i_34_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(2),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(3),
      O => \icmp_ln51_4_reg_15036[0]_i_35_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(0),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(1),
      O => \icmp_ln51_4_reg_15036[0]_i_36_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(28),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(29),
      O => \icmp_ln51_4_reg_15036[0]_i_4_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(26),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(27),
      O => \icmp_ln51_4_reg_15036[0]_i_5_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(24),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(25),
      O => \icmp_ln51_4_reg_15036[0]_i_6_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(30),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(31),
      O => \icmp_ln51_4_reg_15036[0]_i_7_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(28),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(29),
      O => \icmp_ln51_4_reg_15036[0]_i_8_n_4\
    );
\icmp_ln51_4_reg_15036[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln51_4_reg_15036_reg[0]\(26),
      I1 => \icmp_ln51_4_reg_15036_reg[0]\(27),
      O => \icmp_ln51_4_reg_15036[0]_i_9_n_4\
    );
\icmp_ln51_4_reg_15036_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln51_4_reg_15036_reg[0]_i_2_n_4\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln51_4_reg_15036_reg[0]_i_1_n_5\,
      CO(1) => \icmp_ln51_4_reg_15036_reg[0]_i_1_n_6\,
      CO(0) => \icmp_ln51_4_reg_15036_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln51_4_reg_15036[0]_i_3_n_4\,
      DI(2) => \icmp_ln51_4_reg_15036[0]_i_4_n_4\,
      DI(1) => \icmp_ln51_4_reg_15036[0]_i_5_n_4\,
      DI(0) => \icmp_ln51_4_reg_15036[0]_i_6_n_4\,
      O(3 downto 0) => \NLW_icmp_ln51_4_reg_15036_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln51_4_reg_15036[0]_i_7_n_4\,
      S(2) => \icmp_ln51_4_reg_15036[0]_i_8_n_4\,
      S(1) => \icmp_ln51_4_reg_15036[0]_i_9_n_4\,
      S(0) => \icmp_ln51_4_reg_15036[0]_i_10_n_4\
    );
\icmp_ln51_4_reg_15036_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln51_4_reg_15036_reg[0]_i_20_n_4\,
      CO(3) => \icmp_ln51_4_reg_15036_reg[0]_i_11_n_4\,
      CO(2) => \icmp_ln51_4_reg_15036_reg[0]_i_11_n_5\,
      CO(1) => \icmp_ln51_4_reg_15036_reg[0]_i_11_n_6\,
      CO(0) => \icmp_ln51_4_reg_15036_reg[0]_i_11_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln51_4_reg_15036[0]_i_21_n_4\,
      DI(2) => \icmp_ln51_4_reg_15036[0]_i_22_n_4\,
      DI(1) => \icmp_ln51_4_reg_15036[0]_i_23_n_4\,
      DI(0) => \icmp_ln51_4_reg_15036[0]_i_24_n_4\,
      O(3 downto 0) => \NLW_icmp_ln51_4_reg_15036_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln51_4_reg_15036[0]_i_25_n_4\,
      S(2) => \icmp_ln51_4_reg_15036[0]_i_26_n_4\,
      S(1) => \icmp_ln51_4_reg_15036[0]_i_27_n_4\,
      S(0) => \icmp_ln51_4_reg_15036[0]_i_28_n_4\
    );
\icmp_ln51_4_reg_15036_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln51_4_reg_15036_reg[0]_i_11_n_4\,
      CO(3) => \icmp_ln51_4_reg_15036_reg[0]_i_2_n_4\,
      CO(2) => \icmp_ln51_4_reg_15036_reg[0]_i_2_n_5\,
      CO(1) => \icmp_ln51_4_reg_15036_reg[0]_i_2_n_6\,
      CO(0) => \icmp_ln51_4_reg_15036_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln51_4_reg_15036[0]_i_12_n_4\,
      DI(2) => \icmp_ln51_4_reg_15036[0]_i_13_n_4\,
      DI(1) => \icmp_ln51_4_reg_15036[0]_i_14_n_4\,
      DI(0) => \icmp_ln51_4_reg_15036[0]_i_15_n_4\,
      O(3 downto 0) => \NLW_icmp_ln51_4_reg_15036_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln51_4_reg_15036[0]_i_16_n_4\,
      S(2) => \icmp_ln51_4_reg_15036[0]_i_17_n_4\,
      S(1) => \icmp_ln51_4_reg_15036[0]_i_18_n_4\,
      S(0) => \icmp_ln51_4_reg_15036[0]_i_19_n_4\
    );
\icmp_ln51_4_reg_15036_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln51_4_reg_15036_reg[0]_i_20_n_4\,
      CO(2) => \icmp_ln51_4_reg_15036_reg[0]_i_20_n_5\,
      CO(1) => \icmp_ln51_4_reg_15036_reg[0]_i_20_n_6\,
      CO(0) => \icmp_ln51_4_reg_15036_reg[0]_i_20_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln51_4_reg_15036[0]_i_29_n_4\,
      DI(2) => \icmp_ln51_4_reg_15036[0]_i_30_n_4\,
      DI(1) => \icmp_ln51_4_reg_15036[0]_i_31_n_4\,
      DI(0) => \icmp_ln51_4_reg_15036[0]_i_32_n_4\,
      O(3 downto 0) => \NLW_icmp_ln51_4_reg_15036_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln51_4_reg_15036[0]_i_33_n_4\,
      S(2) => \icmp_ln51_4_reg_15036[0]_i_34_n_4\,
      S(1) => \icmp_ln51_4_reg_15036[0]_i_35_n_4\,
      S(0) => \icmp_ln51_4_reg_15036[0]_i_36_n_4\
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(6),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^addrbwraddr\(6)
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(5),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^addrbwraddr\(5)
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(4),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^addrbwraddr\(4)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(3),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^addrbwraddr\(3)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^addrbwraddr\(2)
    );
ram_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^addrbwraddr\(1)
    );
ram_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_36_reg[7]\(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^addrbwraddr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[33]\ : out STD_LOGIC;
    \i_fu_568_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_ready : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_sig_allocacmp_i_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[35]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    zext_ln51_3_reg_14985 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    colsW2_read_reg_14068 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_568_reg[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_4\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_4\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_i_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer2_activations_6_address0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \i_fu_568[6]_i_2_n_4\ : STD_LOGIC;
  signal \i_fu_568[7]_i_16_n_4\ : STD_LOGIC;
  signal \i_fu_568[7]_i_17_n_4\ : STD_LOGIC;
  signal \i_fu_568[7]_i_18_n_4\ : STD_LOGIC;
  signal \i_fu_568[7]_i_19_n_4\ : STD_LOGIC;
  signal \i_fu_568[7]_i_5_n_4\ : STD_LOGIC;
  signal \i_fu_568_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \i_fu_568_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \i_fu_568_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \i_fu_568_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \i_fu_568_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \i_fu_568_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \i_fu_568_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \i_fu_568_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \i_fu_568_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal \i_fu_568_reg[7]_i_6_n_7\ : STD_LOGIC;
  signal icmp_ln147_fu_2050_p2 : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_16_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_18_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_19_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_21_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_22_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_23_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_24_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_25_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_26_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_27_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_28_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_29_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_30_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_31_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_32_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_33_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_34_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_35_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_36_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_5_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_6_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961[0]_i_9_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961_reg[0]_i_11_n_6\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961_reg[0]_i_11_n_7\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961_reg[0]_i_20_n_5\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961_reg[0]_i_20_n_6\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961_reg[0]_i_20_n_7\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln51_2_reg_14961_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal ram_reg_i_46_n_4 : STD_LOGIC;
  signal \NLW_i_fu_568_reg[7]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_568_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_fu_568_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_568_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln51_2_reg_14961_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln51_2_reg_14961_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln51_2_reg_14961_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln51_2_reg_14961_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[34]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__3\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg_i_1 : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \i_fu_568[0]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \i_fu_568[1]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \i_fu_568[2]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \i_fu_568[3]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \i_fu_568[5]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \i_fu_568[6]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \i_fu_568[7]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \i_fu_568[7]_i_19\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \i_fu_568[7]_i_2\ : label is "soft_lutpair365";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln51_2_reg_14961_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln51_2_reg_14961_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln51_2_reg_14961_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln51_2_reg_14961_reg[0]_i_20\ : label is 11;
  attribute SOFT_HLUTNM of ram_reg_i_46 : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \trunc_ln147_1_reg_4061[0]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \trunc_ln147_1_reg_4061[1]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \trunc_ln147_1_reg_4061[2]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \trunc_ln147_1_reg_4061[3]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \trunc_ln147_1_reg_4061[4]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \trunc_ln147_1_reg_4061[5]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \trunc_ln147_1_reg_4061[6]_i_1\ : label is "soft_lutpair371";
begin
  CO(0) <= \^co\(0);
  ap_sig_allocacmp_i_3(1 downto 0) <= \^ap_sig_allocacmp_i_3\(1 downto 0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0(4 downto 0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer2_activations_6_address0\(4 downto 0);
\ap_CS_fsm[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[35]\(2),
      I1 => ap_done_cache,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[35]\(3),
      O => D(0)
    );
\ap_CS_fsm[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444747474447444"
    )
        port map (
      I0 => \^co\(0),
      I1 => \ap_CS_fsm_reg[35]\(0),
      I2 => \ap_CS_fsm_reg[35]\(3),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      I5 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_4\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_4\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      I1 => icmp_ln147_fu_2050_p2,
      O => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_ready
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__3_n_4\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_4\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[35]\(2),
      I1 => icmp_ln147_fu_2050_p2,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      O => \ap_CS_fsm_reg[33]\
    );
\i_fu_568[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => \i_fu_568_reg[7]\(0)
    );
\i_fu_568[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => Q(1),
      O => \i_fu_568_reg[7]\(1)
    );
\i_fu_568[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => ap_loop_init_int,
      I3 => Q(0),
      O => \i_fu_568_reg[7]\(2)
    );
\i_fu_568[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => ap_loop_init_int,
      I4 => Q(1),
      O => \i_fu_568_reg[7]\(3)
    );
\i_fu_568[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => ram_reg_i_46_n_4,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(3),
      O => \i_fu_568_reg[7]\(4)
    );
\i_fu_568[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(5),
      I2 => \i_fu_568[6]_i_2_n_4\,
      I3 => Q(4),
      O => \i_fu_568_reg[7]\(5)
    );
\i_fu_568[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => \i_fu_568[6]_i_2_n_4\,
      I3 => Q(5),
      I4 => ap_loop_init_int,
      O => \i_fu_568_reg[7]\(6)
    );
\i_fu_568[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(1),
      O => \i_fu_568[6]_i_2_n_4\
    );
\i_fu_568[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => icmp_ln147_fu_2050_p2,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      O => SR(0)
    );
\i_fu_568[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000090005050009"
    )
        port map (
      I0 => colsW2_read_reg_14068(7),
      I1 => Q(7),
      I2 => colsW2_read_reg_14068(8),
      I3 => Q(6),
      I4 => ram_reg_i_46_n_4,
      I5 => colsW2_read_reg_14068(6),
      O => \i_fu_568[7]_i_16_n_4\
    );
\i_fu_568[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \i_fu_568[7]_i_19_n_4\,
      I1 => colsW2_read_reg_14068(3),
      I2 => colsW2_read_reg_14068(4),
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer2_activations_6_address0\(2),
      I4 => colsW2_read_reg_14068(5),
      I5 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer2_activations_6_address0\(3),
      O => \i_fu_568[7]_i_17_n_4\
    );
\i_fu_568[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^ap_sig_allocacmp_i_3\(0),
      I1 => colsW2_read_reg_14068(0),
      I2 => colsW2_read_reg_14068(1),
      I3 => \^ap_sig_allocacmp_i_3\(1),
      I4 => colsW2_read_reg_14068(2),
      I5 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer2_activations_6_address0\(0),
      O => \i_fu_568[7]_i_18_n_4\
    );
\i_fu_568[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      I2 => Q(3),
      O => \i_fu_568[7]_i_19_n_4\
    );
\i_fu_568[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      I1 => icmp_ln147_fu_2050_p2,
      O => E(0)
    );
\i_fu_568[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init_int,
      I2 => Q(5),
      I3 => \i_fu_568[7]_i_5_n_4\,
      I4 => Q(6),
      O => \i_fu_568_reg[7]\(7)
    );
\i_fu_568[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => ram_reg_i_46_n_4,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(3),
      O => \i_fu_568[7]_i_5_n_4\
    );
\i_fu_568_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_568_reg[7]_i_10_n_4\,
      CO(2) => \i_fu_568_reg[7]_i_10_n_5\,
      CO(1) => \i_fu_568_reg[7]_i_10_n_6\,
      CO(0) => \i_fu_568_reg[7]_i_10_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i_fu_568_reg[7]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => S(0),
      S(2) => \i_fu_568[7]_i_16_n_4\,
      S(1) => \i_fu_568[7]_i_17_n_4\,
      S(0) => \i_fu_568[7]_i_18_n_4\
    );
\i_fu_568_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_568_reg[7]_i_6_n_4\,
      CO(3) => \NLW_i_fu_568_reg[7]_i_4_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln147_fu_2050_p2,
      CO(1) => \i_fu_568_reg[7]_i_4_n_6\,
      CO(0) => \i_fu_568_reg[7]_i_4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i_fu_568_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => ap_loop_exit_ready_pp0_iter1_reg_reg(2 downto 0)
    );
\i_fu_568_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_568_reg[7]_i_10_n_4\,
      CO(3) => \i_fu_568_reg[7]_i_6_n_4\,
      CO(2) => \i_fu_568_reg[7]_i_6_n_5\,
      CO(1) => \i_fu_568_reg[7]_i_6_n_6\,
      CO(0) => \i_fu_568_reg[7]_i_6_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i_fu_568_reg[7]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \i_fu_568_reg[7]_i_4_0\(3 downto 0)
    );
\icmp_ln51_2_reg_14961[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(24),
      I1 => colsW2_read_reg_14068(25),
      O => \icmp_ln51_2_reg_14961[0]_i_10_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(22),
      I1 => colsW2_read_reg_14068(23),
      O => \icmp_ln51_2_reg_14961[0]_i_12_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(20),
      I1 => colsW2_read_reg_14068(21),
      O => \icmp_ln51_2_reg_14961[0]_i_13_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(18),
      I1 => colsW2_read_reg_14068(19),
      O => \icmp_ln51_2_reg_14961[0]_i_14_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(16),
      I1 => colsW2_read_reg_14068(17),
      O => \icmp_ln51_2_reg_14961[0]_i_15_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(22),
      I1 => colsW2_read_reg_14068(23),
      O => \icmp_ln51_2_reg_14961[0]_i_16_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(20),
      I1 => colsW2_read_reg_14068(21),
      O => \icmp_ln51_2_reg_14961[0]_i_17_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(18),
      I1 => colsW2_read_reg_14068(19),
      O => \icmp_ln51_2_reg_14961[0]_i_18_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(16),
      I1 => colsW2_read_reg_14068(17),
      O => \icmp_ln51_2_reg_14961[0]_i_19_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(14),
      I1 => colsW2_read_reg_14068(15),
      O => \icmp_ln51_2_reg_14961[0]_i_21_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(12),
      I1 => colsW2_read_reg_14068(13),
      O => \icmp_ln51_2_reg_14961[0]_i_22_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(10),
      I1 => colsW2_read_reg_14068(11),
      O => \icmp_ln51_2_reg_14961[0]_i_23_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(8),
      I1 => colsW2_read_reg_14068(9),
      O => \icmp_ln51_2_reg_14961[0]_i_24_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(14),
      I1 => colsW2_read_reg_14068(15),
      O => \icmp_ln51_2_reg_14961[0]_i_25_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(12),
      I1 => colsW2_read_reg_14068(13),
      O => \icmp_ln51_2_reg_14961[0]_i_26_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(10),
      I1 => colsW2_read_reg_14068(11),
      O => \icmp_ln51_2_reg_14961[0]_i_27_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(8),
      I1 => colsW2_read_reg_14068(9),
      O => \icmp_ln51_2_reg_14961[0]_i_28_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(6),
      I1 => colsW2_read_reg_14068(7),
      O => \icmp_ln51_2_reg_14961[0]_i_29_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => colsW2_read_reg_14068(30),
      I1 => colsW2_read_reg_14068(31),
      O => \icmp_ln51_2_reg_14961[0]_i_3_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(4),
      I1 => colsW2_read_reg_14068(5),
      O => \icmp_ln51_2_reg_14961[0]_i_30_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(2),
      I1 => colsW2_read_reg_14068(3),
      O => \icmp_ln51_2_reg_14961[0]_i_31_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(0),
      I1 => colsW2_read_reg_14068(1),
      O => \icmp_ln51_2_reg_14961[0]_i_32_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(6),
      I1 => colsW2_read_reg_14068(7),
      O => \icmp_ln51_2_reg_14961[0]_i_33_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(4),
      I1 => colsW2_read_reg_14068(5),
      O => \icmp_ln51_2_reg_14961[0]_i_34_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(2),
      I1 => colsW2_read_reg_14068(3),
      O => \icmp_ln51_2_reg_14961[0]_i_35_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(0),
      I1 => colsW2_read_reg_14068(1),
      O => \icmp_ln51_2_reg_14961[0]_i_36_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(28),
      I1 => colsW2_read_reg_14068(29),
      O => \icmp_ln51_2_reg_14961[0]_i_4_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(26),
      I1 => colsW2_read_reg_14068(27),
      O => \icmp_ln51_2_reg_14961[0]_i_5_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(24),
      I1 => colsW2_read_reg_14068(25),
      O => \icmp_ln51_2_reg_14961[0]_i_6_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(30),
      I1 => colsW2_read_reg_14068(31),
      O => \icmp_ln51_2_reg_14961[0]_i_7_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(28),
      I1 => colsW2_read_reg_14068(29),
      O => \icmp_ln51_2_reg_14961[0]_i_8_n_4\
    );
\icmp_ln51_2_reg_14961[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(26),
      I1 => colsW2_read_reg_14068(27),
      O => \icmp_ln51_2_reg_14961[0]_i_9_n_4\
    );
\icmp_ln51_2_reg_14961_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln51_2_reg_14961_reg[0]_i_2_n_4\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln51_2_reg_14961_reg[0]_i_1_n_5\,
      CO(1) => \icmp_ln51_2_reg_14961_reg[0]_i_1_n_6\,
      CO(0) => \icmp_ln51_2_reg_14961_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln51_2_reg_14961[0]_i_3_n_4\,
      DI(2) => \icmp_ln51_2_reg_14961[0]_i_4_n_4\,
      DI(1) => \icmp_ln51_2_reg_14961[0]_i_5_n_4\,
      DI(0) => \icmp_ln51_2_reg_14961[0]_i_6_n_4\,
      O(3 downto 0) => \NLW_icmp_ln51_2_reg_14961_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln51_2_reg_14961[0]_i_7_n_4\,
      S(2) => \icmp_ln51_2_reg_14961[0]_i_8_n_4\,
      S(1) => \icmp_ln51_2_reg_14961[0]_i_9_n_4\,
      S(0) => \icmp_ln51_2_reg_14961[0]_i_10_n_4\
    );
\icmp_ln51_2_reg_14961_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln51_2_reg_14961_reg[0]_i_20_n_4\,
      CO(3) => \icmp_ln51_2_reg_14961_reg[0]_i_11_n_4\,
      CO(2) => \icmp_ln51_2_reg_14961_reg[0]_i_11_n_5\,
      CO(1) => \icmp_ln51_2_reg_14961_reg[0]_i_11_n_6\,
      CO(0) => \icmp_ln51_2_reg_14961_reg[0]_i_11_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln51_2_reg_14961[0]_i_21_n_4\,
      DI(2) => \icmp_ln51_2_reg_14961[0]_i_22_n_4\,
      DI(1) => \icmp_ln51_2_reg_14961[0]_i_23_n_4\,
      DI(0) => \icmp_ln51_2_reg_14961[0]_i_24_n_4\,
      O(3 downto 0) => \NLW_icmp_ln51_2_reg_14961_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln51_2_reg_14961[0]_i_25_n_4\,
      S(2) => \icmp_ln51_2_reg_14961[0]_i_26_n_4\,
      S(1) => \icmp_ln51_2_reg_14961[0]_i_27_n_4\,
      S(0) => \icmp_ln51_2_reg_14961[0]_i_28_n_4\
    );
\icmp_ln51_2_reg_14961_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln51_2_reg_14961_reg[0]_i_11_n_4\,
      CO(3) => \icmp_ln51_2_reg_14961_reg[0]_i_2_n_4\,
      CO(2) => \icmp_ln51_2_reg_14961_reg[0]_i_2_n_5\,
      CO(1) => \icmp_ln51_2_reg_14961_reg[0]_i_2_n_6\,
      CO(0) => \icmp_ln51_2_reg_14961_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln51_2_reg_14961[0]_i_12_n_4\,
      DI(2) => \icmp_ln51_2_reg_14961[0]_i_13_n_4\,
      DI(1) => \icmp_ln51_2_reg_14961[0]_i_14_n_4\,
      DI(0) => \icmp_ln51_2_reg_14961[0]_i_15_n_4\,
      O(3 downto 0) => \NLW_icmp_ln51_2_reg_14961_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln51_2_reg_14961[0]_i_16_n_4\,
      S(2) => \icmp_ln51_2_reg_14961[0]_i_17_n_4\,
      S(1) => \icmp_ln51_2_reg_14961[0]_i_18_n_4\,
      S(0) => \icmp_ln51_2_reg_14961[0]_i_19_n_4\
    );
\icmp_ln51_2_reg_14961_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln51_2_reg_14961_reg[0]_i_20_n_4\,
      CO(2) => \icmp_ln51_2_reg_14961_reg[0]_i_20_n_5\,
      CO(1) => \icmp_ln51_2_reg_14961_reg[0]_i_20_n_6\,
      CO(0) => \icmp_ln51_2_reg_14961_reg[0]_i_20_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln51_2_reg_14961[0]_i_29_n_4\,
      DI(2) => \icmp_ln51_2_reg_14961[0]_i_30_n_4\,
      DI(1) => \icmp_ln51_2_reg_14961[0]_i_31_n_4\,
      DI(0) => \icmp_ln51_2_reg_14961[0]_i_32_n_4\,
      O(3 downto 0) => \NLW_icmp_ln51_2_reg_14961_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln51_2_reg_14961[0]_i_33_n_4\,
      S(2) => \icmp_ln51_2_reg_14961[0]_i_34_n_4\,
      S(1) => \icmp_ln51_2_reg_14961[0]_i_35_n_4\,
      S(0) => \icmp_ln51_2_reg_14961[0]_i_36_n_4\
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_i_46_n_4,
      I2 => \ap_CS_fsm_reg[35]\(3),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(4),
      I4 => \ap_CS_fsm_reg[35]\(1),
      I5 => zext_ln51_3_reg_14985(4),
      O => ADDRARDADDR(4)
    );
ram_reg_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      I1 => ap_loop_init_int,
      O => ram_reg_i_46_n_4
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_i_46_n_4,
      I2 => \ap_CS_fsm_reg[35]\(3),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(3),
      I4 => \ap_CS_fsm_reg[35]\(1),
      I5 => zext_ln51_3_reg_14985(3),
      O => ADDRARDADDR(3)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_i_46_n_4,
      I2 => \ap_CS_fsm_reg[35]\(3),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(2),
      I4 => \ap_CS_fsm_reg[35]\(1),
      I5 => zext_ln51_3_reg_14985(2),
      O => ADDRARDADDR(2)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_i_46_n_4,
      I2 => \ap_CS_fsm_reg[35]\(3),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(1),
      I4 => \ap_CS_fsm_reg[35]\(1),
      I5 => zext_ln51_3_reg_14985(1),
      O => ADDRARDADDR(1)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_i_46_n_4,
      I2 => \ap_CS_fsm_reg[35]\(3),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(0),
      I4 => \ap_CS_fsm_reg[35]\(1),
      I5 => zext_ln51_3_reg_14985(0),
      O => ADDRARDADDR(0)
    );
\trunc_ln147_1_reg_4061[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      O => \^ap_sig_allocacmp_i_3\(0)
    );
\trunc_ln147_1_reg_4061[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      O => \^ap_sig_allocacmp_i_3\(1)
    );
\trunc_ln147_1_reg_4061[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      O => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer2_activations_6_address0\(0)
    );
\trunc_ln147_1_reg_4061[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer2_activations_6_address0\(1)
    );
\trunc_ln147_1_reg_4061[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      O => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer2_activations_6_address0\(2)
    );
\trunc_ln147_1_reg_4061[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      O => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer2_activations_6_address0\(3)
    );
\trunc_ln147_1_reg_4061[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      O => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer2_activations_6_address0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \colsW2_read_reg_14068_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \colsW2_read_reg_14068_reg[30]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \colsW2_read_reg_14068_reg[30]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init : out STD_LOGIC;
    \ap_CS_fsm_reg[32]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \colsW2_read_reg_14068_reg[30]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg : in STD_LOGIC;
    colsW2_read_reg_14068 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln141_2_reg_328_reg[0]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln141_reg_308_reg[0]_i_9_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln141_reg_308_reg[0]_i_9_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[33]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[32]_i_2_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[32]_i_10_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[32]_i_11_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[32]_i_12_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[32]_i_13_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[32]_i_14_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[32]_i_15_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[32]_i_4_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[32]_i_5_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[32]_i_6_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[32]_i_8_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[32]_i_9_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[32]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[32]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[32]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[32]_i_3_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[32]_i_3_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[32]_i_7_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[32]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[32]_i_7_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[32]_i_7_n_7\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_4\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_4\ : STD_LOGIC;
  signal \^colsw2_read_reg_14068_reg[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^colsw2_read_reg_14068_reg[30]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^colsw2_read_reg_14068_reg[30]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^colsw2_read_reg_14068_reg[30]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_141_5_fu_6789_ap_ready\ : STD_LOGIC;
  signal \i_3_fu_56[31]_i_4_n_4\ : STD_LOGIC;
  signal \i_3_fu_56[4]_i_2_n_4\ : STD_LOGIC;
  signal \i_3_fu_56[4]_i_3_n_4\ : STD_LOGIC;
  signal \i_3_fu_56[4]_i_4_n_4\ : STD_LOGIC;
  signal \i_3_fu_56[8]_i_4_n_4\ : STD_LOGIC;
  signal \i_3_fu_56[8]_i_5_n_4\ : STD_LOGIC;
  signal \i_3_fu_56_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_3_fu_56_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_3_fu_56_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_3_fu_56_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_3_fu_56_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_3_fu_56_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_3_fu_56_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_3_fu_56_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i_3_fu_56_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_3_fu_56_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \i_3_fu_56_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \i_3_fu_56_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \i_3_fu_56_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \i_3_fu_56_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \i_3_fu_56_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \i_3_fu_56_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \i_3_fu_56_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \i_3_fu_56_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \i_3_fu_56_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \i_3_fu_56_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \i_3_fu_56_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \i_3_fu_56_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \i_3_fu_56_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_3_fu_56_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_3_fu_56_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_3_fu_56_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_3_fu_56_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_3_fu_56_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_3_fu_56_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_3_fu_56_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_16_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_18_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_19_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_5_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_6_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_9_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318_reg[0]_i_13_n_6\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318_reg[0]_i_13_n_7\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318_reg[0]_i_8_n_6\ : STD_LOGIC;
  signal \icmp_ln141_1_reg_318_reg[0]_i_8_n_7\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_16_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_19_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_21_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_5_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_6_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_9_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328_reg[0]_i_13_n_6\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328_reg[0]_i_13_n_7\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328_reg[0]_i_8_n_6\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328_reg[0]_i_8_n_7\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_16_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_18_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_19_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_21_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_22_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_23_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_24_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_25_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_26_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_27_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_28_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_29_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_30_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_31_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_5_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_6_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338_reg[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338_reg[0]_i_17_n_5\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338_reg[0]_i_17_n_6\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338_reg[0]_i_17_n_7\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338_reg[0]_i_9_n_6\ : STD_LOGIC;
  signal \icmp_ln141_3_reg_338_reg[0]_i_9_n_7\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_16_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_18_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_19_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_22_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_23_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_24_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_5_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_6_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308_reg[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308_reg[0]_i_15_n_5\ : STD_LOGIC;
  signal \icmp_ln141_reg_308_reg[0]_i_15_n_6\ : STD_LOGIC;
  signal \icmp_ln141_reg_308_reg[0]_i_15_n_7\ : STD_LOGIC;
  signal \icmp_ln141_reg_308_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln141_reg_308_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln141_reg_308_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln141_reg_308_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln141_reg_308_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln141_reg_308_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln141_reg_308_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \icmp_ln141_reg_308_reg[0]_i_9_n_6\ : STD_LOGIC;
  signal \icmp_ln141_reg_308_reg[0]_i_9_n_7\ : STD_LOGIC;
  signal tmp_6_fu_200_p4 : STD_LOGIC_VECTOR ( 28 downto 5 );
  signal \NLW_ap_CS_fsm_reg[32]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[32]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[32]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[32]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_3_fu_56_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_3_fu_56_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_3_fu_56_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_icmp_ln141_1_reg_318_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln141_1_reg_318_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln141_1_reg_318_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln141_1_reg_318_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln141_2_reg_328_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln141_2_reg_328_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln141_2_reg_328_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln141_2_reg_328_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln141_3_reg_338_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln141_3_reg_338_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln141_3_reg_338_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln141_3_reg_338_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln141_3_reg_338_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln141_reg_308_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln141_reg_308_reg[0]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln141_reg_308_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln141_reg_308_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[33]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg_i_1 : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \i_3_fu_56[31]_i_2\ : label is "soft_lutpair356";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_3_fu_56_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_3_fu_56_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_3_fu_56_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_3_fu_56_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_3_fu_56_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_3_fu_56_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \i_3_fu_56_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_3_fu_56_reg[8]_i_1\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_1_reg_318_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_1_reg_318_reg[0]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_1_reg_318_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_1_reg_318_reg[0]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_2_reg_328_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_2_reg_328_reg[0]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_2_reg_328_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_2_reg_328_reg[0]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_3_reg_338_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_3_reg_338_reg[0]_i_17\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_3_reg_338_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_3_reg_338_reg[0]_i_9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_reg_308_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_reg_308_reg[0]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_reg_308_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln141_reg_308_reg[0]_i_9\ : label is 11;
  attribute SOFT_HLUTNM of \layer2_activations_4_addr_reg_322[4]_i_1\ : label is "soft_lutpair357";
begin
  CO(0) <= \^co\(0);
  \colsW2_read_reg_14068_reg[30]\(0) <= \^colsw2_read_reg_14068_reg[30]\(0);
  \colsW2_read_reg_14068_reg[30]_0\(0) <= \^colsw2_read_reg_14068_reg[30]_0\(0);
  \colsW2_read_reg_14068_reg[30]_1\(0) <= \^colsw2_read_reg_14068_reg[30]_1\(0);
  \colsW2_read_reg_14068_reg[30]_2\(0) <= \^colsw2_read_reg_14068_reg[30]_2\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_ready <= \^grp_feedforward_pipeline_vitis_loop_141_5_fu_6789_ap_ready\;
\ap_CS_fsm[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8888888B888B8"
    )
        port map (
      I0 => \^colsw2_read_reg_14068_reg[30]_2\(0),
      I1 => \ap_CS_fsm_reg[33]\(0),
      I2 => \ap_CS_fsm_reg[33]\(1),
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_CS_fsm_reg[32]\(0)
    );
\ap_CS_fsm[32]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[32]_i_2_0\(15),
      I1 => colsW2_read_reg_14068(15),
      I2 => colsW2_read_reg_14068(17),
      I3 => \ap_CS_fsm_reg[32]_i_2_0\(17),
      I4 => colsW2_read_reg_14068(16),
      I5 => \ap_CS_fsm_reg[32]_i_2_0\(16),
      O => \ap_CS_fsm[32]_i_10_n_4\
    );
\ap_CS_fsm[32]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[32]_i_2_0\(12),
      I1 => colsW2_read_reg_14068(12),
      I2 => colsW2_read_reg_14068(14),
      I3 => \ap_CS_fsm_reg[32]_i_2_0\(14),
      I4 => colsW2_read_reg_14068(13),
      I5 => \ap_CS_fsm_reg[32]_i_2_0\(13),
      O => \ap_CS_fsm[32]_i_11_n_4\
    );
\ap_CS_fsm[32]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[32]_i_2_0\(9),
      I1 => colsW2_read_reg_14068(9),
      I2 => colsW2_read_reg_14068(11),
      I3 => \ap_CS_fsm_reg[32]_i_2_0\(11),
      I4 => colsW2_read_reg_14068(10),
      I5 => \ap_CS_fsm_reg[32]_i_2_0\(10),
      O => \ap_CS_fsm[32]_i_12_n_4\
    );
\ap_CS_fsm[32]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[32]_i_2_0\(6),
      I1 => colsW2_read_reg_14068(6),
      I2 => colsW2_read_reg_14068(8),
      I3 => \ap_CS_fsm_reg[32]_i_2_0\(8),
      I4 => colsW2_read_reg_14068(7),
      I5 => \ap_CS_fsm_reg[32]_i_2_0\(7),
      O => \ap_CS_fsm[32]_i_13_n_4\
    );
\ap_CS_fsm[32]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[32]_i_2_0\(3),
      I1 => colsW2_read_reg_14068(3),
      I2 => colsW2_read_reg_14068(5),
      I3 => \ap_CS_fsm_reg[32]_i_2_0\(5),
      I4 => colsW2_read_reg_14068(4),
      I5 => \ap_CS_fsm_reg[32]_i_2_0\(4),
      O => \ap_CS_fsm[32]_i_14_n_4\
    );
\ap_CS_fsm[32]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[32]_i_2_0\(0),
      I1 => colsW2_read_reg_14068(0),
      I2 => colsW2_read_reg_14068(2),
      I3 => \ap_CS_fsm_reg[32]_i_2_0\(2),
      I4 => colsW2_read_reg_14068(1),
      I5 => \ap_CS_fsm_reg[32]_i_2_0\(1),
      O => \ap_CS_fsm[32]_i_15_n_4\
    );
\ap_CS_fsm[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => colsW2_read_reg_14068(30),
      I1 => \ap_CS_fsm_reg[32]_i_2_0\(30),
      O => \ap_CS_fsm[32]_i_4_n_4\
    );
\ap_CS_fsm[32]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[32]_i_2_0\(27),
      I1 => colsW2_read_reg_14068(27),
      I2 => colsW2_read_reg_14068(29),
      I3 => \ap_CS_fsm_reg[32]_i_2_0\(29),
      I4 => colsW2_read_reg_14068(28),
      I5 => \ap_CS_fsm_reg[32]_i_2_0\(28),
      O => \ap_CS_fsm[32]_i_5_n_4\
    );
\ap_CS_fsm[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[32]_i_2_0\(24),
      I1 => colsW2_read_reg_14068(24),
      I2 => colsW2_read_reg_14068(26),
      I3 => \ap_CS_fsm_reg[32]_i_2_0\(26),
      I4 => colsW2_read_reg_14068(25),
      I5 => \ap_CS_fsm_reg[32]_i_2_0\(25),
      O => \ap_CS_fsm[32]_i_6_n_4\
    );
\ap_CS_fsm[32]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[32]_i_2_0\(21),
      I1 => colsW2_read_reg_14068(21),
      I2 => colsW2_read_reg_14068(23),
      I3 => \ap_CS_fsm_reg[32]_i_2_0\(23),
      I4 => colsW2_read_reg_14068(22),
      I5 => \ap_CS_fsm_reg[32]_i_2_0\(22),
      O => \ap_CS_fsm[32]_i_8_n_4\
    );
\ap_CS_fsm[32]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[32]_i_2_0\(18),
      I1 => colsW2_read_reg_14068(18),
      I2 => colsW2_read_reg_14068(20),
      I3 => \ap_CS_fsm_reg[32]_i_2_0\(20),
      I4 => colsW2_read_reg_14068(19),
      I5 => \ap_CS_fsm_reg[32]_i_2_0\(19),
      O => \ap_CS_fsm[32]_i_9_n_4\
    );
\ap_CS_fsm[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \ap_CS_fsm_reg[33]\(1),
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_CS_fsm_reg[32]\(1)
    );
\ap_CS_fsm_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[32]_i_3_n_4\,
      CO(3) => \NLW_ap_CS_fsm_reg[32]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \^colsw2_read_reg_14068_reg[30]_2\(0),
      CO(1) => \ap_CS_fsm_reg[32]_i_2_n_6\,
      CO(0) => \ap_CS_fsm_reg[32]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[32]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ap_CS_fsm[32]_i_4_n_4\,
      S(1) => \ap_CS_fsm[32]_i_5_n_4\,
      S(0) => \ap_CS_fsm[32]_i_6_n_4\
    );
\ap_CS_fsm_reg[32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[32]_i_7_n_4\,
      CO(3) => \ap_CS_fsm_reg[32]_i_3_n_4\,
      CO(2) => \ap_CS_fsm_reg[32]_i_3_n_5\,
      CO(1) => \ap_CS_fsm_reg[32]_i_3_n_6\,
      CO(0) => \ap_CS_fsm_reg[32]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[32]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[32]_i_8_n_4\,
      S(2) => \ap_CS_fsm[32]_i_9_n_4\,
      S(1) => \ap_CS_fsm[32]_i_10_n_4\,
      S(0) => \ap_CS_fsm[32]_i_11_n_4\
    );
\ap_CS_fsm_reg[32]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[32]_i_7_n_4\,
      CO(2) => \ap_CS_fsm_reg[32]_i_7_n_5\,
      CO(1) => \ap_CS_fsm_reg[32]_i_7_n_6\,
      CO(0) => \ap_CS_fsm_reg[32]_i_7_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[32]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[32]_i_12_n_4\,
      S(2) => \ap_CS_fsm[32]_i_13_n_4\,
      S(1) => \ap_CS_fsm[32]_i_14_n_4\,
      S(0) => \ap_CS_fsm[32]_i_15_n_4\
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_4\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_4\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => \^colsw2_read_reg_14068_reg[30]_1\(0),
      I1 => \^colsw2_read_reg_14068_reg[30]_0\(0),
      I2 => \^co\(0),
      I3 => \^colsw2_read_reg_14068_reg[30]\(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      O => \^grp_feedforward_pipeline_vitis_loop_141_5_fu_6789_ap_ready\
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      O => \ap_loop_init_int_i_1__2_n_4\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_4\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^colsw2_read_reg_14068_reg[30]_2\(0),
      I1 => \ap_CS_fsm_reg[33]\(0),
      I2 => \^grp_feedforward_pipeline_vitis_loop_141_5_fu_6789_ap_ready\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      O => \ap_CS_fsm_reg[20]\
    );
\i_3_fu_56[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(10)
    );
\i_3_fu_56[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(9)
    );
\i_3_fu_56[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(8)
    );
\i_3_fu_56[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(7)
    );
\i_3_fu_56[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(14)
    );
\i_3_fu_56[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(13)
    );
\i_3_fu_56[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(12)
    );
\i_3_fu_56[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(11)
    );
\i_3_fu_56[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(18),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(18)
    );
\i_3_fu_56[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(17),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(17)
    );
\i_3_fu_56[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(16),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(16)
    );
\i_3_fu_56[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(15),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(15)
    );
\i_3_fu_56[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(22),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(22)
    );
\i_3_fu_56[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(21),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(21)
    );
\i_3_fu_56[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(20),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(20)
    );
\i_3_fu_56[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(19),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(19)
    );
\i_3_fu_56[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(26),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(26)
    );
\i_3_fu_56[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(25),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(25)
    );
\i_3_fu_56[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(24),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(24)
    );
\i_3_fu_56[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(23),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(23)
    );
\i_3_fu_56[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA0000AAAA0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \^colsw2_read_reg_14068_reg[30]_1\(0),
      I2 => \^colsw2_read_reg_14068_reg[30]_0\(0),
      I3 => \^colsw2_read_reg_14068_reg[30]\(0),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => \^co\(0),
      O => SR(0)
    );
\i_3_fu_56[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => \^colsw2_read_reg_14068_reg[30]\(0),
      I3 => \^colsw2_read_reg_14068_reg[30]_0\(0),
      I4 => \^colsw2_read_reg_14068_reg[30]_1\(0),
      O => E(0)
    );
\i_3_fu_56[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(29),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \i_3_fu_56[31]_i_4_n_4\
    );
\i_3_fu_56[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(28),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(28)
    );
\i_3_fu_56[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(27),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(27)
    );
\i_3_fu_56[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \i_3_fu_56[4]_i_2_n_4\
    );
\i_3_fu_56[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \i_3_fu_56[4]_i_3_n_4\
    );
\i_3_fu_56[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => Q(0),
      O => \i_3_fu_56[4]_i_4_n_4\
    );
\i_3_fu_56[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(6)
    );
\i_3_fu_56[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_6_fu_200_p4(5)
    );
\i_3_fu_56[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \i_3_fu_56[8]_i_4_n_4\
    );
\i_3_fu_56[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \i_3_fu_56[8]_i_5_n_4\
    );
\i_3_fu_56_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_3_fu_56_reg[8]_i_1_n_4\,
      CO(3) => \i_3_fu_56_reg[12]_i_1_n_4\,
      CO(2) => \i_3_fu_56_reg[12]_i_1_n_5\,
      CO(1) => \i_3_fu_56_reg[12]_i_1_n_6\,
      CO(0) => \i_3_fu_56_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(10 downto 7),
      S(3 downto 0) => tmp_6_fu_200_p4(10 downto 7)
    );
\i_3_fu_56_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_3_fu_56_reg[12]_i_1_n_4\,
      CO(3) => \i_3_fu_56_reg[16]_i_1_n_4\,
      CO(2) => \i_3_fu_56_reg[16]_i_1_n_5\,
      CO(1) => \i_3_fu_56_reg[16]_i_1_n_6\,
      CO(0) => \i_3_fu_56_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(14 downto 11),
      S(3 downto 0) => tmp_6_fu_200_p4(14 downto 11)
    );
\i_3_fu_56_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_3_fu_56_reg[16]_i_1_n_4\,
      CO(3) => \i_3_fu_56_reg[20]_i_1_n_4\,
      CO(2) => \i_3_fu_56_reg[20]_i_1_n_5\,
      CO(1) => \i_3_fu_56_reg[20]_i_1_n_6\,
      CO(0) => \i_3_fu_56_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(18 downto 15),
      S(3 downto 0) => tmp_6_fu_200_p4(18 downto 15)
    );
\i_3_fu_56_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_3_fu_56_reg[20]_i_1_n_4\,
      CO(3) => \i_3_fu_56_reg[24]_i_1_n_4\,
      CO(2) => \i_3_fu_56_reg[24]_i_1_n_5\,
      CO(1) => \i_3_fu_56_reg[24]_i_1_n_6\,
      CO(0) => \i_3_fu_56_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(22 downto 19),
      S(3 downto 0) => tmp_6_fu_200_p4(22 downto 19)
    );
\i_3_fu_56_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_3_fu_56_reg[24]_i_1_n_4\,
      CO(3) => \i_3_fu_56_reg[28]_i_1_n_4\,
      CO(2) => \i_3_fu_56_reg[28]_i_1_n_5\,
      CO(1) => \i_3_fu_56_reg[28]_i_1_n_6\,
      CO(0) => \i_3_fu_56_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(26 downto 23),
      S(3 downto 0) => tmp_6_fu_200_p4(26 downto 23)
    );
\i_3_fu_56_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_3_fu_56_reg[28]_i_1_n_4\,
      CO(3 downto 2) => \NLW_i_3_fu_56_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_3_fu_56_reg[31]_i_3_n_6\,
      CO(0) => \i_3_fu_56_reg[31]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_3_fu_56_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => D(29 downto 27),
      S(3) => '0',
      S(2) => \i_3_fu_56[31]_i_4_n_4\,
      S(1 downto 0) => tmp_6_fu_200_p4(28 downto 27)
    );
\i_3_fu_56_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_3_fu_56_reg[4]_i_1_n_4\,
      CO(2) => \i_3_fu_56_reg[4]_i_1_n_5\,
      CO(1) => \i_3_fu_56_reg[4]_i_1_n_6\,
      CO(0) => \i_3_fu_56_reg[4]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_i_3_fu_56_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \i_3_fu_56[4]_i_2_n_4\,
      S(2) => \i_3_fu_56[4]_i_3_n_4\,
      S(1) => \i_3_fu_56[4]_i_4_n_4\,
      S(0) => '0'
    );
\i_3_fu_56_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_3_fu_56_reg[4]_i_1_n_4\,
      CO(3) => \i_3_fu_56_reg[8]_i_1_n_4\,
      CO(2) => \i_3_fu_56_reg[8]_i_1_n_5\,
      CO(1) => \i_3_fu_56_reg[8]_i_1_n_6\,
      CO(0) => \i_3_fu_56_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(6 downto 3),
      S(3 downto 2) => tmp_6_fu_200_p4(6 downto 5),
      S(1) => \i_3_fu_56[8]_i_4_n_4\,
      S(0) => \i_3_fu_56[8]_i_5_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(20),
      I1 => Q(18),
      I2 => colsW2_read_reg_14068(21),
      I3 => Q(19),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_1_reg_318[0]_i_10_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(18),
      I1 => Q(16),
      I2 => colsW2_read_reg_14068(19),
      I3 => Q(17),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_1_reg_318[0]_i_11_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(16),
      I1 => Q(14),
      I2 => colsW2_read_reg_14068(17),
      I3 => Q(15),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_1_reg_318[0]_i_12_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(14),
      I1 => Q(12),
      I2 => colsW2_read_reg_14068(15),
      I3 => Q(13),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_1_reg_318[0]_i_14_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(12),
      I1 => Q(10),
      I2 => colsW2_read_reg_14068(13),
      I3 => Q(11),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_1_reg_318[0]_i_15_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(10),
      I1 => Q(8),
      I2 => colsW2_read_reg_14068(11),
      I3 => Q(9),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_1_reg_318[0]_i_16_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(8),
      I1 => Q(6),
      I2 => colsW2_read_reg_14068(9),
      I3 => Q(7),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_1_reg_318[0]_i_17_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(6),
      I1 => Q(4),
      I2 => colsW2_read_reg_14068(7),
      I3 => Q(5),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_1_reg_318[0]_i_18_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(4),
      I1 => Q(2),
      I2 => colsW2_read_reg_14068(5),
      I3 => Q(3),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_1_reg_318[0]_i_19_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(2),
      I1 => Q(0),
      I2 => colsW2_read_reg_14068(3),
      I3 => Q(1),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_1_reg_318[0]_i_20_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => colsW2_read_reg_14068(30),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I3 => Q(28),
      O => \icmp_ln141_1_reg_318[0]_i_3_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => Q(28),
      I3 => colsW2_read_reg_14068(30),
      O => \icmp_ln141_1_reg_318[0]_i_4_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(28),
      I1 => Q(26),
      I2 => colsW2_read_reg_14068(29),
      I3 => Q(27),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_1_reg_318[0]_i_5_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(26),
      I1 => Q(24),
      I2 => colsW2_read_reg_14068(27),
      I3 => Q(25),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_1_reg_318[0]_i_6_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(24),
      I1 => Q(22),
      I2 => colsW2_read_reg_14068(25),
      I3 => Q(23),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_1_reg_318[0]_i_7_n_4\
    );
\icmp_ln141_1_reg_318[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(22),
      I1 => Q(20),
      I2 => colsW2_read_reg_14068(23),
      I3 => Q(21),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_1_reg_318[0]_i_9_n_4\
    );
\icmp_ln141_1_reg_318_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln141_1_reg_318_reg[0]_i_2_n_4\,
      CO(3) => \^colsw2_read_reg_14068_reg[30]\(0),
      CO(2) => \icmp_ln141_1_reg_318_reg[0]_i_1_n_5\,
      CO(1) => \icmp_ln141_1_reg_318_reg[0]_i_1_n_6\,
      CO(0) => \icmp_ln141_1_reg_318_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln141_1_reg_318[0]_i_3_n_4\,
      DI(2) => \icmp_ln141_3_reg_338[0]_i_4_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_5_n_4\,
      DI(0) => \icmp_ln141_reg_308[0]_i_4_n_4\,
      O(3 downto 0) => \NLW_icmp_ln141_1_reg_318_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln141_1_reg_318[0]_i_4_n_4\,
      S(2) => \icmp_ln141_1_reg_318[0]_i_5_n_4\,
      S(1) => \icmp_ln141_1_reg_318[0]_i_6_n_4\,
      S(0) => \icmp_ln141_1_reg_318[0]_i_7_n_4\
    );
\icmp_ln141_1_reg_318_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln141_1_reg_318_reg[0]_i_13_n_4\,
      CO(2) => \icmp_ln141_1_reg_318_reg[0]_i_13_n_5\,
      CO(1) => \icmp_ln141_1_reg_318_reg[0]_i_13_n_6\,
      CO(0) => \icmp_ln141_1_reg_318_reg[0]_i_13_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln141_3_reg_338[0]_i_25_n_4\,
      DI(2) => \icmp_ln141_3_reg_338[0]_i_26_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_27_n_4\,
      DI(0) => colsW2_read_reg_14068(1),
      O(3 downto 0) => \NLW_icmp_ln141_1_reg_318_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln141_1_reg_318[0]_i_18_n_4\,
      S(2) => \icmp_ln141_1_reg_318[0]_i_19_n_4\,
      S(1) => \icmp_ln141_1_reg_318[0]_i_20_n_4\,
      S(0) => S(0)
    );
\icmp_ln141_1_reg_318_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln141_1_reg_318_reg[0]_i_8_n_4\,
      CO(3) => \icmp_ln141_1_reg_318_reg[0]_i_2_n_4\,
      CO(2) => \icmp_ln141_1_reg_318_reg[0]_i_2_n_5\,
      CO(1) => \icmp_ln141_1_reg_318_reg[0]_i_2_n_6\,
      CO(0) => \icmp_ln141_1_reg_318_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln141_3_reg_338[0]_i_10_n_4\,
      DI(2) => \icmp_ln141_3_reg_338[0]_i_11_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_12_n_4\,
      DI(0) => \icmp_ln141_reg_308[0]_i_10_n_4\,
      O(3 downto 0) => \NLW_icmp_ln141_1_reg_318_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln141_1_reg_318[0]_i_9_n_4\,
      S(2) => \icmp_ln141_1_reg_318[0]_i_10_n_4\,
      S(1) => \icmp_ln141_1_reg_318[0]_i_11_n_4\,
      S(0) => \icmp_ln141_1_reg_318[0]_i_12_n_4\
    );
\icmp_ln141_1_reg_318_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln141_1_reg_318_reg[0]_i_13_n_4\,
      CO(3) => \icmp_ln141_1_reg_318_reg[0]_i_8_n_4\,
      CO(2) => \icmp_ln141_1_reg_318_reg[0]_i_8_n_5\,
      CO(1) => \icmp_ln141_1_reg_318_reg[0]_i_8_n_6\,
      CO(0) => \icmp_ln141_1_reg_318_reg[0]_i_8_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln141_3_reg_338[0]_i_18_n_4\,
      DI(2) => \icmp_ln141_3_reg_338[0]_i_19_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_20_n_4\,
      DI(0) => \icmp_ln141_reg_308[0]_i_16_n_4\,
      O(3 downto 0) => \NLW_icmp_ln141_1_reg_318_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln141_1_reg_318[0]_i_14_n_4\,
      S(2) => \icmp_ln141_1_reg_318[0]_i_15_n_4\,
      S(1) => \icmp_ln141_1_reg_318[0]_i_16_n_4\,
      S(0) => \icmp_ln141_1_reg_318[0]_i_17_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(20),
      I1 => Q(18),
      I2 => colsW2_read_reg_14068(21),
      I3 => Q(19),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_2_reg_328[0]_i_10_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(18),
      I1 => Q(16),
      I2 => colsW2_read_reg_14068(19),
      I3 => Q(17),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_2_reg_328[0]_i_11_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(16),
      I1 => Q(14),
      I2 => colsW2_read_reg_14068(17),
      I3 => Q(15),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_2_reg_328[0]_i_12_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(14),
      I1 => Q(12),
      I2 => colsW2_read_reg_14068(15),
      I3 => Q(13),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_2_reg_328[0]_i_14_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(12),
      I1 => Q(10),
      I2 => colsW2_read_reg_14068(13),
      I3 => Q(11),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_2_reg_328[0]_i_15_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(10),
      I1 => Q(8),
      I2 => colsW2_read_reg_14068(11),
      I3 => Q(9),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_2_reg_328[0]_i_16_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(8),
      I1 => Q(6),
      I2 => colsW2_read_reg_14068(9),
      I3 => Q(7),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_2_reg_328[0]_i_17_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(6),
      I1 => Q(4),
      I2 => colsW2_read_reg_14068(7),
      I3 => Q(5),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_2_reg_328[0]_i_19_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(4),
      I1 => Q(2),
      I2 => colsW2_read_reg_14068(5),
      I3 => Q(3),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_2_reg_328[0]_i_20_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(2),
      I1 => Q(0),
      I2 => colsW2_read_reg_14068(3),
      I3 => Q(1),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_2_reg_328[0]_i_21_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => colsW2_read_reg_14068(30),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I3 => Q(28),
      O => \icmp_ln141_2_reg_328[0]_i_3_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => Q(28),
      I3 => colsW2_read_reg_14068(30),
      O => \icmp_ln141_2_reg_328[0]_i_4_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(28),
      I1 => Q(26),
      I2 => colsW2_read_reg_14068(29),
      I3 => Q(27),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_2_reg_328[0]_i_5_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(26),
      I1 => Q(24),
      I2 => colsW2_read_reg_14068(27),
      I3 => Q(25),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_2_reg_328[0]_i_6_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(24),
      I1 => Q(22),
      I2 => colsW2_read_reg_14068(25),
      I3 => Q(23),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_2_reg_328[0]_i_7_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(22),
      I1 => Q(20),
      I2 => colsW2_read_reg_14068(23),
      I3 => Q(21),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_2_reg_328[0]_i_9_n_4\
    );
\icmp_ln141_2_reg_328_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln141_2_reg_328_reg[0]_i_2_n_4\,
      CO(3) => \^colsw2_read_reg_14068_reg[30]_1\(0),
      CO(2) => \icmp_ln141_2_reg_328_reg[0]_i_1_n_5\,
      CO(1) => \icmp_ln141_2_reg_328_reg[0]_i_1_n_6\,
      CO(0) => \icmp_ln141_2_reg_328_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln141_2_reg_328[0]_i_3_n_4\,
      DI(2) => \icmp_ln141_3_reg_338[0]_i_4_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_5_n_4\,
      DI(0) => \icmp_ln141_reg_308[0]_i_4_n_4\,
      O(3 downto 0) => \NLW_icmp_ln141_2_reg_328_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln141_2_reg_328[0]_i_4_n_4\,
      S(2) => \icmp_ln141_2_reg_328[0]_i_5_n_4\,
      S(1) => \icmp_ln141_2_reg_328[0]_i_6_n_4\,
      S(0) => \icmp_ln141_2_reg_328[0]_i_7_n_4\
    );
\icmp_ln141_2_reg_328_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln141_2_reg_328_reg[0]_i_13_n_4\,
      CO(2) => \icmp_ln141_2_reg_328_reg[0]_i_13_n_5\,
      CO(1) => \icmp_ln141_2_reg_328_reg[0]_i_13_n_6\,
      CO(0) => \icmp_ln141_2_reg_328_reg[0]_i_13_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln141_3_reg_338[0]_i_25_n_4\,
      DI(2) => \icmp_ln141_3_reg_338[0]_i_26_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_27_n_4\,
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_icmp_ln141_2_reg_328_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln141_2_reg_328[0]_i_19_n_4\,
      S(2) => \icmp_ln141_2_reg_328[0]_i_20_n_4\,
      S(1) => \icmp_ln141_2_reg_328[0]_i_21_n_4\,
      S(0) => \icmp_ln141_2_reg_328_reg[0]_i_8_0\(0)
    );
\icmp_ln141_2_reg_328_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln141_2_reg_328_reg[0]_i_8_n_4\,
      CO(3) => \icmp_ln141_2_reg_328_reg[0]_i_2_n_4\,
      CO(2) => \icmp_ln141_2_reg_328_reg[0]_i_2_n_5\,
      CO(1) => \icmp_ln141_2_reg_328_reg[0]_i_2_n_6\,
      CO(0) => \icmp_ln141_2_reg_328_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln141_3_reg_338[0]_i_10_n_4\,
      DI(2) => \icmp_ln141_3_reg_338[0]_i_11_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_12_n_4\,
      DI(0) => \icmp_ln141_reg_308[0]_i_10_n_4\,
      O(3 downto 0) => \NLW_icmp_ln141_2_reg_328_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln141_2_reg_328[0]_i_9_n_4\,
      S(2) => \icmp_ln141_2_reg_328[0]_i_10_n_4\,
      S(1) => \icmp_ln141_2_reg_328[0]_i_11_n_4\,
      S(0) => \icmp_ln141_2_reg_328[0]_i_12_n_4\
    );
\icmp_ln141_2_reg_328_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln141_2_reg_328_reg[0]_i_13_n_4\,
      CO(3) => \icmp_ln141_2_reg_328_reg[0]_i_8_n_4\,
      CO(2) => \icmp_ln141_2_reg_328_reg[0]_i_8_n_5\,
      CO(1) => \icmp_ln141_2_reg_328_reg[0]_i_8_n_6\,
      CO(0) => \icmp_ln141_2_reg_328_reg[0]_i_8_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln141_3_reg_338[0]_i_18_n_4\,
      DI(2) => \icmp_ln141_3_reg_338[0]_i_19_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_20_n_4\,
      DI(0) => \icmp_ln141_reg_308[0]_i_16_n_4\,
      O(3 downto 0) => \NLW_icmp_ln141_2_reg_328_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln141_2_reg_328[0]_i_14_n_4\,
      S(2) => \icmp_ln141_2_reg_328[0]_i_15_n_4\,
      S(1) => \icmp_ln141_2_reg_328[0]_i_16_n_4\,
      S(0) => \icmp_ln141_2_reg_328[0]_i_17_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW2_read_reg_14068(22),
      I1 => Q(20),
      I2 => Q(21),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW2_read_reg_14068(23),
      O => \icmp_ln141_3_reg_338[0]_i_10_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW2_read_reg_14068(20),
      I1 => Q(18),
      I2 => Q(19),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW2_read_reg_14068(21),
      O => \icmp_ln141_3_reg_338[0]_i_11_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW2_read_reg_14068(18),
      I1 => Q(16),
      I2 => Q(17),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW2_read_reg_14068(19),
      O => \icmp_ln141_3_reg_338[0]_i_12_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(24),
      I1 => Q(22),
      I2 => colsW2_read_reg_14068(25),
      I3 => Q(23),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_3_reg_338[0]_i_13_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(22),
      I1 => Q(20),
      I2 => colsW2_read_reg_14068(23),
      I3 => Q(21),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_3_reg_338[0]_i_14_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(20),
      I1 => Q(18),
      I2 => colsW2_read_reg_14068(21),
      I3 => Q(19),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_3_reg_338[0]_i_15_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(18),
      I1 => Q(16),
      I2 => colsW2_read_reg_14068(19),
      I3 => Q(17),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_3_reg_338[0]_i_16_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW2_read_reg_14068(14),
      I1 => Q(12),
      I2 => Q(13),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW2_read_reg_14068(15),
      O => \icmp_ln141_3_reg_338[0]_i_18_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW2_read_reg_14068(12),
      I1 => Q(10),
      I2 => Q(11),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW2_read_reg_14068(13),
      O => \icmp_ln141_3_reg_338[0]_i_19_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW2_read_reg_14068(10),
      I1 => Q(8),
      I2 => Q(9),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW2_read_reg_14068(11),
      O => \icmp_ln141_3_reg_338[0]_i_20_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(16),
      I1 => Q(14),
      I2 => colsW2_read_reg_14068(17),
      I3 => Q(15),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_3_reg_338[0]_i_21_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(14),
      I1 => Q(12),
      I2 => colsW2_read_reg_14068(15),
      I3 => Q(13),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_3_reg_338[0]_i_22_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(12),
      I1 => Q(10),
      I2 => colsW2_read_reg_14068(13),
      I3 => Q(11),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_3_reg_338[0]_i_23_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(10),
      I1 => Q(8),
      I2 => colsW2_read_reg_14068(11),
      I3 => Q(9),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_3_reg_338[0]_i_24_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW2_read_reg_14068(6),
      I1 => Q(4),
      I2 => Q(5),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW2_read_reg_14068(7),
      O => \icmp_ln141_3_reg_338[0]_i_25_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW2_read_reg_14068(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW2_read_reg_14068(5),
      O => \icmp_ln141_3_reg_338[0]_i_26_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW2_read_reg_14068(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW2_read_reg_14068(3),
      O => \icmp_ln141_3_reg_338[0]_i_27_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(8),
      I1 => Q(6),
      I2 => colsW2_read_reg_14068(9),
      I3 => Q(7),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_3_reg_338[0]_i_28_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(6),
      I1 => Q(4),
      I2 => colsW2_read_reg_14068(7),
      I3 => Q(5),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_3_reg_338[0]_i_29_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => colsW2_read_reg_14068(30),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I3 => Q(28),
      O => \icmp_ln141_3_reg_338[0]_i_3_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(4),
      I1 => Q(2),
      I2 => colsW2_read_reg_14068(5),
      I3 => Q(3),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_3_reg_338[0]_i_30_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(2),
      I1 => Q(0),
      I2 => colsW2_read_reg_14068(3),
      I3 => Q(1),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_3_reg_338[0]_i_31_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW2_read_reg_14068(28),
      I1 => Q(26),
      I2 => Q(27),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW2_read_reg_14068(29),
      O => \icmp_ln141_3_reg_338[0]_i_4_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW2_read_reg_14068(26),
      I1 => Q(24),
      I2 => Q(25),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW2_read_reg_14068(27),
      O => \icmp_ln141_3_reg_338[0]_i_5_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => Q(28),
      I3 => colsW2_read_reg_14068(30),
      O => \icmp_ln141_3_reg_338[0]_i_6_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(28),
      I1 => Q(26),
      I2 => colsW2_read_reg_14068(29),
      I3 => Q(27),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_3_reg_338[0]_i_7_n_4\
    );
\icmp_ln141_3_reg_338[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(26),
      I1 => Q(24),
      I2 => colsW2_read_reg_14068(27),
      I3 => Q(25),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_3_reg_338[0]_i_8_n_4\
    );
\icmp_ln141_3_reg_338_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln141_3_reg_338_reg[0]_i_2_n_4\,
      CO(3) => \NLW_icmp_ln141_3_reg_338_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \^colsw2_read_reg_14068_reg[30]_0\(0),
      CO(1) => \icmp_ln141_3_reg_338_reg[0]_i_1_n_6\,
      CO(0) => \icmp_ln141_3_reg_338_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln141_3_reg_338[0]_i_3_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_4_n_4\,
      DI(0) => \icmp_ln141_3_reg_338[0]_i_5_n_4\,
      O(3 downto 0) => \NLW_icmp_ln141_3_reg_338_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln141_3_reg_338[0]_i_6_n_4\,
      S(1) => \icmp_ln141_3_reg_338[0]_i_7_n_4\,
      S(0) => \icmp_ln141_3_reg_338[0]_i_8_n_4\
    );
\icmp_ln141_3_reg_338_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln141_3_reg_338_reg[0]_i_17_n_4\,
      CO(2) => \icmp_ln141_3_reg_338_reg[0]_i_17_n_5\,
      CO(1) => \icmp_ln141_3_reg_338_reg[0]_i_17_n_6\,
      CO(0) => \icmp_ln141_3_reg_338_reg[0]_i_17_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln141_reg_308[0]_i_16_n_4\,
      DI(2) => \icmp_ln141_3_reg_338[0]_i_25_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_26_n_4\,
      DI(0) => \icmp_ln141_3_reg_338[0]_i_27_n_4\,
      O(3 downto 0) => \NLW_icmp_ln141_3_reg_338_reg[0]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln141_3_reg_338[0]_i_28_n_4\,
      S(2) => \icmp_ln141_3_reg_338[0]_i_29_n_4\,
      S(1) => \icmp_ln141_3_reg_338[0]_i_30_n_4\,
      S(0) => \icmp_ln141_3_reg_338[0]_i_31_n_4\
    );
\icmp_ln141_3_reg_338_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln141_3_reg_338_reg[0]_i_9_n_4\,
      CO(3) => \icmp_ln141_3_reg_338_reg[0]_i_2_n_4\,
      CO(2) => \icmp_ln141_3_reg_338_reg[0]_i_2_n_5\,
      CO(1) => \icmp_ln141_3_reg_338_reg[0]_i_2_n_6\,
      CO(0) => \icmp_ln141_3_reg_338_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln141_reg_308[0]_i_4_n_4\,
      DI(2) => \icmp_ln141_3_reg_338[0]_i_10_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_11_n_4\,
      DI(0) => \icmp_ln141_3_reg_338[0]_i_12_n_4\,
      O(3 downto 0) => \NLW_icmp_ln141_3_reg_338_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln141_3_reg_338[0]_i_13_n_4\,
      S(2) => \icmp_ln141_3_reg_338[0]_i_14_n_4\,
      S(1) => \icmp_ln141_3_reg_338[0]_i_15_n_4\,
      S(0) => \icmp_ln141_3_reg_338[0]_i_16_n_4\
    );
\icmp_ln141_3_reg_338_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln141_3_reg_338_reg[0]_i_17_n_4\,
      CO(3) => \icmp_ln141_3_reg_338_reg[0]_i_9_n_4\,
      CO(2) => \icmp_ln141_3_reg_338_reg[0]_i_9_n_5\,
      CO(1) => \icmp_ln141_3_reg_338_reg[0]_i_9_n_6\,
      CO(0) => \icmp_ln141_3_reg_338_reg[0]_i_9_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln141_reg_308[0]_i_10_n_4\,
      DI(2) => \icmp_ln141_3_reg_338[0]_i_18_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_19_n_4\,
      DI(0) => \icmp_ln141_3_reg_338[0]_i_20_n_4\,
      O(3 downto 0) => \NLW_icmp_ln141_3_reg_338_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln141_3_reg_338[0]_i_21_n_4\,
      S(2) => \icmp_ln141_3_reg_338[0]_i_22_n_4\,
      S(1) => \icmp_ln141_3_reg_338[0]_i_23_n_4\,
      S(0) => \icmp_ln141_3_reg_338[0]_i_24_n_4\
    );
\icmp_ln141_reg_308[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW2_read_reg_14068(16),
      I1 => Q(14),
      I2 => Q(15),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW2_read_reg_14068(17),
      O => \icmp_ln141_reg_308[0]_i_10_n_4\
    );
\icmp_ln141_reg_308[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(22),
      I1 => Q(20),
      I2 => colsW2_read_reg_14068(23),
      I3 => Q(21),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_reg_308[0]_i_11_n_4\
    );
\icmp_ln141_reg_308[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(20),
      I1 => Q(18),
      I2 => colsW2_read_reg_14068(21),
      I3 => Q(19),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_reg_308[0]_i_12_n_4\
    );
\icmp_ln141_reg_308[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(18),
      I1 => Q(16),
      I2 => colsW2_read_reg_14068(19),
      I3 => Q(17),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_reg_308[0]_i_13_n_4\
    );
\icmp_ln141_reg_308[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(16),
      I1 => Q(14),
      I2 => colsW2_read_reg_14068(17),
      I3 => Q(15),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_reg_308[0]_i_14_n_4\
    );
\icmp_ln141_reg_308[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW2_read_reg_14068(8),
      I1 => Q(6),
      I2 => Q(7),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW2_read_reg_14068(9),
      O => \icmp_ln141_reg_308[0]_i_16_n_4\
    );
\icmp_ln141_reg_308[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(14),
      I1 => Q(12),
      I2 => colsW2_read_reg_14068(15),
      I3 => Q(13),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_reg_308[0]_i_17_n_4\
    );
\icmp_ln141_reg_308[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(12),
      I1 => Q(10),
      I2 => colsW2_read_reg_14068(13),
      I3 => Q(11),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_reg_308[0]_i_18_n_4\
    );
\icmp_ln141_reg_308[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(10),
      I1 => Q(8),
      I2 => colsW2_read_reg_14068(11),
      I3 => Q(9),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_reg_308[0]_i_19_n_4\
    );
\icmp_ln141_reg_308[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(8),
      I1 => Q(6),
      I2 => colsW2_read_reg_14068(9),
      I3 => Q(7),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_reg_308[0]_i_20_n_4\
    );
\icmp_ln141_reg_308[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(6),
      I1 => Q(4),
      I2 => colsW2_read_reg_14068(7),
      I3 => Q(5),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_reg_308[0]_i_22_n_4\
    );
\icmp_ln141_reg_308[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(4),
      I1 => Q(2),
      I2 => colsW2_read_reg_14068(5),
      I3 => Q(3),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_reg_308[0]_i_23_n_4\
    );
\icmp_ln141_reg_308[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(2),
      I1 => Q(0),
      I2 => colsW2_read_reg_14068(3),
      I3 => Q(1),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_reg_308[0]_i_24_n_4\
    );
\icmp_ln141_reg_308[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C444"
    )
        port map (
      I0 => Q(28),
      I1 => colsW2_read_reg_14068(30),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => Q(29),
      O => \icmp_ln141_reg_308[0]_i_3_n_4\
    );
\icmp_ln141_reg_308[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => colsW2_read_reg_14068(24),
      I1 => Q(22),
      I2 => Q(23),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => colsW2_read_reg_14068(25),
      O => \icmp_ln141_reg_308[0]_i_4_n_4\
    );
\icmp_ln141_reg_308[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50005999"
    )
        port map (
      I0 => colsW2_read_reg_14068(30),
      I1 => Q(28),
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I4 => Q(29),
      O => \icmp_ln141_reg_308[0]_i_5_n_4\
    );
\icmp_ln141_reg_308[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(28),
      I1 => Q(26),
      I2 => colsW2_read_reg_14068(29),
      I3 => Q(27),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_reg_308[0]_i_6_n_4\
    );
\icmp_ln141_reg_308[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(26),
      I1 => Q(24),
      I2 => colsW2_read_reg_14068(27),
      I3 => Q(25),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_reg_308[0]_i_7_n_4\
    );
\icmp_ln141_reg_308[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => colsW2_read_reg_14068(24),
      I1 => Q(22),
      I2 => colsW2_read_reg_14068(25),
      I3 => Q(23),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \icmp_ln141_reg_308[0]_i_8_n_4\
    );
\icmp_ln141_reg_308_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln141_reg_308_reg[0]_i_2_n_4\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln141_reg_308_reg[0]_i_1_n_5\,
      CO(1) => \icmp_ln141_reg_308_reg[0]_i_1_n_6\,
      CO(0) => \icmp_ln141_reg_308_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln141_reg_308[0]_i_3_n_4\,
      DI(2) => \icmp_ln141_3_reg_338[0]_i_4_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_5_n_4\,
      DI(0) => \icmp_ln141_reg_308[0]_i_4_n_4\,
      O(3 downto 0) => \NLW_icmp_ln141_reg_308_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln141_reg_308[0]_i_5_n_4\,
      S(2) => \icmp_ln141_reg_308[0]_i_6_n_4\,
      S(1) => \icmp_ln141_reg_308[0]_i_7_n_4\,
      S(0) => \icmp_ln141_reg_308[0]_i_8_n_4\
    );
\icmp_ln141_reg_308_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln141_reg_308_reg[0]_i_15_n_4\,
      CO(2) => \icmp_ln141_reg_308_reg[0]_i_15_n_5\,
      CO(1) => \icmp_ln141_reg_308_reg[0]_i_15_n_6\,
      CO(0) => \icmp_ln141_reg_308_reg[0]_i_15_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln141_3_reg_338[0]_i_25_n_4\,
      DI(2) => \icmp_ln141_3_reg_338[0]_i_26_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_27_n_4\,
      DI(0) => \icmp_ln141_reg_308_reg[0]_i_9_0\(0),
      O(3 downto 0) => \NLW_icmp_ln141_reg_308_reg[0]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln141_reg_308[0]_i_22_n_4\,
      S(2) => \icmp_ln141_reg_308[0]_i_23_n_4\,
      S(1) => \icmp_ln141_reg_308[0]_i_24_n_4\,
      S(0) => \icmp_ln141_reg_308_reg[0]_i_9_1\(0)
    );
\icmp_ln141_reg_308_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln141_reg_308_reg[0]_i_9_n_4\,
      CO(3) => \icmp_ln141_reg_308_reg[0]_i_2_n_4\,
      CO(2) => \icmp_ln141_reg_308_reg[0]_i_2_n_5\,
      CO(1) => \icmp_ln141_reg_308_reg[0]_i_2_n_6\,
      CO(0) => \icmp_ln141_reg_308_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln141_3_reg_338[0]_i_10_n_4\,
      DI(2) => \icmp_ln141_3_reg_338[0]_i_11_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_12_n_4\,
      DI(0) => \icmp_ln141_reg_308[0]_i_10_n_4\,
      O(3 downto 0) => \NLW_icmp_ln141_reg_308_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln141_reg_308[0]_i_11_n_4\,
      S(2) => \icmp_ln141_reg_308[0]_i_12_n_4\,
      S(1) => \icmp_ln141_reg_308[0]_i_13_n_4\,
      S(0) => \icmp_ln141_reg_308[0]_i_14_n_4\
    );
\icmp_ln141_reg_308_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln141_reg_308_reg[0]_i_15_n_4\,
      CO(3) => \icmp_ln141_reg_308_reg[0]_i_9_n_4\,
      CO(2) => \icmp_ln141_reg_308_reg[0]_i_9_n_5\,
      CO(1) => \icmp_ln141_reg_308_reg[0]_i_9_n_6\,
      CO(0) => \icmp_ln141_reg_308_reg[0]_i_9_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln141_3_reg_338[0]_i_18_n_4\,
      DI(2) => \icmp_ln141_3_reg_338[0]_i_19_n_4\,
      DI(1) => \icmp_ln141_3_reg_338[0]_i_20_n_4\,
      DI(0) => \icmp_ln141_reg_308[0]_i_16_n_4\,
      O(3 downto 0) => \NLW_icmp_ln141_reg_308_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln141_reg_308[0]_i_17_n_4\,
      S(2) => \icmp_ln141_reg_308[0]_i_18_n_4\,
      S(1) => \icmp_ln141_reg_308[0]_i_19_n_4\,
      S(0) => \icmp_ln141_reg_308[0]_i_20_n_4\
    );
\layer2_activations_4_addr_reg_322[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      O => ap_loop_init
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ADDRBWRADDR(2)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ADDRBWRADDR(1)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ADDRBWRADDR(0)
    );
ram_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ADDRBWRADDR(4)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ADDRBWRADDR(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \colsW1_read_reg_14076_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC;
    \i_2_fu_550_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_sig_allocacmp_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    zext_ln51_reg_14912 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    colsW1_read_reg_14076 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_4\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_4\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^colsw1_read_reg_14076_reg[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_activations_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i_2_fu_550[6]_i_2_n_4\ : STD_LOGIC;
  signal \i_2_fu_550[7]_i_11_n_4\ : STD_LOGIC;
  signal \i_2_fu_550[7]_i_12_n_4\ : STD_LOGIC;
  signal \i_2_fu_550[7]_i_13_n_4\ : STD_LOGIC;
  signal \i_2_fu_550[7]_i_14_n_4\ : STD_LOGIC;
  signal \i_2_fu_550[7]_i_15_n_4\ : STD_LOGIC;
  signal \i_2_fu_550[7]_i_16_n_4\ : STD_LOGIC;
  signal \i_2_fu_550[7]_i_17_n_4\ : STD_LOGIC;
  signal \i_2_fu_550[7]_i_18_n_4\ : STD_LOGIC;
  signal \i_2_fu_550[7]_i_19_n_4\ : STD_LOGIC;
  signal \i_2_fu_550[7]_i_5_n_4\ : STD_LOGIC;
  signal \i_2_fu_550[7]_i_7_n_4\ : STD_LOGIC;
  signal \i_2_fu_550[7]_i_8_n_4\ : STD_LOGIC;
  signal \i_2_fu_550[7]_i_9_n_4\ : STD_LOGIC;
  signal \i_2_fu_550_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \i_2_fu_550_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \i_2_fu_550_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \i_2_fu_550_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \i_2_fu_550_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \i_2_fu_550_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \i_2_fu_550_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \i_2_fu_550_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \i_2_fu_550_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal \i_2_fu_550_reg[7]_i_6_n_7\ : STD_LOGIC;
  signal icmp_ln126_fu_2006_p2 : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_15_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_16_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_18_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_19_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_21_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_22_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_23_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_24_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_25_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_26_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_27_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_28_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_29_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_30_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_31_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_32_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_33_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_34_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_35_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_36_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_5_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_6_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888[0]_i_9_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888_reg[0]_i_11_n_6\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888_reg[0]_i_11_n_7\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888_reg[0]_i_20_n_5\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888_reg[0]_i_20_n_6\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888_reg[0]_i_20_n_7\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln51_reg_14888_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal ram_reg_i_48_n_4 : STD_LOGIC;
  signal \NLW_i_2_fu_550_reg[7]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_2_fu_550_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_2_fu_550_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_2_fu_550_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln51_reg_14888_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln51_reg_14888_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln51_reg_14888_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln51_reg_14888_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg_i_1 : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \i_2_fu_550[1]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \i_2_fu_550[2]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \i_2_fu_550[3]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \i_2_fu_550[5]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \i_2_fu_550[6]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \i_2_fu_550[7]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \i_2_fu_550[7]_i_19\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \i_2_fu_550[7]_i_2\ : label is "soft_lutpair342";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln51_reg_14888_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln51_reg_14888_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln51_reg_14888_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln51_reg_14888_reg[0]_i_20\ : label is 11;
  attribute SOFT_HLUTNM of ram_reg_i_48 : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \trunc_ln126_1_reg_3999[0]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \trunc_ln126_1_reg_3999[1]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \trunc_ln126_1_reg_3999[2]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \trunc_ln126_1_reg_3999[3]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \trunc_ln126_1_reg_3999[4]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \trunc_ln126_1_reg_3999[5]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \trunc_ln126_1_reg_3999[6]_i_1\ : label is "soft_lutpair343";
begin
  ap_sig_allocacmp_i(0) <= \^ap_sig_allocacmp_i\(0);
  \colsW1_read_reg_14076_reg[30]\(0) <= \^colsw1_read_reg_14076_reg[30]\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0(5 downto 0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_activations_address0\(5 downto 0);
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEEEAE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[19]\(2),
      I1 => \ap_CS_fsm_reg[19]\(3),
      I2 => ap_done_cache,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      I4 => icmp_ln126_fu_2006_p2,
      O => D(0)
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477744444444444"
    )
        port map (
      I0 => \^colsw1_read_reg_14076_reg[30]\(0),
      I1 => \ap_CS_fsm_reg[19]\(0),
      I2 => icmp_ln126_fu_2006_p2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[19]\(3),
      O => D(1)
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln126_fu_2006_p2,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_4\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_4\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF3"
    )
        port map (
      I0 => icmp_ln126_fu_2006_p2,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      O => \ap_loop_init_int_i_1__1_n_4\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_4\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[19]\(2),
      I1 => icmp_ln126_fu_2006_p2,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      O => \ap_CS_fsm_reg[17]\
    );
\i_2_fu_550[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => \i_2_fu_550_reg[7]\(0)
    );
\i_2_fu_550[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => Q(1),
      O => \i_2_fu_550_reg[7]\(1)
    );
\i_2_fu_550[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => ap_loop_init_int,
      I3 => Q(0),
      O => \i_2_fu_550_reg[7]\(2)
    );
\i_2_fu_550[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => ap_loop_init_int,
      I4 => Q(1),
      O => \i_2_fu_550_reg[7]\(3)
    );
\i_2_fu_550[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => ram_reg_i_48_n_4,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(3),
      O => \i_2_fu_550_reg[7]\(4)
    );
\i_2_fu_550[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(5),
      I2 => \i_2_fu_550[6]_i_2_n_4\,
      I3 => Q(4),
      O => \i_2_fu_550_reg[7]\(5)
    );
\i_2_fu_550[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => \i_2_fu_550[6]_i_2_n_4\,
      I3 => Q(5),
      I4 => ap_loop_init_int,
      O => \i_2_fu_550_reg[7]\(6)
    );
\i_2_fu_550[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(1),
      O => \i_2_fu_550[6]_i_2_n_4\
    );
\i_2_fu_550[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => icmp_ln126_fu_2006_p2,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      O => SR(0)
    );
\i_2_fu_550[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => colsW1_read_reg_14076(22),
      I1 => colsW1_read_reg_14076(21),
      I2 => colsW1_read_reg_14076(23),
      O => \i_2_fu_550[7]_i_11_n_4\
    );
\i_2_fu_550[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => colsW1_read_reg_14076(19),
      I1 => colsW1_read_reg_14076(18),
      I2 => colsW1_read_reg_14076(20),
      O => \i_2_fu_550[7]_i_12_n_4\
    );
\i_2_fu_550[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => colsW1_read_reg_14076(16),
      I1 => colsW1_read_reg_14076(15),
      I2 => colsW1_read_reg_14076(17),
      O => \i_2_fu_550[7]_i_13_n_4\
    );
\i_2_fu_550[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => colsW1_read_reg_14076(13),
      I1 => colsW1_read_reg_14076(12),
      I2 => colsW1_read_reg_14076(14),
      O => \i_2_fu_550[7]_i_14_n_4\
    );
\i_2_fu_550[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => colsW1_read_reg_14076(10),
      I1 => colsW1_read_reg_14076(9),
      I2 => colsW1_read_reg_14076(11),
      O => \i_2_fu_550[7]_i_15_n_4\
    );
\i_2_fu_550[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000090005050009"
    )
        port map (
      I0 => colsW1_read_reg_14076(7),
      I1 => Q(7),
      I2 => colsW1_read_reg_14076(8),
      I3 => Q(6),
      I4 => ram_reg_i_48_n_4,
      I5 => colsW1_read_reg_14076(6),
      O => \i_2_fu_550[7]_i_16_n_4\
    );
\i_2_fu_550[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \i_2_fu_550[7]_i_19_n_4\,
      I1 => colsW1_read_reg_14076(3),
      I2 => colsW1_read_reg_14076(4),
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_activations_address0\(3),
      I4 => colsW1_read_reg_14076(5),
      I5 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_activations_address0\(4),
      O => \i_2_fu_550[7]_i_17_n_4\
    );
\i_2_fu_550[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^ap_sig_allocacmp_i\(0),
      I1 => colsW1_read_reg_14076(0),
      I2 => colsW1_read_reg_14076(1),
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_activations_address0\(0),
      I4 => colsW1_read_reg_14076(2),
      I5 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_activations_address0\(1),
      O => \i_2_fu_550[7]_i_18_n_4\
    );
\i_2_fu_550[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      I2 => Q(3),
      O => \i_2_fu_550[7]_i_19_n_4\
    );
\i_2_fu_550[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      I1 => icmp_ln126_fu_2006_p2,
      O => E(0)
    );
\i_2_fu_550[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init_int,
      I2 => Q(5),
      I3 => \i_2_fu_550[7]_i_5_n_4\,
      I4 => Q(6),
      O => \i_2_fu_550_reg[7]\(7)
    );
\i_2_fu_550[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => ram_reg_i_48_n_4,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(3),
      O => \i_2_fu_550[7]_i_5_n_4\
    );
\i_2_fu_550[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(30),
      O => \i_2_fu_550[7]_i_7_n_4\
    );
\i_2_fu_550[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => colsW1_read_reg_14076(28),
      I1 => colsW1_read_reg_14076(27),
      I2 => colsW1_read_reg_14076(29),
      O => \i_2_fu_550[7]_i_8_n_4\
    );
\i_2_fu_550[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => colsW1_read_reg_14076(25),
      I1 => colsW1_read_reg_14076(24),
      I2 => colsW1_read_reg_14076(26),
      O => \i_2_fu_550[7]_i_9_n_4\
    );
\i_2_fu_550_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_2_fu_550_reg[7]_i_10_n_4\,
      CO(2) => \i_2_fu_550_reg[7]_i_10_n_5\,
      CO(1) => \i_2_fu_550_reg[7]_i_10_n_6\,
      CO(0) => \i_2_fu_550_reg[7]_i_10_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i_2_fu_550_reg[7]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \i_2_fu_550[7]_i_15_n_4\,
      S(2) => \i_2_fu_550[7]_i_16_n_4\,
      S(1) => \i_2_fu_550[7]_i_17_n_4\,
      S(0) => \i_2_fu_550[7]_i_18_n_4\
    );
\i_2_fu_550_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_2_fu_550_reg[7]_i_6_n_4\,
      CO(3) => \NLW_i_2_fu_550_reg[7]_i_4_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln126_fu_2006_p2,
      CO(1) => \i_2_fu_550_reg[7]_i_4_n_6\,
      CO(0) => \i_2_fu_550_reg[7]_i_4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i_2_fu_550_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i_2_fu_550[7]_i_7_n_4\,
      S(1) => \i_2_fu_550[7]_i_8_n_4\,
      S(0) => \i_2_fu_550[7]_i_9_n_4\
    );
\i_2_fu_550_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_2_fu_550_reg[7]_i_10_n_4\,
      CO(3) => \i_2_fu_550_reg[7]_i_6_n_4\,
      CO(2) => \i_2_fu_550_reg[7]_i_6_n_5\,
      CO(1) => \i_2_fu_550_reg[7]_i_6_n_6\,
      CO(0) => \i_2_fu_550_reg[7]_i_6_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i_2_fu_550_reg[7]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \i_2_fu_550[7]_i_11_n_4\,
      S(2) => \i_2_fu_550[7]_i_12_n_4\,
      S(1) => \i_2_fu_550[7]_i_13_n_4\,
      S(0) => \i_2_fu_550[7]_i_14_n_4\
    );
\icmp_ln51_reg_14888[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(24),
      I1 => colsW1_read_reg_14076(25),
      O => \icmp_ln51_reg_14888[0]_i_10_n_4\
    );
\icmp_ln51_reg_14888[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW1_read_reg_14076(22),
      I1 => colsW1_read_reg_14076(23),
      O => \icmp_ln51_reg_14888[0]_i_12_n_4\
    );
\icmp_ln51_reg_14888[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW1_read_reg_14076(20),
      I1 => colsW1_read_reg_14076(21),
      O => \icmp_ln51_reg_14888[0]_i_13_n_4\
    );
\icmp_ln51_reg_14888[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW1_read_reg_14076(18),
      I1 => colsW1_read_reg_14076(19),
      O => \icmp_ln51_reg_14888[0]_i_14_n_4\
    );
\icmp_ln51_reg_14888[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW1_read_reg_14076(16),
      I1 => colsW1_read_reg_14076(17),
      O => \icmp_ln51_reg_14888[0]_i_15_n_4\
    );
\icmp_ln51_reg_14888[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(22),
      I1 => colsW1_read_reg_14076(23),
      O => \icmp_ln51_reg_14888[0]_i_16_n_4\
    );
\icmp_ln51_reg_14888[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(20),
      I1 => colsW1_read_reg_14076(21),
      O => \icmp_ln51_reg_14888[0]_i_17_n_4\
    );
\icmp_ln51_reg_14888[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(18),
      I1 => colsW1_read_reg_14076(19),
      O => \icmp_ln51_reg_14888[0]_i_18_n_4\
    );
\icmp_ln51_reg_14888[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(16),
      I1 => colsW1_read_reg_14076(17),
      O => \icmp_ln51_reg_14888[0]_i_19_n_4\
    );
\icmp_ln51_reg_14888[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW1_read_reg_14076(14),
      I1 => colsW1_read_reg_14076(15),
      O => \icmp_ln51_reg_14888[0]_i_21_n_4\
    );
\icmp_ln51_reg_14888[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW1_read_reg_14076(12),
      I1 => colsW1_read_reg_14076(13),
      O => \icmp_ln51_reg_14888[0]_i_22_n_4\
    );
\icmp_ln51_reg_14888[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW1_read_reg_14076(10),
      I1 => colsW1_read_reg_14076(11),
      O => \icmp_ln51_reg_14888[0]_i_23_n_4\
    );
\icmp_ln51_reg_14888[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW1_read_reg_14076(8),
      I1 => colsW1_read_reg_14076(9),
      O => \icmp_ln51_reg_14888[0]_i_24_n_4\
    );
\icmp_ln51_reg_14888[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(14),
      I1 => colsW1_read_reg_14076(15),
      O => \icmp_ln51_reg_14888[0]_i_25_n_4\
    );
\icmp_ln51_reg_14888[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(12),
      I1 => colsW1_read_reg_14076(13),
      O => \icmp_ln51_reg_14888[0]_i_26_n_4\
    );
\icmp_ln51_reg_14888[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(10),
      I1 => colsW1_read_reg_14076(11),
      O => \icmp_ln51_reg_14888[0]_i_27_n_4\
    );
\icmp_ln51_reg_14888[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(8),
      I1 => colsW1_read_reg_14076(9),
      O => \icmp_ln51_reg_14888[0]_i_28_n_4\
    );
\icmp_ln51_reg_14888[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW1_read_reg_14076(6),
      I1 => colsW1_read_reg_14076(7),
      O => \icmp_ln51_reg_14888[0]_i_29_n_4\
    );
\icmp_ln51_reg_14888[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => colsW1_read_reg_14076(30),
      I1 => colsW1_read_reg_14076(31),
      O => \icmp_ln51_reg_14888[0]_i_3_n_4\
    );
\icmp_ln51_reg_14888[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW1_read_reg_14076(4),
      I1 => colsW1_read_reg_14076(5),
      O => \icmp_ln51_reg_14888[0]_i_30_n_4\
    );
\icmp_ln51_reg_14888[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW1_read_reg_14076(2),
      I1 => colsW1_read_reg_14076(3),
      O => \icmp_ln51_reg_14888[0]_i_31_n_4\
    );
\icmp_ln51_reg_14888[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW1_read_reg_14076(0),
      I1 => colsW1_read_reg_14076(1),
      O => \icmp_ln51_reg_14888[0]_i_32_n_4\
    );
\icmp_ln51_reg_14888[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(6),
      I1 => colsW1_read_reg_14076(7),
      O => \icmp_ln51_reg_14888[0]_i_33_n_4\
    );
\icmp_ln51_reg_14888[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(4),
      I1 => colsW1_read_reg_14076(5),
      O => \icmp_ln51_reg_14888[0]_i_34_n_4\
    );
\icmp_ln51_reg_14888[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(2),
      I1 => colsW1_read_reg_14076(3),
      O => \icmp_ln51_reg_14888[0]_i_35_n_4\
    );
\icmp_ln51_reg_14888[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(0),
      I1 => colsW1_read_reg_14076(1),
      O => \icmp_ln51_reg_14888[0]_i_36_n_4\
    );
\icmp_ln51_reg_14888[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW1_read_reg_14076(28),
      I1 => colsW1_read_reg_14076(29),
      O => \icmp_ln51_reg_14888[0]_i_4_n_4\
    );
\icmp_ln51_reg_14888[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW1_read_reg_14076(26),
      I1 => colsW1_read_reg_14076(27),
      O => \icmp_ln51_reg_14888[0]_i_5_n_4\
    );
\icmp_ln51_reg_14888[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW1_read_reg_14076(24),
      I1 => colsW1_read_reg_14076(25),
      O => \icmp_ln51_reg_14888[0]_i_6_n_4\
    );
\icmp_ln51_reg_14888[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(30),
      I1 => colsW1_read_reg_14076(31),
      O => \icmp_ln51_reg_14888[0]_i_7_n_4\
    );
\icmp_ln51_reg_14888[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(28),
      I1 => colsW1_read_reg_14076(29),
      O => \icmp_ln51_reg_14888[0]_i_8_n_4\
    );
\icmp_ln51_reg_14888[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(26),
      I1 => colsW1_read_reg_14076(27),
      O => \icmp_ln51_reg_14888[0]_i_9_n_4\
    );
\icmp_ln51_reg_14888_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln51_reg_14888_reg[0]_i_2_n_4\,
      CO(3) => \^colsw1_read_reg_14076_reg[30]\(0),
      CO(2) => \icmp_ln51_reg_14888_reg[0]_i_1_n_5\,
      CO(1) => \icmp_ln51_reg_14888_reg[0]_i_1_n_6\,
      CO(0) => \icmp_ln51_reg_14888_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln51_reg_14888[0]_i_3_n_4\,
      DI(2) => \icmp_ln51_reg_14888[0]_i_4_n_4\,
      DI(1) => \icmp_ln51_reg_14888[0]_i_5_n_4\,
      DI(0) => \icmp_ln51_reg_14888[0]_i_6_n_4\,
      O(3 downto 0) => \NLW_icmp_ln51_reg_14888_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln51_reg_14888[0]_i_7_n_4\,
      S(2) => \icmp_ln51_reg_14888[0]_i_8_n_4\,
      S(1) => \icmp_ln51_reg_14888[0]_i_9_n_4\,
      S(0) => \icmp_ln51_reg_14888[0]_i_10_n_4\
    );
\icmp_ln51_reg_14888_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln51_reg_14888_reg[0]_i_20_n_4\,
      CO(3) => \icmp_ln51_reg_14888_reg[0]_i_11_n_4\,
      CO(2) => \icmp_ln51_reg_14888_reg[0]_i_11_n_5\,
      CO(1) => \icmp_ln51_reg_14888_reg[0]_i_11_n_6\,
      CO(0) => \icmp_ln51_reg_14888_reg[0]_i_11_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln51_reg_14888[0]_i_21_n_4\,
      DI(2) => \icmp_ln51_reg_14888[0]_i_22_n_4\,
      DI(1) => \icmp_ln51_reg_14888[0]_i_23_n_4\,
      DI(0) => \icmp_ln51_reg_14888[0]_i_24_n_4\,
      O(3 downto 0) => \NLW_icmp_ln51_reg_14888_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln51_reg_14888[0]_i_25_n_4\,
      S(2) => \icmp_ln51_reg_14888[0]_i_26_n_4\,
      S(1) => \icmp_ln51_reg_14888[0]_i_27_n_4\,
      S(0) => \icmp_ln51_reg_14888[0]_i_28_n_4\
    );
\icmp_ln51_reg_14888_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln51_reg_14888_reg[0]_i_11_n_4\,
      CO(3) => \icmp_ln51_reg_14888_reg[0]_i_2_n_4\,
      CO(2) => \icmp_ln51_reg_14888_reg[0]_i_2_n_5\,
      CO(1) => \icmp_ln51_reg_14888_reg[0]_i_2_n_6\,
      CO(0) => \icmp_ln51_reg_14888_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln51_reg_14888[0]_i_12_n_4\,
      DI(2) => \icmp_ln51_reg_14888[0]_i_13_n_4\,
      DI(1) => \icmp_ln51_reg_14888[0]_i_14_n_4\,
      DI(0) => \icmp_ln51_reg_14888[0]_i_15_n_4\,
      O(3 downto 0) => \NLW_icmp_ln51_reg_14888_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln51_reg_14888[0]_i_16_n_4\,
      S(2) => \icmp_ln51_reg_14888[0]_i_17_n_4\,
      S(1) => \icmp_ln51_reg_14888[0]_i_18_n_4\,
      S(0) => \icmp_ln51_reg_14888[0]_i_19_n_4\
    );
\icmp_ln51_reg_14888_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln51_reg_14888_reg[0]_i_20_n_4\,
      CO(2) => \icmp_ln51_reg_14888_reg[0]_i_20_n_5\,
      CO(1) => \icmp_ln51_reg_14888_reg[0]_i_20_n_6\,
      CO(0) => \icmp_ln51_reg_14888_reg[0]_i_20_n_7\,
      CYINIT => '0',
      DI(3) => \icmp_ln51_reg_14888[0]_i_29_n_4\,
      DI(2) => \icmp_ln51_reg_14888[0]_i_30_n_4\,
      DI(1) => \icmp_ln51_reg_14888[0]_i_31_n_4\,
      DI(0) => \icmp_ln51_reg_14888[0]_i_32_n_4\,
      O(3 downto 0) => \NLW_icmp_ln51_reg_14888_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln51_reg_14888[0]_i_33_n_4\,
      S(2) => \icmp_ln51_reg_14888[0]_i_34_n_4\,
      S(1) => \icmp_ln51_reg_14888[0]_i_35_n_4\,
      S(0) => \icmp_ln51_reg_14888[0]_i_36_n_4\
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_i_48_n_4,
      I2 => \ap_CS_fsm_reg[19]\(3),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(5),
      I4 => \ap_CS_fsm_reg[19]\(1),
      I5 => zext_ln51_reg_14912(5),
      O => ADDRARDADDR(5)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_i_48_n_4,
      I2 => \ap_CS_fsm_reg[19]\(3),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(4),
      I4 => \ap_CS_fsm_reg[19]\(1),
      I5 => zext_ln51_reg_14912(4),
      O => ADDRARDADDR(4)
    );
ram_reg_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      I1 => ap_loop_init_int,
      O => ram_reg_i_48_n_4
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_i_48_n_4,
      I2 => \ap_CS_fsm_reg[19]\(3),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(3),
      I4 => \ap_CS_fsm_reg[19]\(1),
      I5 => zext_ln51_reg_14912(3),
      O => ADDRARDADDR(3)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_i_48_n_4,
      I2 => \ap_CS_fsm_reg[19]\(3),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(2),
      I4 => \ap_CS_fsm_reg[19]\(1),
      I5 => zext_ln51_reg_14912(2),
      O => ADDRARDADDR(2)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_i_48_n_4,
      I2 => \ap_CS_fsm_reg[19]\(3),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(1),
      I4 => \ap_CS_fsm_reg[19]\(1),
      I5 => zext_ln51_reg_14912(1),
      O => ADDRARDADDR(1)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_i_48_n_4,
      I2 => \ap_CS_fsm_reg[19]\(3),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(0),
      I4 => \ap_CS_fsm_reg[19]\(1),
      I5 => zext_ln51_reg_14912(0),
      O => ADDRARDADDR(0)
    );
\trunc_ln126_1_reg_3999[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      O => \^ap_sig_allocacmp_i\(0)
    );
\trunc_ln126_1_reg_3999[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      O => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_activations_address0\(0)
    );
\trunc_ln126_1_reg_3999[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      O => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_activations_address0\(1)
    );
\trunc_ln126_1_reg_3999[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_activations_address0\(2)
    );
\trunc_ln126_1_reg_3999[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      O => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_activations_address0\(3)
    );
\trunc_ln126_1_reg_3999[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      O => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_activations_address0\(4)
    );
\trunc_ln126_1_reg_3999[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      O => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_activations_address0\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo__parameterized1_12\ is
  port (
    ost_ctrl_ready : out STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    RBURST_READY_Dummy : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo__parameterized1_12\ : entity is "feedforward_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo__parameterized1_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo__parameterized1_12\ is
  signal \dout_vld_i_1__1_n_4\ : STD_LOGIC;
  signal dout_vld_reg_n_4 : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \empty_n_i_2__1_n_4\ : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \full_n_i_1__1_n_4\ : STD_LOGIC;
  signal \full_n_i_2__1_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[4]\ : STD_LOGIC;
  signal \^ost_ctrl_ready\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__0\ : label is "soft_lutpair222";
begin
  ost_ctrl_ready <= \^ost_ctrl_ready\;
\dout_vld_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => dout_vld_reg_n_4,
      I2 => RBURST_READY_Dummy,
      O => \dout_vld_i_1__1_n_4\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__1_n_4\,
      Q => dout_vld_reg_n_4,
      R => empty_n_reg_0
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA00BA00BA00"
    )
        port map (
      I0 => \empty_n_i_2__1_n_4\,
      I1 => RBURST_READY_Dummy,
      I2 => dout_vld_reg_n_4,
      I3 => empty_n_reg_n_4,
      I4 => \^ost_ctrl_ready\,
      I5 => ost_ctrl_valid,
      O => empty_n_i_1_n_4
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \empty_n_i_2__1_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => empty_n_reg_0
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__1_n_4\,
      I2 => ost_ctrl_valid,
      I3 => \^ost_ctrl_ready\,
      I4 => pop,
      O => \full_n_i_1__1_n_4\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => \mOutPtr_reg_n_4_[3]\,
      I4 => \mOutPtr_reg_n_4_[4]\,
      O => \full_n_i_2__1_n_4\
    );
full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => RBURST_READY_Dummy,
      I1 => dout_vld_reg_n_4,
      I2 => empty_n_reg_n_4,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_4\,
      Q => \^ost_ctrl_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => p_0_in(0)
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => p_12_in,
      O => p_0_in(1)
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => p_12_in,
      I3 => \mOutPtr_reg_n_4_[2]\,
      O => p_0_in(2)
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => p_12_in,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => p_0_in(3)
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FB0B0B0"
    )
        port map (
      I0 => RBURST_READY_Dummy,
      I1 => dout_vld_reg_n_4,
      I2 => empty_n_reg_n_4,
      I3 => \^ost_ctrl_ready\,
      I4 => ost_ctrl_valid,
      O => \mOutPtr[4]_i_1__1_n_4\
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[3]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => p_12_in,
      I5 => \mOutPtr_reg_n_4_[4]\,
      O => p_0_in(4)
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08088808"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^ost_ctrl_ready\,
      I2 => empty_n_reg_n_4,
      I3 => dout_vld_reg_n_4,
      I4 => RBURST_READY_Dummy,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_4\,
      D => p_0_in(0),
      Q => \mOutPtr_reg_n_4_[0]\,
      R => empty_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_4\,
      D => p_0_in(1),
      Q => \mOutPtr_reg_n_4_[1]\,
      R => empty_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_4\,
      D => p_0_in(2),
      Q => \mOutPtr_reg_n_4_[2]\,
      R => empty_n_reg_0
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_4\,
      D => p_0_in(3),
      Q => \mOutPtr_reg_n_4_[3]\,
      R => empty_n_reg_0
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__1_n_4\,
      D => p_0_in(4),
      Q => \mOutPtr_reg_n_4_[4]\,
      R => empty_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_mem is
  port (
    rnext : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pop : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_reg_0 : in STD_LOGIC;
    gmem_0_RVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \raddr_reg_reg[0]_0\ : in STD_LOGIC;
    \raddr_reg_reg[1]_0\ : in STD_LOGIC;
    \raddr_reg_reg[2]_0\ : in STD_LOGIC;
    \raddr_reg_reg[3]_0\ : in STD_LOGIC;
    \raddr_reg_reg[4]_0\ : in STD_LOGIC;
    \raddr_reg_reg[5]_0\ : in STD_LOGIC;
    \raddr_reg_reg[6]_0\ : in STD_LOGIC;
    \raddr_reg_reg[7]_0\ : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_mem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_mem is
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal burst_ready : STD_LOGIC;
  signal mem_reg_i_1_n_4 : STD_LOGIC;
  signal mem_reg_n_37 : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \raddr_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \raddr_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \raddr_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \raddr_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \^rnext\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8670;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "feedforward_gmem_m_axi/load_unit_0/buff_rdata/U_fifo_mem/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg : label is "block";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 33;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \raddr_reg[0]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \raddr_reg[1]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \raddr_reg[2]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \raddr_reg[4]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \raddr_reg[4]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \raddr_reg[5]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \raddr_reg[6]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \raddr_reg[7]_i_1\ : label is "soft_lutpair295";
begin
  WEBWE(0) <= \^webwe\(0);
  pop <= \^pop\;
  rnext(7 downto 0) <= \^rnext\(7 downto 0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => raddr_reg(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => mem_reg_3(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => din(33 downto 32),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => dout(15 downto 0),
      DOBDO(15 downto 0) => dout(31 downto 16),
      DOPADOP(1) => burst_ready,
      DOPADOP(0) => mem_reg_n_37,
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => mem_reg_i_1_n_4,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => SR(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
mem_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA2FFFFFFFF"
    )
        port map (
      I0 => mem_reg_0,
      I1 => gmem_0_RVALID,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => ap_rst_n,
      O => mem_reg_i_1_n_4
    );
mem_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_2(0),
      O => \^webwe\(0)
    );
\raddr_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^pop\,
      I1 => \raddr_reg_reg[0]_0\,
      I2 => \raddr_reg[7]_i_3_n_4\,
      O => \^rnext\(0)
    );
\raddr_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => \^pop\,
      I1 => \raddr_reg[7]_i_3_n_4\,
      I2 => \raddr_reg_reg[1]_0\,
      I3 => \raddr_reg_reg[0]_0\,
      O => \^rnext\(1)
    );
\raddr_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53707070"
    )
        port map (
      I0 => \^pop\,
      I1 => \raddr_reg[7]_i_3_n_4\,
      I2 => \raddr_reg_reg[2]_0\,
      I3 => \raddr_reg_reg[0]_0\,
      I4 => \raddr_reg_reg[1]_0\,
      O => \^rnext\(2)
    );
\raddr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5370707070707070"
    )
        port map (
      I0 => \^pop\,
      I1 => \raddr_reg[7]_i_3_n_4\,
      I2 => \raddr_reg_reg[3]_0\,
      I3 => \raddr_reg_reg[1]_0\,
      I4 => \raddr_reg_reg[0]_0\,
      I5 => \raddr_reg_reg[2]_0\,
      O => \^rnext\(3)
    );
\raddr_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => \^pop\,
      I1 => \raddr_reg[7]_i_3_n_4\,
      I2 => \raddr_reg_reg[4]_0\,
      I3 => \raddr_reg[4]_i_2_n_4\,
      O => \^rnext\(4)
    );
\raddr_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raddr_reg_reg[3]_0\,
      I1 => \raddr_reg_reg[1]_0\,
      I2 => \raddr_reg_reg[0]_0\,
      I3 => \raddr_reg_reg[2]_0\,
      O => \raddr_reg[4]_i_2_n_4\
    );
\raddr_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => \^pop\,
      I1 => \raddr_reg[7]_i_3_n_4\,
      I2 => \raddr_reg_reg[5]_0\,
      I3 => \raddr_reg[5]_i_2_n_4\,
      O => \^rnext\(5)
    );
\raddr_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \raddr_reg_reg[4]_0\,
      I1 => \raddr_reg_reg[2]_0\,
      I2 => \raddr_reg_reg[0]_0\,
      I3 => \raddr_reg_reg[1]_0\,
      I4 => \raddr_reg_reg[3]_0\,
      O => \raddr_reg[5]_i_2_n_4\
    );
\raddr_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => \^pop\,
      I1 => \raddr_reg[7]_i_3_n_4\,
      I2 => \raddr_reg_reg[6]_0\,
      I3 => \raddr_reg[7]_i_4_n_4\,
      O => \^rnext\(6)
    );
\raddr_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57773000"
    )
        port map (
      I0 => \^pop\,
      I1 => \raddr_reg[7]_i_3_n_4\,
      I2 => \raddr_reg[7]_i_4_n_4\,
      I3 => \raddr_reg_reg[6]_0\,
      I4 => \raddr_reg_reg[7]_0\,
      O => \^rnext\(7)
    );
\raddr_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => gmem_0_RVALID,
      I4 => mem_reg_0,
      O => \^pop\
    );
\raddr_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000000FFFFFFFF"
    )
        port map (
      I0 => \raddr_reg[7]_i_5_n_4\,
      I1 => \raddr_reg_reg[1]_0\,
      I2 => \raddr_reg_reg[0]_0\,
      I3 => \raddr_reg_reg[2]_0\,
      I4 => \raddr_reg_reg[3]_0\,
      I5 => \^pop\,
      O => \raddr_reg[7]_i_3_n_4\
    );
\raddr_reg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \raddr_reg_reg[5]_0\,
      I1 => \raddr_reg_reg[3]_0\,
      I2 => \raddr_reg_reg[1]_0\,
      I3 => \raddr_reg_reg[0]_0\,
      I4 => \raddr_reg_reg[2]_0\,
      I5 => \raddr_reg_reg[4]_0\,
      O => \raddr_reg[7]_i_4_n_4\
    );
\raddr_reg[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_reg[4]_0\,
      I1 => \raddr_reg_reg[5]_0\,
      I2 => \raddr_reg_reg[7]_0\,
      I3 => \raddr_reg_reg[6]_0\,
      O => \raddr_reg[7]_i_5_n_4\
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(1),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(2),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(3),
      Q => raddr_reg(3),
      R => '0'
    );
\raddr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(4),
      Q => raddr_reg(4),
      R => '0'
    );
\raddr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(5),
      Q => raddr_reg(5),
      R => '0'
    );
\raddr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(6),
      Q => raddr_reg(6),
      R => '0'
    );
\raddr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(7),
      Q => raddr_reg(7),
      R => '0'
    );
ready_for_outstanding_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC80000"
    )
        port map (
      I0 => Q(2),
      I1 => gmem_0_RVALID,
      I2 => Q(1),
      I3 => Q(0),
      I4 => burst_ready,
      O => ready_for_outstanding
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_req : out STD_LOGIC;
    last_sect_reg : out STD_LOGIC;
    p_15_in : out STD_LOGIC;
    \single_sect__18\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_p1_reg[81]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ARVALID_Dummy : in STD_LOGIC;
    req_handling_reg : in STD_LOGIC;
    req_handling_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    last_sect_reg_0 : in STD_LOGIC;
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_ready : in STD_LOGIC;
    \sect_total_buf_reg[0]\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \sect_total_buf_reg[0]_0\ : in STD_LOGIC;
    \sect_total_buf_reg[0]_1\ : in STD_LOGIC;
    \sect_total[19]_i_3_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p2_reg[81]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_total_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_total_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[81]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[10]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[62]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[63]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[66]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[81]_i_2_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_4\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 81 downto 2 );
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^next_req\ : STD_LOGIC;
  signal \^p_15_in\ : STD_LOGIC;
  signal req_valid : STD_LOGIC;
  signal s_ready_t_i_1_n_4 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal \sect_total[19]_i_4_n_4\ : STD_LOGIC;
  signal \sect_total[19]_i_5_n_4\ : STD_LOGIC;
  signal \sect_total[19]_i_6_n_4\ : STD_LOGIC;
  signal \sect_total[19]_i_7_n_4\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_2_n_6\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_2_n_7\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_5_n_4\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_5_n_5\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_5_n_6\ : STD_LOGIC;
  signal \sect_total_reg[1]_i_5_n_7\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \^single_sect__18\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_4\ : STD_LOGIC;
  signal \state[1]_i_1_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sect_total_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_total_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sect_total_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair225";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of last_sect_i_1 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair248";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sect_total_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[1]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[1]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[9]_i_1\ : label is 35;
begin
  Q(63 downto 0) <= \^q\(63 downto 0);
  SR(0) <= \^sr\(0);
  next_req <= \^next_req\;
  p_15_in <= \^p_15_in\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \single_sect__18\ <= \^single_sect__18\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => ARVALID_Dummy,
      I1 => \^next_req\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3CCA0"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \^next_req\,
      I2 => ARVALID_Dummy,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => \^sr\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_valid_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(8),
      O => \data_p1[10]_i_1_n_4\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(9),
      O => \data_p1[11]_i_1_n_4\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(10),
      O => \data_p1[12]_i_1_n_4\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(11),
      O => \data_p1[13]_i_1_n_4\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(12),
      O => \data_p1[14]_i_1_n_4\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(13),
      O => \data_p1[15]_i_1_n_4\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(14),
      O => \data_p1[16]_i_1_n_4\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(15),
      O => \data_p1[17]_i_1_n_4\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(16),
      O => \data_p1[18]_i_1_n_4\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(17),
      O => \data_p1[19]_i_1_n_4\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(18),
      O => \data_p1[20]_i_1_n_4\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(19),
      O => \data_p1[21]_i_1_n_4\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(20),
      O => \data_p1[22]_i_1_n_4\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(21),
      O => \data_p1[23]_i_1_n_4\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(22),
      O => \data_p1[24]_i_1_n_4\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(23),
      O => \data_p1[25]_i_1_n_4\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(24),
      O => \data_p1[26]_i_1_n_4\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(25),
      O => \data_p1[27]_i_1_n_4\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(26),
      O => \data_p1[28]_i_1_n_4\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(27),
      O => \data_p1[29]_i_1_n_4\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(0),
      O => \data_p1[2]_i_1_n_4\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(28),
      O => \data_p1[30]_i_1_n_4\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(29),
      O => \data_p1[31]_i_1_n_4\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(30),
      O => \data_p1[32]_i_1_n_4\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(33),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(31),
      O => \data_p1[33]_i_1_n_4\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(34),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(32),
      O => \data_p1[34]_i_1_n_4\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(35),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(33),
      O => \data_p1[35]_i_1_n_4\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(36),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(34),
      O => \data_p1[36]_i_1_n_4\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(37),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(35),
      O => \data_p1[37]_i_1_n_4\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(38),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(36),
      O => \data_p1[38]_i_1_n_4\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(39),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(37),
      O => \data_p1[39]_i_1_n_4\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(1),
      O => \data_p1[3]_i_1_n_4\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(40),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(38),
      O => \data_p1[40]_i_1_n_4\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(41),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(39),
      O => \data_p1[41]_i_1_n_4\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(42),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(40),
      O => \data_p1[42]_i_1_n_4\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(43),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(41),
      O => \data_p1[43]_i_1_n_4\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(44),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(42),
      O => \data_p1[44]_i_1_n_4\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(45),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(43),
      O => \data_p1[45]_i_1_n_4\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(46),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(44),
      O => \data_p1[46]_i_1_n_4\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(47),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(45),
      O => \data_p1[47]_i_1_n_4\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(48),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(46),
      O => \data_p1[48]_i_1_n_4\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(49),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(47),
      O => \data_p1[49]_i_1_n_4\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(2),
      O => \data_p1[4]_i_1_n_4\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(50),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(48),
      O => \data_p1[50]_i_1_n_4\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(51),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(49),
      O => \data_p1[51]_i_1_n_4\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(52),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(50),
      O => \data_p1[52]_i_1_n_4\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(53),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(51),
      O => \data_p1[53]_i_1_n_4\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(54),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(52),
      O => \data_p1[54]_i_1_n_4\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(55),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(53),
      O => \data_p1[55]_i_1_n_4\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(56),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(54),
      O => \data_p1[56]_i_1_n_4\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(57),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(55),
      O => \data_p1[57]_i_1_n_4\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(58),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(56),
      O => \data_p1[58]_i_1_n_4\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(59),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(57),
      O => \data_p1[59]_i_1_n_4\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(3),
      O => \data_p1[5]_i_1_n_4\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(60),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(58),
      O => \data_p1[60]_i_1_n_4\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(61),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(59),
      O => \data_p1[61]_i_1_n_4\
    );
\data_p1[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(62),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(60),
      O => \data_p1[62]_i_1_n_4\
    );
\data_p1[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(63),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(61),
      O => \data_p1[63]_i_1_n_4\
    );
\data_p1[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(66),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(62),
      O => \data_p1[66]_i_1_n_4\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(4),
      O => \data_p1[6]_i_1_n_4\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(5),
      O => \data_p1[7]_i_1_n_4\
    );
\data_p1[81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B08"
    )
        port map (
      I0 => \^next_req\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => ARVALID_Dummy,
      O => load_p1
    );
\data_p1[81]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(81),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(63),
      O => \data_p1[81]_i_2_n_4\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(6),
      O => \data_p1[8]_i_1_n_4\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(7),
      O => \data_p1[9]_i_1_n_4\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_4\,
      Q => \^q\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_4\,
      Q => \^q\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_4\,
      Q => \^q\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_4\,
      Q => \^q\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_4\,
      Q => \^q\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_4\,
      Q => \^q\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_4\,
      Q => \^q\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_4\,
      Q => \^q\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_4\,
      Q => \^q\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_4\,
      Q => \^q\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_4\,
      Q => \^q\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_4\,
      Q => \^q\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_4\,
      Q => \^q\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_4\,
      Q => \^q\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_4\,
      Q => \^q\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_4\,
      Q => \^q\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_4\,
      Q => \^q\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_4\,
      Q => \^q\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_4\,
      Q => \^q\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_4\,
      Q => \^q\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_4\,
      Q => \^q\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_4\,
      Q => \^q\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_4\,
      Q => \^q\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_4\,
      Q => \^q\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_4\,
      Q => \^q\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_4\,
      Q => \^q\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_4\,
      Q => \^q\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_4\,
      Q => \^q\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_4\,
      Q => \^q\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_4\,
      Q => \^q\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_4\,
      Q => \^q\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_4\,
      Q => \^q\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_4\,
      Q => \^q\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_4\,
      Q => \^q\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_4\,
      Q => \^q\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_4\,
      Q => \^q\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_4\,
      Q => \^q\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_4\,
      Q => \^q\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_4\,
      Q => \^q\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_4\,
      Q => \^q\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_4\,
      Q => \^q\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_4\,
      Q => \^q\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_4\,
      Q => \^q\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_4\,
      Q => \^q\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_4\,
      Q => \^q\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_4\,
      Q => \^q\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_4\,
      Q => \^q\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_4\,
      Q => \^q\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_4\,
      Q => \^q\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_4\,
      Q => \^q\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_4\,
      Q => \^q\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_4\,
      Q => \^q\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_4\,
      Q => \^q\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_4\,
      Q => \^q\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_4\,
      Q => \^q\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_4\,
      Q => \^q\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1_n_4\,
      Q => \^q\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1_n_4\,
      Q => \^q\(61),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1_n_4\,
      Q => \^q\(62),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_4\,
      Q => \^q\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_4\,
      Q => \^q\(5),
      R => '0'
    );
\data_p1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[81]_i_2_n_4\,
      Q => \^q\(63),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_4\,
      Q => \^q\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_4\,
      Q => \^q\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(8),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(9),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(10),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(11),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(12),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(13),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(14),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(15),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(16),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(17),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(18),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(19),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(20),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(21),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(22),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(23),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(24),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(25),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(26),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(27),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(0),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(28),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(29),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(30),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(31),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(32),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(33),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(34),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(35),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(36),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(37),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(1),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(38),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(39),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(40),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(41),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(42),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(43),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(44),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(45),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(46),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(47),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(2),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(48),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(49),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(50),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(51),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(52),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(53),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(54),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(55),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(56),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(57),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(3),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(58),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(59),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(60),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(61),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(62),
      Q => data_p2(66),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(4),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(5),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(63),
      Q => data_p2(81),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(6),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_1\(0),
      D => \data_p2_reg[81]_0\(7),
      Q => data_p2(9),
      R => '0'
    );
\end_from_4k1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(63),
      O => \data_p1_reg[9]_0\(3)
    );
\end_from_4k1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(63),
      O => \data_p1_reg[9]_0\(2)
    );
\end_from_4k1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(63),
      O => \data_p1_reg[9]_0\(1)
    );
\end_from_4k1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(63),
      O => \data_p1_reg[9]_0\(0)
    );
\end_from_4k1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(63),
      O => \data_p1_reg[11]_0\(1)
    );
\end_from_4k1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(63),
      O => \data_p1_reg[11]_0\(0)
    );
end_from_4k1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(63),
      O => \data_p1_reg[5]_0\(3)
    );
end_from_4k1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(63),
      O => \data_p1_reg[5]_0\(2)
    );
end_from_4k1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(63),
      O => \data_p1_reg[5]_0\(1)
    );
end_from_4k1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(62),
      O => \data_p1_reg[5]_0\(0)
    );
last_sect_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => last_sect_reg_0,
      I2 => \^p_15_in\,
      I3 => req_handling_reg,
      I4 => \^next_req\,
      O => ap_rst_n_0
    );
req_handling_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF57FFFF0000"
    )
        port map (
      I0 => \^p_15_in\,
      I1 => req_handling_reg,
      I2 => \^single_sect__18\,
      I3 => req_valid,
      I4 => \^next_req\,
      I5 => req_handling_reg_0,
      O => last_sect_reg
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => ARVALID_Dummy,
      I2 => \^next_req\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => s_ready_t_i_1_n_4
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_4,
      Q => \^s_ready_t_reg_0\,
      R => \^sr\(0)
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200FFFF00000000"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \sect_total_buf_reg[0]\,
      I2 => m_axi_gmem_ARREADY,
      I3 => \sect_total_buf_reg[0]_0\,
      I4 => \sect_total_buf_reg[0]_1\,
      I5 => req_handling_reg_0,
      O => \^p_15_in\
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^next_req\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^next_req\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^next_req\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^next_req\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^next_req\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^next_req\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^next_req\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^next_req\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^next_req\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^next_req\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^next_req\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^next_req\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^next_req\,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^next_req\,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^next_req\,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^next_req\,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^next_req\,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^next_req\,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^next_req\,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^next_req\,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(38),
      I1 => \^next_req\,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^next_req\,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^next_req\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(40),
      I1 => \^next_req\,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(41),
      I1 => \^next_req\,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(42),
      I1 => \^next_req\,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^next_req\,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(44),
      I1 => \^next_req\,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(45),
      I1 => \^next_req\,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(46),
      I1 => \^next_req\,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(47),
      I1 => \^next_req\,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(48),
      I1 => \^next_req\,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(49),
      I1 => \^next_req\,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^next_req\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(50),
      I1 => \^next_req\,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(51),
      I1 => \^next_req\,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(52),
      I1 => \^next_req\,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(53),
      I1 => \^next_req\,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(54),
      I1 => \^next_req\,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(55),
      I1 => \^next_req\,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(56),
      I1 => \^next_req\,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(57),
      I1 => \^next_req\,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^next_req\,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(59),
      I1 => \^next_req\,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^next_req\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(60),
      I1 => \^next_req\,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_req\,
      I1 => \^p_15_in\,
      O => E(0)
    );
\sect_cnt[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(61),
      I1 => \^next_req\,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^next_req\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^next_req\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^next_req\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^next_req\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^next_req\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_total[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FF0000"
    )
        port map (
      I0 => \^p_15_in\,
      I1 => req_handling_reg,
      I2 => \^single_sect__18\,
      I3 => req_handling_reg_0,
      I4 => req_valid,
      O => \^next_req\
    );
\sect_total[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sect_total[19]_i_4_n_4\,
      I1 => \sect_total[19]_i_5_n_4\,
      I2 => \sect_total[19]_i_6_n_4\,
      I3 => \sect_total[19]_i_7_n_4\,
      O => \^single_sect__18\
    );
\sect_total[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sect_total[19]_i_3_0\(1),
      I1 => \sect_total[19]_i_3_0\(0),
      I2 => \sect_total[19]_i_3_0\(3),
      I3 => \sect_total[19]_i_3_0\(2),
      O => \sect_total[19]_i_4_n_4\
    );
\sect_total[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sect_total[19]_i_3_0\(4),
      I1 => \sect_total[19]_i_3_0\(5),
      I2 => \sect_total[19]_i_3_0\(6),
      I3 => \sect_total[19]_i_3_0\(7),
      I4 => \sect_total[19]_i_3_0\(9),
      I5 => \sect_total[19]_i_3_0\(8),
      O => \sect_total[19]_i_5_n_4\
    );
\sect_total[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sect_total[19]_i_3_0\(11),
      I1 => \sect_total[19]_i_3_0\(10),
      I2 => \sect_total[19]_i_3_0\(13),
      I3 => \sect_total[19]_i_3_0\(12),
      O => \sect_total[19]_i_6_n_4\
    );
\sect_total[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sect_total[19]_i_3_0\(14),
      I1 => \sect_total[19]_i_3_0\(15),
      I2 => \sect_total[19]_i_3_0\(16),
      I3 => \sect_total[19]_i_3_0\(17),
      I4 => \sect_total[19]_i_3_0\(19),
      I5 => \sect_total[19]_i_3_0\(18),
      O => \sect_total[19]_i_7_n_4\
    );
\sect_total_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[9]_i_1_n_4\,
      CO(3) => \sect_total_reg[13]_i_1_n_4\,
      CO(2) => \sect_total_reg[13]_i_1_n_5\,
      CO(1) => \sect_total_reg[13]_i_1_n_6\,
      CO(0) => \sect_total_reg[13]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(13 downto 10),
      S(3) => \^q\(63),
      S(2) => \^q\(63),
      S(1) => \^q\(63),
      S(0) => \^q\(63)
    );
\sect_total_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[13]_i_1_n_4\,
      CO(3) => \sect_total_reg[17]_i_1_n_4\,
      CO(2) => \sect_total_reg[17]_i_1_n_5\,
      CO(1) => \sect_total_reg[17]_i_1_n_6\,
      CO(0) => \sect_total_reg[17]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(17 downto 14),
      S(3) => \^q\(63),
      S(2) => \^q\(63),
      S(1) => \^q\(63),
      S(0) => \^q\(63)
    );
\sect_total_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[17]_i_1_n_4\,
      CO(3 downto 1) => \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sect_total_reg[19]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sect_total_reg[19]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \data_p1_reg[81]_0\(19 downto 18),
      S(3 downto 2) => B"00",
      S(1) => \^q\(63),
      S(0) => \^q\(63)
    );
\sect_total_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[1]_i_2_n_4\,
      CO(3) => \sect_total_reg[1]_i_1_n_4\,
      CO(2) => \sect_total_reg[1]_i_1_n_5\,
      CO(1) => \sect_total_reg[1]_i_1_n_6\,
      CO(0) => \sect_total_reg[1]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(63),
      DI(0) => \^q\(63),
      O(3 downto 2) => \data_p1_reg[81]_0\(1 downto 0),
      O(1 downto 0) => \NLW_sect_total_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \^q\(63),
      S(2) => \^q\(63),
      S(1 downto 0) => \sect_total_reg[1]_0\(1 downto 0)
    );
\sect_total_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[1]_i_5_n_4\,
      CO(3) => \sect_total_reg[1]_i_2_n_4\,
      CO(2) => \sect_total_reg[1]_i_2_n_5\,
      CO(1) => \sect_total_reg[1]_i_2_n_6\,
      CO(0) => \sect_total_reg[1]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => \^q\(63),
      DI(2) => \^q\(63),
      DI(1) => \^q\(63),
      DI(0) => \^q\(63),
      O(3 downto 0) => \NLW_sect_total_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sect_total_reg[1]\(3 downto 0)
    );
\sect_total_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_reg[1]_i_5_n_4\,
      CO(2) => \sect_total_reg[1]_i_5_n_5\,
      CO(1) => \sect_total_reg[1]_i_5_n_6\,
      CO(0) => \sect_total_reg[1]_i_5_n_7\,
      CYINIT => '0',
      DI(3) => \^q\(63),
      DI(2) => \^q\(63),
      DI(1 downto 0) => \^q\(63 downto 62),
      O(3 downto 0) => \NLW_sect_total_reg[1]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\sect_total_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[1]_i_1_n_4\,
      CO(3) => \sect_total_reg[5]_i_1_n_4\,
      CO(2) => \sect_total_reg[5]_i_1_n_5\,
      CO(1) => \sect_total_reg[5]_i_1_n_6\,
      CO(0) => \sect_total_reg[5]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(5 downto 2),
      S(3) => \^q\(63),
      S(2) => \^q\(63),
      S(1) => \^q\(63),
      S(0) => \^q\(63)
    );
\sect_total_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[5]_i_1_n_4\,
      CO(3) => \sect_total_reg[9]_i_1_n_4\,
      CO(2) => \sect_total_reg[9]_i_1_n_5\,
      CO(1) => \sect_total_reg[9]_i_1_n_6\,
      CO(0) => \sect_total_reg[9]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(9 downto 6),
      S(3) => \^q\(63),
      S(2) => \^q\(63),
      S(1) => \^q\(63),
      S(0) => \^q\(63)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => \^next_req\,
      I3 => ARVALID_Dummy,
      I4 => req_valid,
      O => \state[0]_i_1_n_4\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => req_valid,
      I1 => state(1),
      I2 => \^next_req\,
      I3 => ARVALID_Dummy,
      O => \state[1]_i_1_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_4\,
      Q => req_valid,
      R => \^sr\(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_4\,
      Q => state(1),
      S => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_reg_slice__parameterized0\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \data_p2_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_reg_slice__parameterized0\ : entity is "feedforward_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_reg_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_4\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[32]_i_2_n_4\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_4\ : STD_LOGIC;
  signal \^data_p1_reg[32]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \data_p2_reg_n_4_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_4_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__0_n_4\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair293";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair293";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[32]_0\(32 downto 0) <= \^data_p1_reg[32]_0\(32 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => RREADY_Dummy,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => RREADY_Dummy,
      I4 => m_axi_gmem_RVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => \state_reg[0]_0\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => \state_reg[0]_0\
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(0),
      O => \data_p1[0]_i_1_n_4\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(10),
      O => \data_p1[10]_i_1__0_n_4\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(11),
      O => \data_p1[11]_i_1__0_n_4\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(12),
      O => \data_p1[12]_i_1__0_n_4\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(13),
      O => \data_p1[13]_i_1__0_n_4\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(14),
      O => \data_p1[14]_i_1__0_n_4\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(15),
      O => \data_p1[15]_i_1__0_n_4\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(16),
      O => \data_p1[16]_i_1__0_n_4\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(17),
      O => \data_p1[17]_i_1__0_n_4\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(18),
      O => \data_p1[18]_i_1__0_n_4\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(19),
      O => \data_p1[19]_i_1__0_n_4\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(1),
      O => \data_p1[1]_i_1_n_4\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(20),
      O => \data_p1[20]_i_1__0_n_4\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(21),
      O => \data_p1[21]_i_1__0_n_4\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(22),
      O => \data_p1[22]_i_1__0_n_4\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(23),
      O => \data_p1[23]_i_1__0_n_4\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(24),
      O => \data_p1[24]_i_1__0_n_4\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(25),
      O => \data_p1[25]_i_1__0_n_4\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(26),
      O => \data_p1[26]_i_1__0_n_4\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(27),
      O => \data_p1[27]_i_1__0_n_4\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(28),
      O => \data_p1[28]_i_1__0_n_4\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(29),
      O => \data_p1[29]_i_1__0_n_4\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(2),
      O => \data_p1[2]_i_1__0_n_4\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(30),
      O => \data_p1[30]_i_1__0_n_4\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(31),
      O => \data_p1[31]_i_1__0_n_4\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => RREADY_Dummy,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(32),
      O => \data_p1[32]_i_2_n_4\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(3),
      O => \data_p1[3]_i_1__0_n_4\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(4),
      O => \data_p1[4]_i_1__0_n_4\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(5),
      O => \data_p1[5]_i_1__0_n_4\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(6),
      O => \data_p1[6]_i_1__0_n_4\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(7),
      O => \data_p1[7]_i_1__0_n_4\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(8),
      O => \data_p1[8]_i_1__0_n_4\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_4_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(9),
      O => \data_p1[9]_i_1__0_n_4\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_4\,
      Q => \^data_p1_reg[32]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_4\,
      Q => \^data_p1_reg[32]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_2_n_4\,
      Q => \^data_p1_reg[32]_0\(32),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_4\,
      Q => \^data_p1_reg[32]_0\(9),
      R => '0'
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => \^s_ready_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(0),
      Q => \data_p2_reg_n_4_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(10),
      Q => \data_p2_reg_n_4_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(11),
      Q => \data_p2_reg_n_4_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(12),
      Q => \data_p2_reg_n_4_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(13),
      Q => \data_p2_reg_n_4_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(14),
      Q => \data_p2_reg_n_4_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(15),
      Q => \data_p2_reg_n_4_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(16),
      Q => \data_p2_reg_n_4_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(17),
      Q => \data_p2_reg_n_4_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(18),
      Q => \data_p2_reg_n_4_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(19),
      Q => \data_p2_reg_n_4_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(1),
      Q => \data_p2_reg_n_4_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(20),
      Q => \data_p2_reg_n_4_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(21),
      Q => \data_p2_reg_n_4_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(22),
      Q => \data_p2_reg_n_4_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(23),
      Q => \data_p2_reg_n_4_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(24),
      Q => \data_p2_reg_n_4_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(25),
      Q => \data_p2_reg_n_4_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(26),
      Q => \data_p2_reg_n_4_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(27),
      Q => \data_p2_reg_n_4_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(28),
      Q => \data_p2_reg_n_4_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(29),
      Q => \data_p2_reg_n_4_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(2),
      Q => \data_p2_reg_n_4_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(30),
      Q => \data_p2_reg_n_4_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(31),
      Q => \data_p2_reg_n_4_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(32),
      Q => \data_p2_reg_n_4_[32]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(3),
      Q => \data_p2_reg_n_4_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(4),
      Q => \data_p2_reg_n_4_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(5),
      Q => \data_p2_reg_n_4_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(6),
      Q => \data_p2_reg_n_4_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(7),
      Q => \data_p2_reg_n_4_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(8),
      Q => \data_p2_reg_n_4_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(9),
      Q => \data_p2_reg_n_4_[9]\,
      R => '0'
    );
\dout[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => RREADY_Dummy,
      I1 => \^q\(0),
      I2 => \^data_p1_reg[32]_0\(32),
      I3 => \dout_reg[0]\,
      I4 => \dout_reg[0]_0\,
      O => pop
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => RREADY_Dummy,
      I2 => \^s_ready_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_4\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_4\,
      Q => \^s_ready_t_reg_0\,
      R => \state_reg[0]_0\
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => RREADY_Dummy,
      I3 => m_axi_gmem_RVALID,
      I4 => \^q\(0),
      O => \state[0]_i_1__0_n_4\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => RREADY_Dummy,
      I3 => m_axi_gmem_RVALID,
      O => \state[1]_i_1__0_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_4\,
      Q => \^q\(0),
      R => \state_reg[0]_0\
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_4\,
      Q => state(1),
      S => \state_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_srl is
  port (
    \dout_reg[64]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 62 downto 0 );
    pop : out STD_LOGIC;
    push : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_valid_reg : in STD_LOGIC;
    rreq_valid : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[61]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[61]_2\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[61]_3\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    gmem_0_ARREADY : in STD_LOGIC;
    \dout_reg[64]_1\ : in STD_LOGIC;
    \dout_reg[64]_2\ : in STD_LOGIC;
    \dout_reg[64]_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_srl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_srl is
  signal \^q\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \mem_reg[5][0]_srl6_i_2_n_4\ : STD_LOGIC;
  signal \mem_reg[5][0]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][10]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][10]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][11]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][11]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][12]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][12]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][13]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][13]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][14]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][14]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][15]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][15]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][16]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][16]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][17]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][17]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][18]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][18]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][19]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][19]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][1]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][1]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][20]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][20]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][21]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][21]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][22]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][22]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][23]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][23]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][24]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][24]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][25]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][25]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][26]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][26]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][27]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][27]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][28]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][28]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][29]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][29]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][2]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][2]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][30]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][30]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][31]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][31]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][32]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][32]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][33]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][33]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][34]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][34]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][35]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][35]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][36]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][36]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][37]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][37]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][38]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][38]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][39]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][39]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][3]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][3]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][40]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][40]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][41]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][41]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][42]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][42]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][43]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][43]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][44]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][44]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][45]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][45]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][46]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][46]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][47]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][47]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][48]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][48]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][49]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][49]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][4]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][4]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][50]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][50]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][51]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][51]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][52]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][52]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][53]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][53]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][54]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][54]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][55]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][55]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][56]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][56]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][57]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][57]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][58]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][58]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][59]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][59]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][5]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][5]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][60]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][60]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][61]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][61]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][64]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][6]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][6]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][7]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][7]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][8]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][8]_srl6_n_4\ : STD_LOGIC;
  signal \mem_reg[5][9]_srl6_i_1_n_4\ : STD_LOGIC;
  signal \mem_reg[5][9]_srl6_n_4\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[5][0]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[5][0]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][10]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][10]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][11]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][11]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][12]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][12]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][13]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][13]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][14]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][14]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][15]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][15]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][16]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][16]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][17]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][17]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][18]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][18]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][19]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][19]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][1]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][1]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][20]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][20]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][21]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][21]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][22]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][22]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][23]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][23]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][24]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][24]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][25]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][25]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][26]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][26]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][27]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][27]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][28]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][28]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][29]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][29]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][2]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][2]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][30]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][30]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][31]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][31]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][32]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][32]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][33]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][33]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][34]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][34]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][35]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][35]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][36]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][36]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][37]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][37]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][38]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][38]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][39]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][39]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][3]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][3]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][40]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][40]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][41]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][41]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][42]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][42]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][43]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][43]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][44]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][44]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][45]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][45]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][46]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][46]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][47]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][47]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][48]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][48]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][49]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][49]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][4]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][4]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][50]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][50]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][51]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][51]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][52]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][52]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][53]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][53]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][54]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][54]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][55]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][55]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][56]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][56]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][57]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][57]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][58]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][58]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][59]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][59]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][5]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][5]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][60]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][60]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][61]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][61]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][64]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][64]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][64]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][6]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][6]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][7]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][7]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][8]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][8]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][9]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][9]_srl6\ : label is "inst/\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 ";
begin
  Q(62 downto 0) <= \^q\(62 downto 0);
  pop <= \^pop\;
  push <= \^push\;
\dout[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => tmp_valid_reg,
      I1 => ARREADY_Dummy,
      I2 => rreq_valid,
      I3 => \dout_reg[0]_0\,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][0]_srl6_n_4\,
      Q => \^q\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][10]_srl6_n_4\,
      Q => \^q\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][11]_srl6_n_4\,
      Q => \^q\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][12]_srl6_n_4\,
      Q => \^q\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][13]_srl6_n_4\,
      Q => \^q\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][14]_srl6_n_4\,
      Q => \^q\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][15]_srl6_n_4\,
      Q => \^q\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][16]_srl6_n_4\,
      Q => \^q\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][17]_srl6_n_4\,
      Q => \^q\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][18]_srl6_n_4\,
      Q => \^q\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][19]_srl6_n_4\,
      Q => \^q\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][1]_srl6_n_4\,
      Q => \^q\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][20]_srl6_n_4\,
      Q => \^q\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][21]_srl6_n_4\,
      Q => \^q\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][22]_srl6_n_4\,
      Q => \^q\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][23]_srl6_n_4\,
      Q => \^q\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][24]_srl6_n_4\,
      Q => \^q\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][25]_srl6_n_4\,
      Q => \^q\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][26]_srl6_n_4\,
      Q => \^q\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][27]_srl6_n_4\,
      Q => \^q\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][28]_srl6_n_4\,
      Q => \^q\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][29]_srl6_n_4\,
      Q => \^q\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][2]_srl6_n_4\,
      Q => \^q\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][30]_srl6_n_4\,
      Q => \^q\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][31]_srl6_n_4\,
      Q => \^q\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][32]_srl6_n_4\,
      Q => \^q\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][33]_srl6_n_4\,
      Q => \^q\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][34]_srl6_n_4\,
      Q => \^q\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][35]_srl6_n_4\,
      Q => \^q\(35),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][36]_srl6_n_4\,
      Q => \^q\(36),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][37]_srl6_n_4\,
      Q => \^q\(37),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][38]_srl6_n_4\,
      Q => \^q\(38),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][39]_srl6_n_4\,
      Q => \^q\(39),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][3]_srl6_n_4\,
      Q => \^q\(3),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][40]_srl6_n_4\,
      Q => \^q\(40),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][41]_srl6_n_4\,
      Q => \^q\(41),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][42]_srl6_n_4\,
      Q => \^q\(42),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][43]_srl6_n_4\,
      Q => \^q\(43),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][44]_srl6_n_4\,
      Q => \^q\(44),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][45]_srl6_n_4\,
      Q => \^q\(45),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][46]_srl6_n_4\,
      Q => \^q\(46),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][47]_srl6_n_4\,
      Q => \^q\(47),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][48]_srl6_n_4\,
      Q => \^q\(48),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][49]_srl6_n_4\,
      Q => \^q\(49),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][4]_srl6_n_4\,
      Q => \^q\(4),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][50]_srl6_n_4\,
      Q => \^q\(50),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][51]_srl6_n_4\,
      Q => \^q\(51),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][52]_srl6_n_4\,
      Q => \^q\(52),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][53]_srl6_n_4\,
      Q => \^q\(53),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][54]_srl6_n_4\,
      Q => \^q\(54),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][55]_srl6_n_4\,
      Q => \^q\(55),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][56]_srl6_n_4\,
      Q => \^q\(56),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][57]_srl6_n_4\,
      Q => \^q\(57),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][58]_srl6_n_4\,
      Q => \^q\(58),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][59]_srl6_n_4\,
      Q => \^q\(59),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][5]_srl6_n_4\,
      Q => \^q\(5),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][60]_srl6_n_4\,
      Q => \^q\(60),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][61]_srl6_n_4\,
      Q => \^q\(61),
      R => SR(0)
    );
\dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][64]_srl6_n_4\,
      Q => \^q\(62),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][6]_srl6_n_4\,
      Q => \^q\(6),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][7]_srl6_n_4\,
      Q => \^q\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][8]_srl6_n_4\,
      Q => \^q\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][9]_srl6_n_4\,
      Q => \^q\(9),
      R => SR(0)
    );
\mem_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][0]_srl6_i_2_n_4\,
      Q => \mem_reg[5][0]_srl6_n_4\
    );
\mem_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => \dout_reg[61]_1\(0),
      I1 => \dout_reg[61]_1\(1),
      I2 => gmem_0_ARREADY,
      I3 => \dout_reg[61]_1\(2),
      O => \^push\
    );
\mem_reg[5][0]_srl6_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(0),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(0),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(0),
      O => \mem_reg[5][0]_srl6_i_2_n_4\
    );
\mem_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][10]_srl6_i_1_n_4\,
      Q => \mem_reg[5][10]_srl6_n_4\
    );
\mem_reg[5][10]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(10),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(10),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(10),
      O => \mem_reg[5][10]_srl6_i_1_n_4\
    );
\mem_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][11]_srl6_i_1_n_4\,
      Q => \mem_reg[5][11]_srl6_n_4\
    );
\mem_reg[5][11]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(11),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(11),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(11),
      O => \mem_reg[5][11]_srl6_i_1_n_4\
    );
\mem_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][12]_srl6_i_1_n_4\,
      Q => \mem_reg[5][12]_srl6_n_4\
    );
\mem_reg[5][12]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(12),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(12),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(12),
      O => \mem_reg[5][12]_srl6_i_1_n_4\
    );
\mem_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][13]_srl6_i_1_n_4\,
      Q => \mem_reg[5][13]_srl6_n_4\
    );
\mem_reg[5][13]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(13),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(13),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(13),
      O => \mem_reg[5][13]_srl6_i_1_n_4\
    );
\mem_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][14]_srl6_i_1_n_4\,
      Q => \mem_reg[5][14]_srl6_n_4\
    );
\mem_reg[5][14]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(14),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(14),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(14),
      O => \mem_reg[5][14]_srl6_i_1_n_4\
    );
\mem_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][15]_srl6_i_1_n_4\,
      Q => \mem_reg[5][15]_srl6_n_4\
    );
\mem_reg[5][15]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(15),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(15),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(15),
      O => \mem_reg[5][15]_srl6_i_1_n_4\
    );
\mem_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][16]_srl6_i_1_n_4\,
      Q => \mem_reg[5][16]_srl6_n_4\
    );
\mem_reg[5][16]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(16),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(16),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(16),
      O => \mem_reg[5][16]_srl6_i_1_n_4\
    );
\mem_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][17]_srl6_i_1_n_4\,
      Q => \mem_reg[5][17]_srl6_n_4\
    );
\mem_reg[5][17]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(17),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(17),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(17),
      O => \mem_reg[5][17]_srl6_i_1_n_4\
    );
\mem_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][18]_srl6_i_1_n_4\,
      Q => \mem_reg[5][18]_srl6_n_4\
    );
\mem_reg[5][18]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(18),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(18),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(18),
      O => \mem_reg[5][18]_srl6_i_1_n_4\
    );
\mem_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][19]_srl6_i_1_n_4\,
      Q => \mem_reg[5][19]_srl6_n_4\
    );
\mem_reg[5][19]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(19),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(19),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(19),
      O => \mem_reg[5][19]_srl6_i_1_n_4\
    );
\mem_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][1]_srl6_i_1_n_4\,
      Q => \mem_reg[5][1]_srl6_n_4\
    );
\mem_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(1),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(1),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(1),
      O => \mem_reg[5][1]_srl6_i_1_n_4\
    );
\mem_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][20]_srl6_i_1_n_4\,
      Q => \mem_reg[5][20]_srl6_n_4\
    );
\mem_reg[5][20]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(20),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(20),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(20),
      O => \mem_reg[5][20]_srl6_i_1_n_4\
    );
\mem_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][21]_srl6_i_1_n_4\,
      Q => \mem_reg[5][21]_srl6_n_4\
    );
\mem_reg[5][21]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(21),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(21),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(21),
      O => \mem_reg[5][21]_srl6_i_1_n_4\
    );
\mem_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][22]_srl6_i_1_n_4\,
      Q => \mem_reg[5][22]_srl6_n_4\
    );
\mem_reg[5][22]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(22),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(22),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(22),
      O => \mem_reg[5][22]_srl6_i_1_n_4\
    );
\mem_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][23]_srl6_i_1_n_4\,
      Q => \mem_reg[5][23]_srl6_n_4\
    );
\mem_reg[5][23]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(23),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(23),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(23),
      O => \mem_reg[5][23]_srl6_i_1_n_4\
    );
\mem_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][24]_srl6_i_1_n_4\,
      Q => \mem_reg[5][24]_srl6_n_4\
    );
\mem_reg[5][24]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(24),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(24),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(24),
      O => \mem_reg[5][24]_srl6_i_1_n_4\
    );
\mem_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][25]_srl6_i_1_n_4\,
      Q => \mem_reg[5][25]_srl6_n_4\
    );
\mem_reg[5][25]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(25),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(25),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(25),
      O => \mem_reg[5][25]_srl6_i_1_n_4\
    );
\mem_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][26]_srl6_i_1_n_4\,
      Q => \mem_reg[5][26]_srl6_n_4\
    );
\mem_reg[5][26]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(26),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(26),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(26),
      O => \mem_reg[5][26]_srl6_i_1_n_4\
    );
\mem_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][27]_srl6_i_1_n_4\,
      Q => \mem_reg[5][27]_srl6_n_4\
    );
\mem_reg[5][27]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(27),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(27),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(27),
      O => \mem_reg[5][27]_srl6_i_1_n_4\
    );
\mem_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][28]_srl6_i_1_n_4\,
      Q => \mem_reg[5][28]_srl6_n_4\
    );
\mem_reg[5][28]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(28),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(28),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(28),
      O => \mem_reg[5][28]_srl6_i_1_n_4\
    );
\mem_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][29]_srl6_i_1_n_4\,
      Q => \mem_reg[5][29]_srl6_n_4\
    );
\mem_reg[5][29]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(29),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(29),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(29),
      O => \mem_reg[5][29]_srl6_i_1_n_4\
    );
\mem_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][2]_srl6_i_1_n_4\,
      Q => \mem_reg[5][2]_srl6_n_4\
    );
\mem_reg[5][2]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(2),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(2),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(2),
      O => \mem_reg[5][2]_srl6_i_1_n_4\
    );
\mem_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][30]_srl6_i_1_n_4\,
      Q => \mem_reg[5][30]_srl6_n_4\
    );
\mem_reg[5][30]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(30),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(30),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(30),
      O => \mem_reg[5][30]_srl6_i_1_n_4\
    );
\mem_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][31]_srl6_i_1_n_4\,
      Q => \mem_reg[5][31]_srl6_n_4\
    );
\mem_reg[5][31]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(31),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(31),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(31),
      O => \mem_reg[5][31]_srl6_i_1_n_4\
    );
\mem_reg[5][32]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][32]_srl6_i_1_n_4\,
      Q => \mem_reg[5][32]_srl6_n_4\
    );
\mem_reg[5][32]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(32),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(32),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(32),
      O => \mem_reg[5][32]_srl6_i_1_n_4\
    );
\mem_reg[5][33]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][33]_srl6_i_1_n_4\,
      Q => \mem_reg[5][33]_srl6_n_4\
    );
\mem_reg[5][33]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(33),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(33),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(33),
      O => \mem_reg[5][33]_srl6_i_1_n_4\
    );
\mem_reg[5][34]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][34]_srl6_i_1_n_4\,
      Q => \mem_reg[5][34]_srl6_n_4\
    );
\mem_reg[5][34]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(34),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(34),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(34),
      O => \mem_reg[5][34]_srl6_i_1_n_4\
    );
\mem_reg[5][35]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][35]_srl6_i_1_n_4\,
      Q => \mem_reg[5][35]_srl6_n_4\
    );
\mem_reg[5][35]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(35),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(35),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(35),
      O => \mem_reg[5][35]_srl6_i_1_n_4\
    );
\mem_reg[5][36]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][36]_srl6_i_1_n_4\,
      Q => \mem_reg[5][36]_srl6_n_4\
    );
\mem_reg[5][36]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(36),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(36),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(36),
      O => \mem_reg[5][36]_srl6_i_1_n_4\
    );
\mem_reg[5][37]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][37]_srl6_i_1_n_4\,
      Q => \mem_reg[5][37]_srl6_n_4\
    );
\mem_reg[5][37]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(37),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(37),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(37),
      O => \mem_reg[5][37]_srl6_i_1_n_4\
    );
\mem_reg[5][38]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][38]_srl6_i_1_n_4\,
      Q => \mem_reg[5][38]_srl6_n_4\
    );
\mem_reg[5][38]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(38),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(38),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(38),
      O => \mem_reg[5][38]_srl6_i_1_n_4\
    );
\mem_reg[5][39]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][39]_srl6_i_1_n_4\,
      Q => \mem_reg[5][39]_srl6_n_4\
    );
\mem_reg[5][39]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(39),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(39),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(39),
      O => \mem_reg[5][39]_srl6_i_1_n_4\
    );
\mem_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][3]_srl6_i_1_n_4\,
      Q => \mem_reg[5][3]_srl6_n_4\
    );
\mem_reg[5][3]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(3),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(3),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(3),
      O => \mem_reg[5][3]_srl6_i_1_n_4\
    );
\mem_reg[5][40]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][40]_srl6_i_1_n_4\,
      Q => \mem_reg[5][40]_srl6_n_4\
    );
\mem_reg[5][40]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(40),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(40),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(40),
      O => \mem_reg[5][40]_srl6_i_1_n_4\
    );
\mem_reg[5][41]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][41]_srl6_i_1_n_4\,
      Q => \mem_reg[5][41]_srl6_n_4\
    );
\mem_reg[5][41]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(41),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(41),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(41),
      O => \mem_reg[5][41]_srl6_i_1_n_4\
    );
\mem_reg[5][42]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][42]_srl6_i_1_n_4\,
      Q => \mem_reg[5][42]_srl6_n_4\
    );
\mem_reg[5][42]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(42),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(42),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(42),
      O => \mem_reg[5][42]_srl6_i_1_n_4\
    );
\mem_reg[5][43]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][43]_srl6_i_1_n_4\,
      Q => \mem_reg[5][43]_srl6_n_4\
    );
\mem_reg[5][43]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(43),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(43),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(43),
      O => \mem_reg[5][43]_srl6_i_1_n_4\
    );
\mem_reg[5][44]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][44]_srl6_i_1_n_4\,
      Q => \mem_reg[5][44]_srl6_n_4\
    );
\mem_reg[5][44]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(44),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(44),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(44),
      O => \mem_reg[5][44]_srl6_i_1_n_4\
    );
\mem_reg[5][45]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][45]_srl6_i_1_n_4\,
      Q => \mem_reg[5][45]_srl6_n_4\
    );
\mem_reg[5][45]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(45),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(45),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(45),
      O => \mem_reg[5][45]_srl6_i_1_n_4\
    );
\mem_reg[5][46]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][46]_srl6_i_1_n_4\,
      Q => \mem_reg[5][46]_srl6_n_4\
    );
\mem_reg[5][46]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(46),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(46),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(46),
      O => \mem_reg[5][46]_srl6_i_1_n_4\
    );
\mem_reg[5][47]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][47]_srl6_i_1_n_4\,
      Q => \mem_reg[5][47]_srl6_n_4\
    );
\mem_reg[5][47]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(47),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(47),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(47),
      O => \mem_reg[5][47]_srl6_i_1_n_4\
    );
\mem_reg[5][48]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][48]_srl6_i_1_n_4\,
      Q => \mem_reg[5][48]_srl6_n_4\
    );
\mem_reg[5][48]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(48),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(48),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(48),
      O => \mem_reg[5][48]_srl6_i_1_n_4\
    );
\mem_reg[5][49]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][49]_srl6_i_1_n_4\,
      Q => \mem_reg[5][49]_srl6_n_4\
    );
\mem_reg[5][49]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(49),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(49),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(49),
      O => \mem_reg[5][49]_srl6_i_1_n_4\
    );
\mem_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][4]_srl6_i_1_n_4\,
      Q => \mem_reg[5][4]_srl6_n_4\
    );
\mem_reg[5][4]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(4),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(4),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(4),
      O => \mem_reg[5][4]_srl6_i_1_n_4\
    );
\mem_reg[5][50]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][50]_srl6_i_1_n_4\,
      Q => \mem_reg[5][50]_srl6_n_4\
    );
\mem_reg[5][50]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(50),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(50),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(50),
      O => \mem_reg[5][50]_srl6_i_1_n_4\
    );
\mem_reg[5][51]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][51]_srl6_i_1_n_4\,
      Q => \mem_reg[5][51]_srl6_n_4\
    );
\mem_reg[5][51]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(51),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(51),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(51),
      O => \mem_reg[5][51]_srl6_i_1_n_4\
    );
\mem_reg[5][52]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][52]_srl6_i_1_n_4\,
      Q => \mem_reg[5][52]_srl6_n_4\
    );
\mem_reg[5][52]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(52),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(52),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(52),
      O => \mem_reg[5][52]_srl6_i_1_n_4\
    );
\mem_reg[5][53]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][53]_srl6_i_1_n_4\,
      Q => \mem_reg[5][53]_srl6_n_4\
    );
\mem_reg[5][53]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(53),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(53),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(53),
      O => \mem_reg[5][53]_srl6_i_1_n_4\
    );
\mem_reg[5][54]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][54]_srl6_i_1_n_4\,
      Q => \mem_reg[5][54]_srl6_n_4\
    );
\mem_reg[5][54]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(54),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(54),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(54),
      O => \mem_reg[5][54]_srl6_i_1_n_4\
    );
\mem_reg[5][55]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][55]_srl6_i_1_n_4\,
      Q => \mem_reg[5][55]_srl6_n_4\
    );
\mem_reg[5][55]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(55),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(55),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(55),
      O => \mem_reg[5][55]_srl6_i_1_n_4\
    );
\mem_reg[5][56]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][56]_srl6_i_1_n_4\,
      Q => \mem_reg[5][56]_srl6_n_4\
    );
\mem_reg[5][56]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(56),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(56),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(56),
      O => \mem_reg[5][56]_srl6_i_1_n_4\
    );
\mem_reg[5][57]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][57]_srl6_i_1_n_4\,
      Q => \mem_reg[5][57]_srl6_n_4\
    );
\mem_reg[5][57]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(57),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(57),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(57),
      O => \mem_reg[5][57]_srl6_i_1_n_4\
    );
\mem_reg[5][58]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][58]_srl6_i_1_n_4\,
      Q => \mem_reg[5][58]_srl6_n_4\
    );
\mem_reg[5][58]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(58),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(58),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(58),
      O => \mem_reg[5][58]_srl6_i_1_n_4\
    );
\mem_reg[5][59]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][59]_srl6_i_1_n_4\,
      Q => \mem_reg[5][59]_srl6_n_4\
    );
\mem_reg[5][59]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(59),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(59),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(59),
      O => \mem_reg[5][59]_srl6_i_1_n_4\
    );
\mem_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][5]_srl6_i_1_n_4\,
      Q => \mem_reg[5][5]_srl6_n_4\
    );
\mem_reg[5][5]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(5),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(5),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(5),
      O => \mem_reg[5][5]_srl6_i_1_n_4\
    );
\mem_reg[5][60]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][60]_srl6_i_1_n_4\,
      Q => \mem_reg[5][60]_srl6_n_4\
    );
\mem_reg[5][60]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(60),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(60),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(60),
      O => \mem_reg[5][60]_srl6_i_1_n_4\
    );
\mem_reg[5][61]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][61]_srl6_i_1_n_4\,
      Q => \mem_reg[5][61]_srl6_n_4\
    );
\mem_reg[5][61]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(61),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(61),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(61),
      O => \mem_reg[5][61]_srl6_i_1_n_4\
    );
\mem_reg[5][64]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[5][64]_srl6_n_4\
    );
\mem_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][6]_srl6_i_1_n_4\,
      Q => \mem_reg[5][6]_srl6_n_4\
    );
\mem_reg[5][6]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(6),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(6),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(6),
      O => \mem_reg[5][6]_srl6_i_1_n_4\
    );
\mem_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][7]_srl6_i_1_n_4\,
      Q => \mem_reg[5][7]_srl6_n_4\
    );
\mem_reg[5][7]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(7),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(7),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(7),
      O => \mem_reg[5][7]_srl6_i_1_n_4\
    );
\mem_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][8]_srl6_i_1_n_4\,
      Q => \mem_reg[5][8]_srl6_n_4\
    );
\mem_reg[5][8]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(8),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(8),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(8),
      O => \mem_reg[5][8]_srl6_i_1_n_4\
    );
\mem_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => \dout_reg[64]_3\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \mem_reg[5][9]_srl6_i_1_n_4\,
      Q => \mem_reg[5][9]_srl6_n_4\
    );
\mem_reg[5][9]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \dout_reg[61]_0\(9),
      I1 => \dout_reg[61]_1\(2),
      I2 => \dout_reg[61]_2\(9),
      I3 => \dout_reg[61]_1\(1),
      I4 => \dout_reg[61]_3\(9),
      O => \mem_reg[5][9]_srl6_i_1_n_4\
    );
tmp_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(62),
      O => S(0)
    );
tmp_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0EC"
    )
        port map (
      I0 => \^q\(62),
      I1 => tmp_valid_reg,
      I2 => rreq_valid,
      I3 => ARREADY_Dummy,
      O => \dout_reg[64]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_srl__parameterized0\ is
  port (
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    pop : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_srl__parameterized0\ : entity is "feedforward_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_srl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_srl__parameterized0\ is
  signal last_burst : STD_LOGIC;
begin
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \dout_reg[0]_1\,
      Q => last_burst,
      R => \dout_reg[0]_0\
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => mem_reg,
      I2 => last_burst,
      O => din(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W is
  port (
    sub_ln116_1_fu_178_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \X_size_read_reg_14084_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    layer1_activations_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_ln116_1_reg_221_reg[4]\ : in STD_LOGIC;
    \layer1_quant_127_fu_1062_reg[0]_i_2_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sub_ln116_1_reg_221_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_59__0_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W is
  signal \^x_size_read_reg_14084_reg[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/select_ln129_fu_2047_p3\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal layer1_activations_2_ce1 : STD_LOGIC;
  signal layer1_activations_2_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal layer1_activations_2_q1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \layer1_quant_127_fu_1062[0]_i_10_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_12_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_13_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_14_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_15_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_17_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_18_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_19_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_20_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_21_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_22_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_23_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_24_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_25_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_7_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_8_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_9_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062_reg[0]_i_11_n_6\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062_reg[0]_i_11_n_7\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062_reg[0]_i_16_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062_reg[0]_i_16_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062_reg[0]_i_16_n_6\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062_reg[0]_i_16_n_7\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062_reg[0]_i_5_n_5\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062_reg[0]_i_5_n_6\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062_reg[0]_i_5_n_7\ : STD_LOGIC;
  signal \ram_reg_i_49__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_49__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_49__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_50_n_4 : STD_LOGIC;
  signal ram_reg_i_50_n_5 : STD_LOGIC;
  signal ram_reg_i_50_n_6 : STD_LOGIC;
  signal ram_reg_i_50_n_7 : STD_LOGIC;
  signal \ram_reg_i_51__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_52__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_53__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_54__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_55__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_56__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_57__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_58__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_59__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_59__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_59__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_59__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_60__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_61__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_62__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_63__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_64__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_65__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_66__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_67__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_68__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_68__1_n_5\ : STD_LOGIC;
  signal \ram_reg_i_68__1_n_6\ : STD_LOGIC;
  signal \ram_reg_i_68__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_69__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_70__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_71__1_n_4\ : STD_LOGIC;
  signal ram_reg_i_72_n_4 : STD_LOGIC;
  signal \ram_reg_i_73__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_74__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_75__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_76__1_n_4\ : STD_LOGIC;
  signal ram_reg_i_77_n_4 : STD_LOGIC;
  signal ram_reg_i_78_n_4 : STD_LOGIC;
  signal ram_reg_i_79_n_4 : STD_LOGIC;
  signal ram_reg_i_80_n_4 : STD_LOGIC;
  signal ram_reg_i_81_n_4 : STD_LOGIC;
  signal ram_reg_i_82_n_4 : STD_LOGIC;
  signal ram_reg_i_83_n_4 : STD_LOGIC;
  signal ram_reg_i_84_n_4 : STD_LOGIC;
  signal ram_reg_n_40 : STD_LOGIC;
  signal \sub_ln116_1_reg_221[12]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[12]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[12]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[12]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[16]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[16]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[16]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[16]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[20]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[20]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[20]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[20]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[24]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[24]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[24]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[24]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[28]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[28]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[28]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[28]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[31]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[31]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[31]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[4]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[4]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[4]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[4]_i_6_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[8]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[8]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[8]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221[8]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_1_reg_221_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_layer1_quant_127_fu_1062_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_layer1_quant_127_fu_1062_reg[0]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_layer1_quant_127_fu_1062_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_layer1_quant_127_fu_1062_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ram_reg_i_49__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_i_50_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_59__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_68__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_ln116_1_reg_221_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln116_1_reg_221_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \layer1_quant_127_fu_1062_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \layer1_quant_127_fu_1062_reg[0]_i_16\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \layer1_quant_127_fu_1062_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \layer1_quant_127_fu_1062_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "feedforward/layer1_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 960;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
  attribute COMPARATOR_THRESHOLD of \ram_reg_i_49__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ram_reg_i_50 : label is 11;
  attribute COMPARATOR_THRESHOLD of \ram_reg_i_59__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ram_reg_i_68__1\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_ln116_1_reg_221_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln116_1_reg_221_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln116_1_reg_221_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln116_1_reg_221_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln116_1_reg_221_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln116_1_reg_221_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln116_1_reg_221_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln116_1_reg_221_reg[8]_i_1\ : label is 35;
begin
  \X_size_read_reg_14084_reg[30]\(0) <= \^x_size_read_reg_14084_reg[30]\(0);
\layer1_quant_127_fu_1062[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(24),
      I1 => layer1_activations_2_q0(25),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(24),
      I4 => DOADO(25),
      O => \layer1_quant_127_fu_1062[0]_i_10_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(22),
      I1 => layer1_activations_2_q0(23),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(22),
      I4 => DOADO(23),
      O => \layer1_quant_127_fu_1062[0]_i_12_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(20),
      I1 => layer1_activations_2_q0(21),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(20),
      I4 => DOADO(21),
      O => \layer1_quant_127_fu_1062[0]_i_13_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(18),
      I1 => layer1_activations_2_q0(19),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(18),
      I4 => DOADO(19),
      O => \layer1_quant_127_fu_1062[0]_i_14_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(16),
      I1 => layer1_activations_2_q0(17),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(16),
      I4 => DOADO(17),
      O => \layer1_quant_127_fu_1062[0]_i_15_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(14),
      I1 => layer1_activations_2_q0(15),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(14),
      I4 => DOADO(15),
      O => \layer1_quant_127_fu_1062[0]_i_17_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(12),
      I1 => layer1_activations_2_q0(13),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(12),
      I4 => DOADO(13),
      O => \layer1_quant_127_fu_1062[0]_i_18_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(10),
      I1 => layer1_activations_2_q0(11),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(10),
      I4 => DOADO(11),
      O => \layer1_quant_127_fu_1062[0]_i_19_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(8),
      I1 => layer1_activations_2_q0(9),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(8),
      I4 => DOADO(9),
      O => \layer1_quant_127_fu_1062[0]_i_20_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(0),
      I1 => layer1_activations_2_q0(1),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(0),
      I4 => DOADO(1),
      O => \layer1_quant_127_fu_1062[0]_i_21_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(6),
      I1 => layer1_activations_2_q0(7),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(6),
      I4 => DOADO(7),
      O => \layer1_quant_127_fu_1062[0]_i_22_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(4),
      I1 => layer1_activations_2_q0(5),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(4),
      I4 => DOADO(5),
      O => \layer1_quant_127_fu_1062[0]_i_23_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(2),
      I1 => layer1_activations_2_q0(3),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(2),
      I4 => DOADO(3),
      O => \layer1_quant_127_fu_1062[0]_i_24_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => layer1_activations_2_q0(0),
      I1 => layer1_activations_2_q0(1),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(0),
      I4 => DOADO(1),
      O => \layer1_quant_127_fu_1062[0]_i_25_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layer1_activations_2_q0(31),
      I1 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I2 => DOADO(31),
      O => \grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/select_ln129_fu_2047_p3\(31)
    );
\layer1_quant_127_fu_1062[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(30),
      I1 => layer1_activations_2_q0(31),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(30),
      I4 => DOADO(31),
      O => \layer1_quant_127_fu_1062[0]_i_7_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(28),
      I1 => layer1_activations_2_q0(29),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(28),
      I4 => DOADO(29),
      O => \layer1_quant_127_fu_1062[0]_i_8_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_2_q0(26),
      I1 => layer1_activations_2_q0(27),
      I2 => \layer1_quant_127_fu_1062_reg[0]_i_2_0\,
      I3 => DOADO(26),
      I4 => DOADO(27),
      O => \layer1_quant_127_fu_1062[0]_i_9_n_4\
    );
\layer1_quant_127_fu_1062_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \layer1_quant_127_fu_1062_reg[0]_i_16_n_4\,
      CO(3) => \layer1_quant_127_fu_1062_reg[0]_i_11_n_4\,
      CO(2) => \layer1_quant_127_fu_1062_reg[0]_i_11_n_5\,
      CO(1) => \layer1_quant_127_fu_1062_reg[0]_i_11_n_6\,
      CO(0) => \layer1_quant_127_fu_1062_reg[0]_i_11_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_layer1_quant_127_fu_1062_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer1_quant_127_fu_1062[0]_i_17_n_4\,
      S(2) => \layer1_quant_127_fu_1062[0]_i_18_n_4\,
      S(1) => \layer1_quant_127_fu_1062[0]_i_19_n_4\,
      S(0) => \layer1_quant_127_fu_1062[0]_i_20_n_4\
    );
\layer1_quant_127_fu_1062_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \layer1_quant_127_fu_1062_reg[0]_i_16_n_4\,
      CO(2) => \layer1_quant_127_fu_1062_reg[0]_i_16_n_5\,
      CO(1) => \layer1_quant_127_fu_1062_reg[0]_i_16_n_6\,
      CO(0) => \layer1_quant_127_fu_1062_reg[0]_i_16_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \layer1_quant_127_fu_1062[0]_i_21_n_4\,
      O(3 downto 0) => \NLW_layer1_quant_127_fu_1062_reg[0]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer1_quant_127_fu_1062[0]_i_22_n_4\,
      S(2) => \layer1_quant_127_fu_1062[0]_i_23_n_4\,
      S(1) => \layer1_quant_127_fu_1062[0]_i_24_n_4\,
      S(0) => \layer1_quant_127_fu_1062[0]_i_25_n_4\
    );
\layer1_quant_127_fu_1062_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \layer1_quant_127_fu_1062_reg[0]_i_5_n_4\,
      CO(3) => CO(0),
      CO(2) => \layer1_quant_127_fu_1062_reg[0]_i_2_n_5\,
      CO(1) => \layer1_quant_127_fu_1062_reg[0]_i_2_n_6\,
      CO(0) => \layer1_quant_127_fu_1062_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => \grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/select_ln129_fu_2047_p3\(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_layer1_quant_127_fu_1062_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer1_quant_127_fu_1062[0]_i_7_n_4\,
      S(2) => \layer1_quant_127_fu_1062[0]_i_8_n_4\,
      S(1) => \layer1_quant_127_fu_1062[0]_i_9_n_4\,
      S(0) => \layer1_quant_127_fu_1062[0]_i_10_n_4\
    );
\layer1_quant_127_fu_1062_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \layer1_quant_127_fu_1062_reg[0]_i_11_n_4\,
      CO(3) => \layer1_quant_127_fu_1062_reg[0]_i_5_n_4\,
      CO(2) => \layer1_quant_127_fu_1062_reg[0]_i_5_n_5\,
      CO(1) => \layer1_quant_127_fu_1062_reg[0]_i_5_n_6\,
      CO(0) => \layer1_quant_127_fu_1062_reg[0]_i_5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_layer1_quant_127_fu_1062_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer1_quant_127_fu_1062[0]_i_12_n_4\,
      S(2) => \layer1_quant_127_fu_1062[0]_i_13_n_4\,
      S(1) => \layer1_quant_127_fu_1062[0]_i_14_n_4\,
      S(0) => \layer1_quant_127_fu_1062[0]_i_15_n_4\
    );
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => layer1_activations_2_q0(31 downto 0),
      DOBDO(31) => ram_reg_n_40,
      DOBDO(30 downto 0) => layer1_activations_2_q1(30 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => layer1_activations_ce0,
      ENBWREN => layer1_activations_2_ce1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0(0),
      WEA(2) => ram_reg_0(0),
      WEA(1) => ram_reg_0(0),
      WEA(0) => ram_reg_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      I1 => Q(1),
      O => layer1_activations_2_ce1
    );
\ram_reg_i_49__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_50_n_4,
      CO(3) => \^x_size_read_reg_14084_reg[30]\(0),
      CO(2) => \ram_reg_i_49__0_n_5\,
      CO(1) => \ram_reg_i_49__0_n_6\,
      CO(0) => \ram_reg_i_49__0_n_7\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_51__1_n_4\,
      DI(2) => \ram_reg_i_52__1_n_4\,
      DI(1) => \ram_reg_i_53__1_n_4\,
      DI(0) => \ram_reg_i_54__1_n_4\,
      O(3 downto 0) => \NLW_ram_reg_i_49__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_55__1_n_4\,
      S(2) => \ram_reg_i_56__1_n_4\,
      S(1) => \ram_reg_i_57__1_n_4\,
      S(0) => \ram_reg_i_58__1_n_4\
    );
ram_reg_i_50: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_59__0_n_4\,
      CO(3) => ram_reg_i_50_n_4,
      CO(2) => ram_reg_i_50_n_5,
      CO(1) => ram_reg_i_50_n_6,
      CO(0) => ram_reg_i_50_n_7,
      CYINIT => '0',
      DI(3) => \ram_reg_i_60__1_n_4\,
      DI(2) => \ram_reg_i_61__0_n_4\,
      DI(1) => \ram_reg_i_62__1_n_4\,
      DI(0) => \ram_reg_i_63__1_n_4\,
      O(3 downto 0) => NLW_ram_reg_i_50_O_UNCONNECTED(3 downto 0),
      S(3) => \ram_reg_i_64__1_n_4\,
      S(2) => \ram_reg_i_65__1_n_4\,
      S(1) => \ram_reg_i_66__1_n_4\,
      S(0) => \ram_reg_i_67__1_n_4\
    );
\ram_reg_i_51__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(30),
      I1 => \sub_ln116_1_reg_221_reg[31]\(31),
      O => \ram_reg_i_51__1_n_4\
    );
\ram_reg_i_52__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(28),
      I1 => \sub_ln116_1_reg_221_reg[31]\(29),
      O => \ram_reg_i_52__1_n_4\
    );
\ram_reg_i_53__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(26),
      I1 => \sub_ln116_1_reg_221_reg[31]\(27),
      O => \ram_reg_i_53__1_n_4\
    );
\ram_reg_i_54__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(24),
      I1 => \sub_ln116_1_reg_221_reg[31]\(25),
      O => \ram_reg_i_54__1_n_4\
    );
\ram_reg_i_55__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(30),
      I1 => \sub_ln116_1_reg_221_reg[31]\(31),
      O => \ram_reg_i_55__1_n_4\
    );
\ram_reg_i_56__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(28),
      I1 => \sub_ln116_1_reg_221_reg[31]\(29),
      O => \ram_reg_i_56__1_n_4\
    );
\ram_reg_i_57__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(26),
      I1 => \sub_ln116_1_reg_221_reg[31]\(27),
      O => \ram_reg_i_57__1_n_4\
    );
\ram_reg_i_58__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(24),
      I1 => \sub_ln116_1_reg_221_reg[31]\(25),
      O => \ram_reg_i_58__1_n_4\
    );
\ram_reg_i_59__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_68__1_n_4\,
      CO(3) => \ram_reg_i_59__0_n_4\,
      CO(2) => \ram_reg_i_59__0_n_5\,
      CO(1) => \ram_reg_i_59__0_n_6\,
      CO(0) => \ram_reg_i_59__0_n_7\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_69__1_n_4\,
      DI(2) => \ram_reg_i_70__1_n_4\,
      DI(1) => \ram_reg_i_71__1_n_4\,
      DI(0) => ram_reg_i_72_n_4,
      O(3 downto 0) => \NLW_ram_reg_i_59__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_73__1_n_4\,
      S(2) => \ram_reg_i_74__1_n_4\,
      S(1) => \ram_reg_i_75__1_n_4\,
      S(0) => \ram_reg_i_76__1_n_4\
    );
\ram_reg_i_60__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(22),
      I1 => \sub_ln116_1_reg_221_reg[31]\(23),
      O => \ram_reg_i_60__1_n_4\
    );
\ram_reg_i_61__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(20),
      I1 => \sub_ln116_1_reg_221_reg[31]\(21),
      O => \ram_reg_i_61__0_n_4\
    );
\ram_reg_i_62__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(18),
      I1 => \sub_ln116_1_reg_221_reg[31]\(19),
      O => \ram_reg_i_62__1_n_4\
    );
\ram_reg_i_63__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(16),
      I1 => \sub_ln116_1_reg_221_reg[31]\(17),
      O => \ram_reg_i_63__1_n_4\
    );
\ram_reg_i_64__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(22),
      I1 => \sub_ln116_1_reg_221_reg[31]\(23),
      O => \ram_reg_i_64__1_n_4\
    );
\ram_reg_i_65__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(20),
      I1 => \sub_ln116_1_reg_221_reg[31]\(21),
      O => \ram_reg_i_65__1_n_4\
    );
\ram_reg_i_66__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(18),
      I1 => \sub_ln116_1_reg_221_reg[31]\(19),
      O => \ram_reg_i_66__1_n_4\
    );
\ram_reg_i_67__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(16),
      I1 => \sub_ln116_1_reg_221_reg[31]\(17),
      O => \ram_reg_i_67__1_n_4\
    );
\ram_reg_i_68__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_68__1_n_4\,
      CO(2) => \ram_reg_i_68__1_n_5\,
      CO(1) => \ram_reg_i_68__1_n_6\,
      CO(0) => \ram_reg_i_68__1_n_7\,
      CYINIT => '0',
      DI(3) => ram_reg_i_77_n_4,
      DI(2) => ram_reg_i_78_n_4,
      DI(1) => ram_reg_i_79_n_4,
      DI(0) => ram_reg_i_80_n_4,
      O(3 downto 0) => \NLW_ram_reg_i_68__1_O_UNCONNECTED\(3 downto 0),
      S(3) => ram_reg_i_81_n_4,
      S(2) => ram_reg_i_82_n_4,
      S(1) => ram_reg_i_83_n_4,
      S(0) => ram_reg_i_84_n_4
    );
\ram_reg_i_69__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(14),
      I1 => \sub_ln116_1_reg_221_reg[31]\(15),
      O => \ram_reg_i_69__1_n_4\
    );
\ram_reg_i_70__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(12),
      I1 => \sub_ln116_1_reg_221_reg[31]\(13),
      O => \ram_reg_i_70__1_n_4\
    );
\ram_reg_i_71__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(10),
      I1 => \sub_ln116_1_reg_221_reg[31]\(11),
      O => \ram_reg_i_71__1_n_4\
    );
ram_reg_i_72: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(8),
      I1 => \ram_reg_i_59__0_0\(8),
      I2 => \sub_ln116_1_reg_221_reg[31]\(9),
      O => ram_reg_i_72_n_4
    );
\ram_reg_i_73__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(14),
      I1 => \sub_ln116_1_reg_221_reg[31]\(15),
      O => \ram_reg_i_73__1_n_4\
    );
\ram_reg_i_74__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(12),
      I1 => \sub_ln116_1_reg_221_reg[31]\(13),
      O => \ram_reg_i_74__1_n_4\
    );
\ram_reg_i_75__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(10),
      I1 => \sub_ln116_1_reg_221_reg[31]\(11),
      O => \ram_reg_i_75__1_n_4\
    );
\ram_reg_i_76__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(8),
      I1 => \ram_reg_i_59__0_0\(8),
      I2 => \sub_ln116_1_reg_221_reg[31]\(9),
      O => \ram_reg_i_76__1_n_4\
    );
ram_reg_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(6),
      I1 => \ram_reg_i_59__0_0\(6),
      I2 => \ram_reg_i_59__0_0\(7),
      I3 => \sub_ln116_1_reg_221_reg[31]\(7),
      O => ram_reg_i_77_n_4
    );
ram_reg_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(4),
      I1 => \ram_reg_i_59__0_0\(4),
      I2 => \ram_reg_i_59__0_0\(5),
      I3 => \sub_ln116_1_reg_221_reg[31]\(5),
      O => ram_reg_i_78_n_4
    );
ram_reg_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(2),
      I1 => \ram_reg_i_59__0_0\(2),
      I2 => \ram_reg_i_59__0_0\(3),
      I3 => \sub_ln116_1_reg_221_reg[31]\(3),
      O => ram_reg_i_79_n_4
    );
ram_reg_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(0),
      I1 => \ram_reg_i_59__0_0\(0),
      I2 => \ram_reg_i_59__0_0\(1),
      I3 => \sub_ln116_1_reg_221_reg[31]\(1),
      O => ram_reg_i_80_n_4
    );
ram_reg_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(6),
      I1 => \ram_reg_i_59__0_0\(6),
      I2 => \sub_ln116_1_reg_221_reg[31]\(7),
      I3 => \ram_reg_i_59__0_0\(7),
      O => ram_reg_i_81_n_4
    );
ram_reg_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(4),
      I1 => \ram_reg_i_59__0_0\(4),
      I2 => \sub_ln116_1_reg_221_reg[31]\(5),
      I3 => \ram_reg_i_59__0_0\(5),
      O => ram_reg_i_82_n_4
    );
ram_reg_i_83: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(2),
      I1 => \ram_reg_i_59__0_0\(2),
      I2 => \sub_ln116_1_reg_221_reg[31]\(3),
      I3 => \ram_reg_i_59__0_0\(3),
      O => ram_reg_i_83_n_4
    );
ram_reg_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sub_ln116_1_reg_221_reg[31]\(0),
      I1 => \ram_reg_i_59__0_0\(0),
      I2 => \sub_ln116_1_reg_221_reg[31]\(1),
      I3 => \ram_reg_i_59__0_0\(1),
      O => ram_reg_i_84_n_4
    );
\sub_ln116_1_reg_221[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(11),
      I1 => \sub_ln116_1_reg_221_reg[31]\(12),
      O => \sub_ln116_1_reg_221[12]_i_2_n_4\
    );
\sub_ln116_1_reg_221[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(10),
      I1 => \sub_ln116_1_reg_221_reg[31]\(11),
      O => \sub_ln116_1_reg_221[12]_i_3_n_4\
    );
\sub_ln116_1_reg_221[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(9),
      I1 => \sub_ln116_1_reg_221_reg[31]\(10),
      O => \sub_ln116_1_reg_221[12]_i_4_n_4\
    );
\sub_ln116_1_reg_221[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(8),
      I1 => \sub_ln116_1_reg_221_reg[31]\(9),
      O => \sub_ln116_1_reg_221[12]_i_5_n_4\
    );
\sub_ln116_1_reg_221[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(15),
      I1 => \sub_ln116_1_reg_221_reg[31]\(16),
      O => \sub_ln116_1_reg_221[16]_i_2_n_4\
    );
\sub_ln116_1_reg_221[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(14),
      I1 => \sub_ln116_1_reg_221_reg[31]\(15),
      O => \sub_ln116_1_reg_221[16]_i_3_n_4\
    );
\sub_ln116_1_reg_221[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(13),
      I1 => \sub_ln116_1_reg_221_reg[31]\(14),
      O => \sub_ln116_1_reg_221[16]_i_4_n_4\
    );
\sub_ln116_1_reg_221[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(12),
      I1 => \sub_ln116_1_reg_221_reg[31]\(13),
      O => \sub_ln116_1_reg_221[16]_i_5_n_4\
    );
\sub_ln116_1_reg_221[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(19),
      I1 => \sub_ln116_1_reg_221_reg[31]\(20),
      O => \sub_ln116_1_reg_221[20]_i_2_n_4\
    );
\sub_ln116_1_reg_221[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(18),
      I1 => \sub_ln116_1_reg_221_reg[31]\(19),
      O => \sub_ln116_1_reg_221[20]_i_3_n_4\
    );
\sub_ln116_1_reg_221[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(17),
      I1 => \sub_ln116_1_reg_221_reg[31]\(18),
      O => \sub_ln116_1_reg_221[20]_i_4_n_4\
    );
\sub_ln116_1_reg_221[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(16),
      I1 => \sub_ln116_1_reg_221_reg[31]\(17),
      O => \sub_ln116_1_reg_221[20]_i_5_n_4\
    );
\sub_ln116_1_reg_221[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(23),
      I1 => \sub_ln116_1_reg_221_reg[31]\(24),
      O => \sub_ln116_1_reg_221[24]_i_2_n_4\
    );
\sub_ln116_1_reg_221[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(22),
      I1 => \sub_ln116_1_reg_221_reg[31]\(23),
      O => \sub_ln116_1_reg_221[24]_i_3_n_4\
    );
\sub_ln116_1_reg_221[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(21),
      I1 => \sub_ln116_1_reg_221_reg[31]\(22),
      O => \sub_ln116_1_reg_221[24]_i_4_n_4\
    );
\sub_ln116_1_reg_221[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(20),
      I1 => \sub_ln116_1_reg_221_reg[31]\(21),
      O => \sub_ln116_1_reg_221[24]_i_5_n_4\
    );
\sub_ln116_1_reg_221[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(27),
      I1 => \sub_ln116_1_reg_221_reg[31]\(28),
      O => \sub_ln116_1_reg_221[28]_i_2_n_4\
    );
\sub_ln116_1_reg_221[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(26),
      I1 => \sub_ln116_1_reg_221_reg[31]\(27),
      O => \sub_ln116_1_reg_221[28]_i_3_n_4\
    );
\sub_ln116_1_reg_221[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(25),
      I1 => \sub_ln116_1_reg_221_reg[31]\(26),
      O => \sub_ln116_1_reg_221[28]_i_4_n_4\
    );
\sub_ln116_1_reg_221[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(24),
      I1 => \sub_ln116_1_reg_221_reg[31]\(25),
      O => \sub_ln116_1_reg_221[28]_i_5_n_4\
    );
\sub_ln116_1_reg_221[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(30),
      I1 => \sub_ln116_1_reg_221_reg[31]\(31),
      O => \sub_ln116_1_reg_221[31]_i_2_n_4\
    );
\sub_ln116_1_reg_221[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(29),
      I1 => \sub_ln116_1_reg_221_reg[31]\(30),
      O => \sub_ln116_1_reg_221[31]_i_3_n_4\
    );
\sub_ln116_1_reg_221[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(28),
      I1 => \sub_ln116_1_reg_221_reg[31]\(29),
      O => \sub_ln116_1_reg_221[31]_i_4_n_4\
    );
\sub_ln116_1_reg_221[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(3),
      I1 => \sub_ln116_1_reg_221_reg[31]\(4),
      O => \sub_ln116_1_reg_221[4]_i_3_n_4\
    );
\sub_ln116_1_reg_221[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(2),
      I1 => \sub_ln116_1_reg_221_reg[31]\(3),
      O => \sub_ln116_1_reg_221[4]_i_4_n_4\
    );
\sub_ln116_1_reg_221[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(1),
      I1 => \sub_ln116_1_reg_221_reg[31]\(2),
      O => \sub_ln116_1_reg_221[4]_i_5_n_4\
    );
\sub_ln116_1_reg_221[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(0),
      I1 => \sub_ln116_1_reg_221_reg[31]\(1),
      O => \sub_ln116_1_reg_221[4]_i_6_n_4\
    );
\sub_ln116_1_reg_221[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(7),
      I1 => \sub_ln116_1_reg_221_reg[31]\(8),
      O => \sub_ln116_1_reg_221[8]_i_2_n_4\
    );
\sub_ln116_1_reg_221[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(6),
      I1 => \sub_ln116_1_reg_221_reg[31]\(7),
      O => \sub_ln116_1_reg_221[8]_i_3_n_4\
    );
\sub_ln116_1_reg_221[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(5),
      I1 => \sub_ln116_1_reg_221_reg[31]\(6),
      O => \sub_ln116_1_reg_221[8]_i_4_n_4\
    );
\sub_ln116_1_reg_221[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_2_q1(4),
      I1 => \sub_ln116_1_reg_221_reg[31]\(5),
      O => \sub_ln116_1_reg_221[8]_i_5_n_4\
    );
\sub_ln116_1_reg_221_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln116_1_reg_221_reg[8]_i_1_n_4\,
      CO(3) => \sub_ln116_1_reg_221_reg[12]_i_1_n_4\,
      CO(2) => \sub_ln116_1_reg_221_reg[12]_i_1_n_5\,
      CO(1) => \sub_ln116_1_reg_221_reg[12]_i_1_n_6\,
      CO(0) => \sub_ln116_1_reg_221_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer1_activations_2_q1(11 downto 8),
      O(3 downto 0) => sub_ln116_1_fu_178_p2(11 downto 8),
      S(3) => \sub_ln116_1_reg_221[12]_i_2_n_4\,
      S(2) => \sub_ln116_1_reg_221[12]_i_3_n_4\,
      S(1) => \sub_ln116_1_reg_221[12]_i_4_n_4\,
      S(0) => \sub_ln116_1_reg_221[12]_i_5_n_4\
    );
\sub_ln116_1_reg_221_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln116_1_reg_221_reg[12]_i_1_n_4\,
      CO(3) => \sub_ln116_1_reg_221_reg[16]_i_1_n_4\,
      CO(2) => \sub_ln116_1_reg_221_reg[16]_i_1_n_5\,
      CO(1) => \sub_ln116_1_reg_221_reg[16]_i_1_n_6\,
      CO(0) => \sub_ln116_1_reg_221_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer1_activations_2_q1(15 downto 12),
      O(3 downto 0) => sub_ln116_1_fu_178_p2(15 downto 12),
      S(3) => \sub_ln116_1_reg_221[16]_i_2_n_4\,
      S(2) => \sub_ln116_1_reg_221[16]_i_3_n_4\,
      S(1) => \sub_ln116_1_reg_221[16]_i_4_n_4\,
      S(0) => \sub_ln116_1_reg_221[16]_i_5_n_4\
    );
\sub_ln116_1_reg_221_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln116_1_reg_221_reg[16]_i_1_n_4\,
      CO(3) => \sub_ln116_1_reg_221_reg[20]_i_1_n_4\,
      CO(2) => \sub_ln116_1_reg_221_reg[20]_i_1_n_5\,
      CO(1) => \sub_ln116_1_reg_221_reg[20]_i_1_n_6\,
      CO(0) => \sub_ln116_1_reg_221_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer1_activations_2_q1(19 downto 16),
      O(3 downto 0) => sub_ln116_1_fu_178_p2(19 downto 16),
      S(3) => \sub_ln116_1_reg_221[20]_i_2_n_4\,
      S(2) => \sub_ln116_1_reg_221[20]_i_3_n_4\,
      S(1) => \sub_ln116_1_reg_221[20]_i_4_n_4\,
      S(0) => \sub_ln116_1_reg_221[20]_i_5_n_4\
    );
\sub_ln116_1_reg_221_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln116_1_reg_221_reg[20]_i_1_n_4\,
      CO(3) => \sub_ln116_1_reg_221_reg[24]_i_1_n_4\,
      CO(2) => \sub_ln116_1_reg_221_reg[24]_i_1_n_5\,
      CO(1) => \sub_ln116_1_reg_221_reg[24]_i_1_n_6\,
      CO(0) => \sub_ln116_1_reg_221_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer1_activations_2_q1(23 downto 20),
      O(3 downto 0) => sub_ln116_1_fu_178_p2(23 downto 20),
      S(3) => \sub_ln116_1_reg_221[24]_i_2_n_4\,
      S(2) => \sub_ln116_1_reg_221[24]_i_3_n_4\,
      S(1) => \sub_ln116_1_reg_221[24]_i_4_n_4\,
      S(0) => \sub_ln116_1_reg_221[24]_i_5_n_4\
    );
\sub_ln116_1_reg_221_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln116_1_reg_221_reg[24]_i_1_n_4\,
      CO(3) => \sub_ln116_1_reg_221_reg[28]_i_1_n_4\,
      CO(2) => \sub_ln116_1_reg_221_reg[28]_i_1_n_5\,
      CO(1) => \sub_ln116_1_reg_221_reg[28]_i_1_n_6\,
      CO(0) => \sub_ln116_1_reg_221_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer1_activations_2_q1(27 downto 24),
      O(3 downto 0) => sub_ln116_1_fu_178_p2(27 downto 24),
      S(3) => \sub_ln116_1_reg_221[28]_i_2_n_4\,
      S(2) => \sub_ln116_1_reg_221[28]_i_3_n_4\,
      S(1) => \sub_ln116_1_reg_221[28]_i_4_n_4\,
      S(0) => \sub_ln116_1_reg_221[28]_i_5_n_4\
    );
\sub_ln116_1_reg_221_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln116_1_reg_221_reg[28]_i_1_n_4\,
      CO(3 downto 2) => \NLW_sub_ln116_1_reg_221_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_ln116_1_reg_221_reg[31]_i_1_n_6\,
      CO(0) => \sub_ln116_1_reg_221_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => layer1_activations_2_q1(29 downto 28),
      O(3) => \NLW_sub_ln116_1_reg_221_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_ln116_1_fu_178_p2(30 downto 28),
      S(3) => '0',
      S(2) => \sub_ln116_1_reg_221[31]_i_2_n_4\,
      S(1) => \sub_ln116_1_reg_221[31]_i_3_n_4\,
      S(0) => \sub_ln116_1_reg_221[31]_i_4_n_4\
    );
\sub_ln116_1_reg_221_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_ln116_1_reg_221_reg[4]_i_1_n_4\,
      CO(2) => \sub_ln116_1_reg_221_reg[4]_i_1_n_5\,
      CO(1) => \sub_ln116_1_reg_221_reg[4]_i_1_n_6\,
      CO(0) => \sub_ln116_1_reg_221_reg[4]_i_1_n_7\,
      CYINIT => \sub_ln116_1_reg_221_reg[4]\,
      DI(3 downto 0) => layer1_activations_2_q1(3 downto 0),
      O(3 downto 0) => sub_ln116_1_fu_178_p2(3 downto 0),
      S(3) => \sub_ln116_1_reg_221[4]_i_3_n_4\,
      S(2) => \sub_ln116_1_reg_221[4]_i_4_n_4\,
      S(1) => \sub_ln116_1_reg_221[4]_i_5_n_4\,
      S(0) => \sub_ln116_1_reg_221[4]_i_6_n_4\
    );
\sub_ln116_1_reg_221_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln116_1_reg_221_reg[4]_i_1_n_4\,
      CO(3) => \sub_ln116_1_reg_221_reg[8]_i_1_n_4\,
      CO(2) => \sub_ln116_1_reg_221_reg[8]_i_1_n_5\,
      CO(1) => \sub_ln116_1_reg_221_reg[8]_i_1_n_6\,
      CO(0) => \sub_ln116_1_reg_221_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer1_activations_2_q1(7 downto 4),
      O(3 downto 0) => sub_ln116_1_fu_178_p2(7 downto 4),
      S(3) => \sub_ln116_1_reg_221[8]_i_2_n_4\,
      S(2) => \sub_ln116_1_reg_221[8]_i_3_n_4\,
      S(1) => \sub_ln116_1_reg_221[8]_i_4_n_4\,
      S(0) => \sub_ln116_1_reg_221[8]_i_5_n_4\
    );
\x_fu_3028[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^x_size_read_reg_14084_reg[30]\(0),
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sub_ln116_fu_167_p20_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC;
    layer1_activations_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_ln116_reg_216_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg : in STD_LOGIC;
    \sub_ln116_reg_216_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0 : entity is "feedforward_layer1_activations_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0 is
  signal layer1_activations_ce1 : STD_LOGIC;
  signal layer1_activations_q1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal ram_reg_n_40 : STD_LOGIC;
  signal \sub_ln116_reg_216[12]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[12]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[12]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[12]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[16]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[16]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[16]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[16]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[20]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[20]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[20]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[20]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[24]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[24]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[24]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[24]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[28]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[28]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[28]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[28]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[31]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[31]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[31]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[4]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[4]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[4]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[4]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[8]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[8]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[8]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216[8]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln116_reg_216_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_sub_ln116_reg_216_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln116_reg_216_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "feedforward/layer1_activations_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 960;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_ln116_reg_216_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln116_reg_216_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln116_reg_216_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln116_reg_216_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln116_reg_216_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln116_reg_216_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln116_reg_216_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln116_reg_216_reg[8]_i_1\ : label is 35;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => ram_reg_n_40,
      DOBDO(30 downto 0) => layer1_activations_q1(30 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => layer1_activations_ce0,
      ENBWREN => layer1_activations_ce1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      O => layer1_activations_ce1
    );
\sub_ln116_reg_216[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(11),
      I1 => \sub_ln116_reg_216_reg[31]\(11),
      O => \sub_ln116_reg_216[12]_i_2_n_4\
    );
\sub_ln116_reg_216[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(10),
      I1 => \sub_ln116_reg_216_reg[31]\(10),
      O => \sub_ln116_reg_216[12]_i_3_n_4\
    );
\sub_ln116_reg_216[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(9),
      I1 => \sub_ln116_reg_216_reg[31]\(9),
      O => \sub_ln116_reg_216[12]_i_4_n_4\
    );
\sub_ln116_reg_216[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(8),
      I1 => \sub_ln116_reg_216_reg[31]\(8),
      O => \sub_ln116_reg_216[12]_i_5_n_4\
    );
\sub_ln116_reg_216[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(15),
      I1 => \sub_ln116_reg_216_reg[31]\(15),
      O => \sub_ln116_reg_216[16]_i_2_n_4\
    );
\sub_ln116_reg_216[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(14),
      I1 => \sub_ln116_reg_216_reg[31]\(14),
      O => \sub_ln116_reg_216[16]_i_3_n_4\
    );
\sub_ln116_reg_216[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(13),
      I1 => \sub_ln116_reg_216_reg[31]\(13),
      O => \sub_ln116_reg_216[16]_i_4_n_4\
    );
\sub_ln116_reg_216[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(12),
      I1 => \sub_ln116_reg_216_reg[31]\(12),
      O => \sub_ln116_reg_216[16]_i_5_n_4\
    );
\sub_ln116_reg_216[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(19),
      I1 => \sub_ln116_reg_216_reg[31]\(19),
      O => \sub_ln116_reg_216[20]_i_2_n_4\
    );
\sub_ln116_reg_216[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(18),
      I1 => \sub_ln116_reg_216_reg[31]\(18),
      O => \sub_ln116_reg_216[20]_i_3_n_4\
    );
\sub_ln116_reg_216[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(17),
      I1 => \sub_ln116_reg_216_reg[31]\(17),
      O => \sub_ln116_reg_216[20]_i_4_n_4\
    );
\sub_ln116_reg_216[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(16),
      I1 => \sub_ln116_reg_216_reg[31]\(16),
      O => \sub_ln116_reg_216[20]_i_5_n_4\
    );
\sub_ln116_reg_216[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(23),
      I1 => \sub_ln116_reg_216_reg[31]\(23),
      O => \sub_ln116_reg_216[24]_i_2_n_4\
    );
\sub_ln116_reg_216[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(22),
      I1 => \sub_ln116_reg_216_reg[31]\(22),
      O => \sub_ln116_reg_216[24]_i_3_n_4\
    );
\sub_ln116_reg_216[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(21),
      I1 => \sub_ln116_reg_216_reg[31]\(21),
      O => \sub_ln116_reg_216[24]_i_4_n_4\
    );
\sub_ln116_reg_216[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(20),
      I1 => \sub_ln116_reg_216_reg[31]\(20),
      O => \sub_ln116_reg_216[24]_i_5_n_4\
    );
\sub_ln116_reg_216[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(27),
      I1 => \sub_ln116_reg_216_reg[31]\(27),
      O => \sub_ln116_reg_216[28]_i_2_n_4\
    );
\sub_ln116_reg_216[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(26),
      I1 => \sub_ln116_reg_216_reg[31]\(26),
      O => \sub_ln116_reg_216[28]_i_3_n_4\
    );
\sub_ln116_reg_216[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(25),
      I1 => \sub_ln116_reg_216_reg[31]\(25),
      O => \sub_ln116_reg_216[28]_i_4_n_4\
    );
\sub_ln116_reg_216[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(24),
      I1 => \sub_ln116_reg_216_reg[31]\(24),
      O => \sub_ln116_reg_216[28]_i_5_n_4\
    );
\sub_ln116_reg_216[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(30),
      I1 => \sub_ln116_reg_216_reg[31]\(30),
      O => \sub_ln116_reg_216[31]_i_2_n_4\
    );
\sub_ln116_reg_216[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(29),
      I1 => \sub_ln116_reg_216_reg[31]\(29),
      O => \sub_ln116_reg_216[31]_i_3_n_4\
    );
\sub_ln116_reg_216[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(28),
      I1 => \sub_ln116_reg_216_reg[31]\(28),
      O => \sub_ln116_reg_216[31]_i_4_n_4\
    );
\sub_ln116_reg_216[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(3),
      I1 => \sub_ln116_reg_216_reg[31]\(3),
      O => \sub_ln116_reg_216[4]_i_2_n_4\
    );
\sub_ln116_reg_216[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(2),
      I1 => \sub_ln116_reg_216_reg[31]\(2),
      O => \sub_ln116_reg_216[4]_i_3_n_4\
    );
\sub_ln116_reg_216[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(1),
      I1 => \sub_ln116_reg_216_reg[31]\(1),
      O => \sub_ln116_reg_216[4]_i_4_n_4\
    );
\sub_ln116_reg_216[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(0),
      I1 => \sub_ln116_reg_216_reg[31]\(0),
      O => \sub_ln116_reg_216[4]_i_5_n_4\
    );
\sub_ln116_reg_216[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(7),
      I1 => \sub_ln116_reg_216_reg[31]\(7),
      O => \sub_ln116_reg_216[8]_i_2_n_4\
    );
\sub_ln116_reg_216[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(6),
      I1 => \sub_ln116_reg_216_reg[31]\(6),
      O => \sub_ln116_reg_216[8]_i_3_n_4\
    );
\sub_ln116_reg_216[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(5),
      I1 => \sub_ln116_reg_216_reg[31]\(5),
      O => \sub_ln116_reg_216[8]_i_4_n_4\
    );
\sub_ln116_reg_216[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer1_activations_q1(4),
      I1 => \sub_ln116_reg_216_reg[31]\(4),
      O => \sub_ln116_reg_216[8]_i_5_n_4\
    );
\sub_ln116_reg_216_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln116_reg_216_reg[8]_i_1_n_4\,
      CO(3) => \sub_ln116_reg_216_reg[12]_i_1_n_4\,
      CO(2) => \sub_ln116_reg_216_reg[12]_i_1_n_5\,
      CO(1) => \sub_ln116_reg_216_reg[12]_i_1_n_6\,
      CO(0) => \sub_ln116_reg_216_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer1_activations_q1(11 downto 8),
      O(3 downto 0) => sub_ln116_fu_167_p20_out(11 downto 8),
      S(3) => \sub_ln116_reg_216[12]_i_2_n_4\,
      S(2) => \sub_ln116_reg_216[12]_i_3_n_4\,
      S(1) => \sub_ln116_reg_216[12]_i_4_n_4\,
      S(0) => \sub_ln116_reg_216[12]_i_5_n_4\
    );
\sub_ln116_reg_216_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln116_reg_216_reg[12]_i_1_n_4\,
      CO(3) => \sub_ln116_reg_216_reg[16]_i_1_n_4\,
      CO(2) => \sub_ln116_reg_216_reg[16]_i_1_n_5\,
      CO(1) => \sub_ln116_reg_216_reg[16]_i_1_n_6\,
      CO(0) => \sub_ln116_reg_216_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer1_activations_q1(15 downto 12),
      O(3 downto 0) => sub_ln116_fu_167_p20_out(15 downto 12),
      S(3) => \sub_ln116_reg_216[16]_i_2_n_4\,
      S(2) => \sub_ln116_reg_216[16]_i_3_n_4\,
      S(1) => \sub_ln116_reg_216[16]_i_4_n_4\,
      S(0) => \sub_ln116_reg_216[16]_i_5_n_4\
    );
\sub_ln116_reg_216_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln116_reg_216_reg[16]_i_1_n_4\,
      CO(3) => \sub_ln116_reg_216_reg[20]_i_1_n_4\,
      CO(2) => \sub_ln116_reg_216_reg[20]_i_1_n_5\,
      CO(1) => \sub_ln116_reg_216_reg[20]_i_1_n_6\,
      CO(0) => \sub_ln116_reg_216_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer1_activations_q1(19 downto 16),
      O(3 downto 0) => sub_ln116_fu_167_p20_out(19 downto 16),
      S(3) => \sub_ln116_reg_216[20]_i_2_n_4\,
      S(2) => \sub_ln116_reg_216[20]_i_3_n_4\,
      S(1) => \sub_ln116_reg_216[20]_i_4_n_4\,
      S(0) => \sub_ln116_reg_216[20]_i_5_n_4\
    );
\sub_ln116_reg_216_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln116_reg_216_reg[20]_i_1_n_4\,
      CO(3) => \sub_ln116_reg_216_reg[24]_i_1_n_4\,
      CO(2) => \sub_ln116_reg_216_reg[24]_i_1_n_5\,
      CO(1) => \sub_ln116_reg_216_reg[24]_i_1_n_6\,
      CO(0) => \sub_ln116_reg_216_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer1_activations_q1(23 downto 20),
      O(3 downto 0) => sub_ln116_fu_167_p20_out(23 downto 20),
      S(3) => \sub_ln116_reg_216[24]_i_2_n_4\,
      S(2) => \sub_ln116_reg_216[24]_i_3_n_4\,
      S(1) => \sub_ln116_reg_216[24]_i_4_n_4\,
      S(0) => \sub_ln116_reg_216[24]_i_5_n_4\
    );
\sub_ln116_reg_216_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln116_reg_216_reg[24]_i_1_n_4\,
      CO(3) => \sub_ln116_reg_216_reg[28]_i_1_n_4\,
      CO(2) => \sub_ln116_reg_216_reg[28]_i_1_n_5\,
      CO(1) => \sub_ln116_reg_216_reg[28]_i_1_n_6\,
      CO(0) => \sub_ln116_reg_216_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer1_activations_q1(27 downto 24),
      O(3 downto 0) => sub_ln116_fu_167_p20_out(27 downto 24),
      S(3) => \sub_ln116_reg_216[28]_i_2_n_4\,
      S(2) => \sub_ln116_reg_216[28]_i_3_n_4\,
      S(1) => \sub_ln116_reg_216[28]_i_4_n_4\,
      S(0) => \sub_ln116_reg_216[28]_i_5_n_4\
    );
\sub_ln116_reg_216_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln116_reg_216_reg[28]_i_1_n_4\,
      CO(3 downto 2) => \NLW_sub_ln116_reg_216_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_ln116_reg_216_reg[31]_i_1_n_6\,
      CO(0) => \sub_ln116_reg_216_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => layer1_activations_q1(29 downto 28),
      O(3) => \NLW_sub_ln116_reg_216_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_ln116_fu_167_p20_out(30 downto 28),
      S(3) => '0',
      S(2) => \sub_ln116_reg_216[31]_i_2_n_4\,
      S(1) => \sub_ln116_reg_216[31]_i_3_n_4\,
      S(0) => \sub_ln116_reg_216[31]_i_4_n_4\
    );
\sub_ln116_reg_216_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_ln116_reg_216_reg[4]_i_1_n_4\,
      CO(2) => \sub_ln116_reg_216_reg[4]_i_1_n_5\,
      CO(1) => \sub_ln116_reg_216_reg[4]_i_1_n_6\,
      CO(0) => \sub_ln116_reg_216_reg[4]_i_1_n_7\,
      CYINIT => \sub_ln116_reg_216_reg[4]\,
      DI(3 downto 0) => layer1_activations_q1(3 downto 0),
      O(3 downto 0) => sub_ln116_fu_167_p20_out(3 downto 0),
      S(3) => \sub_ln116_reg_216[4]_i_2_n_4\,
      S(2) => \sub_ln116_reg_216[4]_i_3_n_4\,
      S(1) => \sub_ln116_reg_216[4]_i_4_n_4\,
      S(0) => \sub_ln116_reg_216[4]_i_5_n_4\
    );
\sub_ln116_reg_216_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln116_reg_216_reg[4]_i_1_n_4\,
      CO(3) => \sub_ln116_reg_216_reg[8]_i_1_n_4\,
      CO(2) => \sub_ln116_reg_216_reg[8]_i_1_n_5\,
      CO(1) => \sub_ln116_reg_216_reg[8]_i_1_n_6\,
      CO(0) => \sub_ln116_reg_216_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer1_activations_q1(7 downto 4),
      O(3 downto 0) => sub_ln116_fu_167_p20_out(7 downto 4),
      S(3) => \sub_ln116_reg_216[8]_i_2_n_4\,
      S(2) => \sub_ln116_reg_216[8]_i_3_n_4\,
      S(1) => \sub_ln116_reg_216[8]_i_4_n_4\,
      S(0) => \sub_ln116_reg_216[8]_i_5_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O134 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC;
    layer2_activations_6_ce0 : in STD_LOGIC;
    layer2_activations_5_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_ln144_1_reg_353_reg[4]\ : in STD_LOGIC;
    colsW1_read_reg_14076 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W is
  signal layer2_activations_4_q1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal ram_reg_n_40 : STD_LOGIC;
  signal \sub_ln144_1_reg_353[12]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[12]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[12]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[12]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[16]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[16]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[16]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[16]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[20]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[20]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[20]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[20]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[24]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[24]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[24]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[24]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[28]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[28]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[28]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[28]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[31]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[31]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[31]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[4]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[4]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[4]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[4]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[8]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[8]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[8]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353[8]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_1_reg_353_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_sub_ln144_1_reg_353_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln144_1_reg_353_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "feedforward/layer2_activations_4_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 992;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_ln144_1_reg_353_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_1_reg_353_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_1_reg_353_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_1_reg_353_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_1_reg_353_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_1_reg_353_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_1_reg_353_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_1_reg_353_reg[8]_i_1\ : label is 35;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 10) => B"111111",
      ADDRARDADDR(9 downto 5) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 10) => B"111111",
      ADDRBWRADDR(9 downto 5) => ADDRBWRADDR(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => ram_reg_0(31 downto 0),
      DOBDO(31) => ram_reg_n_40,
      DOBDO(30 downto 0) => layer2_activations_4_q1(30 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => layer2_activations_6_ce0,
      ENBWREN => layer2_activations_5_ce1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1(0),
      WEA(2) => ram_reg_1(0),
      WEA(1) => ram_reg_1(0),
      WEA(0) => ram_reg_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\sub_ln144_1_reg_353[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(11),
      I1 => colsW1_read_reg_14076(11),
      O => \sub_ln144_1_reg_353[12]_i_2_n_4\
    );
\sub_ln144_1_reg_353[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(10),
      I1 => colsW1_read_reg_14076(10),
      O => \sub_ln144_1_reg_353[12]_i_3_n_4\
    );
\sub_ln144_1_reg_353[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(9),
      I1 => colsW1_read_reg_14076(9),
      O => \sub_ln144_1_reg_353[12]_i_4_n_4\
    );
\sub_ln144_1_reg_353[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(8),
      I1 => colsW1_read_reg_14076(8),
      O => \sub_ln144_1_reg_353[12]_i_5_n_4\
    );
\sub_ln144_1_reg_353[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(15),
      I1 => colsW1_read_reg_14076(15),
      O => \sub_ln144_1_reg_353[16]_i_2_n_4\
    );
\sub_ln144_1_reg_353[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(14),
      I1 => colsW1_read_reg_14076(14),
      O => \sub_ln144_1_reg_353[16]_i_3_n_4\
    );
\sub_ln144_1_reg_353[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(13),
      I1 => colsW1_read_reg_14076(13),
      O => \sub_ln144_1_reg_353[16]_i_4_n_4\
    );
\sub_ln144_1_reg_353[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(12),
      I1 => colsW1_read_reg_14076(12),
      O => \sub_ln144_1_reg_353[16]_i_5_n_4\
    );
\sub_ln144_1_reg_353[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(19),
      I1 => colsW1_read_reg_14076(19),
      O => \sub_ln144_1_reg_353[20]_i_2_n_4\
    );
\sub_ln144_1_reg_353[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(18),
      I1 => colsW1_read_reg_14076(18),
      O => \sub_ln144_1_reg_353[20]_i_3_n_4\
    );
\sub_ln144_1_reg_353[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(17),
      I1 => colsW1_read_reg_14076(17),
      O => \sub_ln144_1_reg_353[20]_i_4_n_4\
    );
\sub_ln144_1_reg_353[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(16),
      I1 => colsW1_read_reg_14076(16),
      O => \sub_ln144_1_reg_353[20]_i_5_n_4\
    );
\sub_ln144_1_reg_353[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(23),
      I1 => colsW1_read_reg_14076(23),
      O => \sub_ln144_1_reg_353[24]_i_2_n_4\
    );
\sub_ln144_1_reg_353[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(22),
      I1 => colsW1_read_reg_14076(22),
      O => \sub_ln144_1_reg_353[24]_i_3_n_4\
    );
\sub_ln144_1_reg_353[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(21),
      I1 => colsW1_read_reg_14076(21),
      O => \sub_ln144_1_reg_353[24]_i_4_n_4\
    );
\sub_ln144_1_reg_353[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(20),
      I1 => colsW1_read_reg_14076(20),
      O => \sub_ln144_1_reg_353[24]_i_5_n_4\
    );
\sub_ln144_1_reg_353[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(27),
      I1 => colsW1_read_reg_14076(27),
      O => \sub_ln144_1_reg_353[28]_i_2_n_4\
    );
\sub_ln144_1_reg_353[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(26),
      I1 => colsW1_read_reg_14076(26),
      O => \sub_ln144_1_reg_353[28]_i_3_n_4\
    );
\sub_ln144_1_reg_353[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(25),
      I1 => colsW1_read_reg_14076(25),
      O => \sub_ln144_1_reg_353[28]_i_4_n_4\
    );
\sub_ln144_1_reg_353[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(24),
      I1 => colsW1_read_reg_14076(24),
      O => \sub_ln144_1_reg_353[28]_i_5_n_4\
    );
\sub_ln144_1_reg_353[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(30),
      I1 => colsW1_read_reg_14076(30),
      O => \sub_ln144_1_reg_353[31]_i_2_n_4\
    );
\sub_ln144_1_reg_353[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(29),
      I1 => colsW1_read_reg_14076(29),
      O => \sub_ln144_1_reg_353[31]_i_3_n_4\
    );
\sub_ln144_1_reg_353[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(28),
      I1 => colsW1_read_reg_14076(28),
      O => \sub_ln144_1_reg_353[31]_i_4_n_4\
    );
\sub_ln144_1_reg_353[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(3),
      I1 => colsW1_read_reg_14076(3),
      O => \sub_ln144_1_reg_353[4]_i_2_n_4\
    );
\sub_ln144_1_reg_353[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(2),
      I1 => colsW1_read_reg_14076(2),
      O => \sub_ln144_1_reg_353[4]_i_3_n_4\
    );
\sub_ln144_1_reg_353[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(1),
      I1 => colsW1_read_reg_14076(1),
      O => \sub_ln144_1_reg_353[4]_i_4_n_4\
    );
\sub_ln144_1_reg_353[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(0),
      I1 => colsW1_read_reg_14076(0),
      O => \sub_ln144_1_reg_353[4]_i_5_n_4\
    );
\sub_ln144_1_reg_353[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(7),
      I1 => colsW1_read_reg_14076(7),
      O => \sub_ln144_1_reg_353[8]_i_2_n_4\
    );
\sub_ln144_1_reg_353[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(6),
      I1 => colsW1_read_reg_14076(6),
      O => \sub_ln144_1_reg_353[8]_i_3_n_4\
    );
\sub_ln144_1_reg_353[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(5),
      I1 => colsW1_read_reg_14076(5),
      O => \sub_ln144_1_reg_353[8]_i_4_n_4\
    );
\sub_ln144_1_reg_353[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_4_q1(4),
      I1 => colsW1_read_reg_14076(4),
      O => \sub_ln144_1_reg_353[8]_i_5_n_4\
    );
\sub_ln144_1_reg_353_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_1_reg_353_reg[8]_i_1_n_4\,
      CO(3) => \sub_ln144_1_reg_353_reg[12]_i_1_n_4\,
      CO(2) => \sub_ln144_1_reg_353_reg[12]_i_1_n_5\,
      CO(1) => \sub_ln144_1_reg_353_reg[12]_i_1_n_6\,
      CO(0) => \sub_ln144_1_reg_353_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_4_q1(11 downto 8),
      O(3 downto 0) => O134(11 downto 8),
      S(3) => \sub_ln144_1_reg_353[12]_i_2_n_4\,
      S(2) => \sub_ln144_1_reg_353[12]_i_3_n_4\,
      S(1) => \sub_ln144_1_reg_353[12]_i_4_n_4\,
      S(0) => \sub_ln144_1_reg_353[12]_i_5_n_4\
    );
\sub_ln144_1_reg_353_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_1_reg_353_reg[12]_i_1_n_4\,
      CO(3) => \sub_ln144_1_reg_353_reg[16]_i_1_n_4\,
      CO(2) => \sub_ln144_1_reg_353_reg[16]_i_1_n_5\,
      CO(1) => \sub_ln144_1_reg_353_reg[16]_i_1_n_6\,
      CO(0) => \sub_ln144_1_reg_353_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_4_q1(15 downto 12),
      O(3 downto 0) => O134(15 downto 12),
      S(3) => \sub_ln144_1_reg_353[16]_i_2_n_4\,
      S(2) => \sub_ln144_1_reg_353[16]_i_3_n_4\,
      S(1) => \sub_ln144_1_reg_353[16]_i_4_n_4\,
      S(0) => \sub_ln144_1_reg_353[16]_i_5_n_4\
    );
\sub_ln144_1_reg_353_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_1_reg_353_reg[16]_i_1_n_4\,
      CO(3) => \sub_ln144_1_reg_353_reg[20]_i_1_n_4\,
      CO(2) => \sub_ln144_1_reg_353_reg[20]_i_1_n_5\,
      CO(1) => \sub_ln144_1_reg_353_reg[20]_i_1_n_6\,
      CO(0) => \sub_ln144_1_reg_353_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_4_q1(19 downto 16),
      O(3 downto 0) => O134(19 downto 16),
      S(3) => \sub_ln144_1_reg_353[20]_i_2_n_4\,
      S(2) => \sub_ln144_1_reg_353[20]_i_3_n_4\,
      S(1) => \sub_ln144_1_reg_353[20]_i_4_n_4\,
      S(0) => \sub_ln144_1_reg_353[20]_i_5_n_4\
    );
\sub_ln144_1_reg_353_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_1_reg_353_reg[20]_i_1_n_4\,
      CO(3) => \sub_ln144_1_reg_353_reg[24]_i_1_n_4\,
      CO(2) => \sub_ln144_1_reg_353_reg[24]_i_1_n_5\,
      CO(1) => \sub_ln144_1_reg_353_reg[24]_i_1_n_6\,
      CO(0) => \sub_ln144_1_reg_353_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_4_q1(23 downto 20),
      O(3 downto 0) => O134(23 downto 20),
      S(3) => \sub_ln144_1_reg_353[24]_i_2_n_4\,
      S(2) => \sub_ln144_1_reg_353[24]_i_3_n_4\,
      S(1) => \sub_ln144_1_reg_353[24]_i_4_n_4\,
      S(0) => \sub_ln144_1_reg_353[24]_i_5_n_4\
    );
\sub_ln144_1_reg_353_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_1_reg_353_reg[24]_i_1_n_4\,
      CO(3) => \sub_ln144_1_reg_353_reg[28]_i_1_n_4\,
      CO(2) => \sub_ln144_1_reg_353_reg[28]_i_1_n_5\,
      CO(1) => \sub_ln144_1_reg_353_reg[28]_i_1_n_6\,
      CO(0) => \sub_ln144_1_reg_353_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_4_q1(27 downto 24),
      O(3 downto 0) => O134(27 downto 24),
      S(3) => \sub_ln144_1_reg_353[28]_i_2_n_4\,
      S(2) => \sub_ln144_1_reg_353[28]_i_3_n_4\,
      S(1) => \sub_ln144_1_reg_353[28]_i_4_n_4\,
      S(0) => \sub_ln144_1_reg_353[28]_i_5_n_4\
    );
\sub_ln144_1_reg_353_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_1_reg_353_reg[28]_i_1_n_4\,
      CO(3 downto 2) => \NLW_sub_ln144_1_reg_353_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_ln144_1_reg_353_reg[31]_i_1_n_6\,
      CO(0) => \sub_ln144_1_reg_353_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => layer2_activations_4_q1(29 downto 28),
      O(3) => \NLW_sub_ln144_1_reg_353_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => O134(30 downto 28),
      S(3) => '0',
      S(2) => \sub_ln144_1_reg_353[31]_i_2_n_4\,
      S(1) => \sub_ln144_1_reg_353[31]_i_3_n_4\,
      S(0) => \sub_ln144_1_reg_353[31]_i_4_n_4\
    );
\sub_ln144_1_reg_353_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_ln144_1_reg_353_reg[4]_i_1_n_4\,
      CO(2) => \sub_ln144_1_reg_353_reg[4]_i_1_n_5\,
      CO(1) => \sub_ln144_1_reg_353_reg[4]_i_1_n_6\,
      CO(0) => \sub_ln144_1_reg_353_reg[4]_i_1_n_7\,
      CYINIT => \sub_ln144_1_reg_353_reg[4]\,
      DI(3 downto 0) => layer2_activations_4_q1(3 downto 0),
      O(3 downto 0) => O134(3 downto 0),
      S(3) => \sub_ln144_1_reg_353[4]_i_2_n_4\,
      S(2) => \sub_ln144_1_reg_353[4]_i_3_n_4\,
      S(1) => \sub_ln144_1_reg_353[4]_i_4_n_4\,
      S(0) => \sub_ln144_1_reg_353[4]_i_5_n_4\
    );
\sub_ln144_1_reg_353_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_1_reg_353_reg[4]_i_1_n_4\,
      CO(3) => \sub_ln144_1_reg_353_reg[8]_i_1_n_4\,
      CO(2) => \sub_ln144_1_reg_353_reg[8]_i_1_n_5\,
      CO(1) => \sub_ln144_1_reg_353_reg[8]_i_1_n_6\,
      CO(0) => \sub_ln144_1_reg_353_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_4_q1(7 downto 4),
      O(3 downto 0) => O134(7 downto 4),
      S(3) => \sub_ln144_1_reg_353[8]_i_2_n_4\,
      S(2) => \sub_ln144_1_reg_353[8]_i_3_n_4\,
      S(1) => \sub_ln144_1_reg_353[8]_i_4_n_4\,
      S(0) => \sub_ln144_1_reg_353[8]_i_5_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    layer2_activations_5_ce1 : out STD_LOGIC;
    O133 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC;
    layer2_activations_6_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_ln144_2_reg_358_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg : in STD_LOGIC;
    colsW1_read_reg_14076 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1 : entity is "feedforward_layer2_activations_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1 is
  signal \^layer2_activations_5_ce1\ : STD_LOGIC;
  signal layer2_activations_5_q1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal ram_reg_n_40 : STD_LOGIC;
  signal \sub_ln144_2_reg_358[12]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[12]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[12]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[12]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[16]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[16]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[16]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[16]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[20]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[20]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[20]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[20]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[24]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[24]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[24]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[24]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[28]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[28]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[28]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[28]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[31]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[31]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[31]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[4]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[4]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[4]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[4]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[8]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[8]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[8]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358[8]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_2_reg_358_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_sub_ln144_2_reg_358_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln144_2_reg_358_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "feedforward/layer2_activations_5_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 992;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_ln144_2_reg_358_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_2_reg_358_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_2_reg_358_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_2_reg_358_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_2_reg_358_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_2_reg_358_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_2_reg_358_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_2_reg_358_reg[8]_i_1\ : label is 35;
begin
  layer2_activations_5_ce1 <= \^layer2_activations_5_ce1\;
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 10) => B"111111",
      ADDRARDADDR(9 downto 5) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 10) => B"111111",
      ADDRBWRADDR(9 downto 5) => ADDRBWRADDR(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => ram_reg_0(31 downto 0),
      DOBDO(31) => ram_reg_n_40,
      DOBDO(30 downto 0) => layer2_activations_5_q1(30 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => layer2_activations_6_ce0,
      ENBWREN => \^layer2_activations_5_ce1\,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1(0),
      WEA(2) => ram_reg_1(0),
      WEA(1) => ram_reg_1(0),
      WEA(0) => ram_reg_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      O => \^layer2_activations_5_ce1\
    );
\sub_ln144_2_reg_358[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(11),
      I1 => colsW1_read_reg_14076(11),
      O => \sub_ln144_2_reg_358[12]_i_2_n_4\
    );
\sub_ln144_2_reg_358[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(10),
      I1 => colsW1_read_reg_14076(10),
      O => \sub_ln144_2_reg_358[12]_i_3_n_4\
    );
\sub_ln144_2_reg_358[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(9),
      I1 => colsW1_read_reg_14076(9),
      O => \sub_ln144_2_reg_358[12]_i_4_n_4\
    );
\sub_ln144_2_reg_358[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(8),
      I1 => colsW1_read_reg_14076(8),
      O => \sub_ln144_2_reg_358[12]_i_5_n_4\
    );
\sub_ln144_2_reg_358[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(15),
      I1 => colsW1_read_reg_14076(15),
      O => \sub_ln144_2_reg_358[16]_i_2_n_4\
    );
\sub_ln144_2_reg_358[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(14),
      I1 => colsW1_read_reg_14076(14),
      O => \sub_ln144_2_reg_358[16]_i_3_n_4\
    );
\sub_ln144_2_reg_358[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(13),
      I1 => colsW1_read_reg_14076(13),
      O => \sub_ln144_2_reg_358[16]_i_4_n_4\
    );
\sub_ln144_2_reg_358[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(12),
      I1 => colsW1_read_reg_14076(12),
      O => \sub_ln144_2_reg_358[16]_i_5_n_4\
    );
\sub_ln144_2_reg_358[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(19),
      I1 => colsW1_read_reg_14076(19),
      O => \sub_ln144_2_reg_358[20]_i_2_n_4\
    );
\sub_ln144_2_reg_358[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(18),
      I1 => colsW1_read_reg_14076(18),
      O => \sub_ln144_2_reg_358[20]_i_3_n_4\
    );
\sub_ln144_2_reg_358[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(17),
      I1 => colsW1_read_reg_14076(17),
      O => \sub_ln144_2_reg_358[20]_i_4_n_4\
    );
\sub_ln144_2_reg_358[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(16),
      I1 => colsW1_read_reg_14076(16),
      O => \sub_ln144_2_reg_358[20]_i_5_n_4\
    );
\sub_ln144_2_reg_358[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(23),
      I1 => colsW1_read_reg_14076(23),
      O => \sub_ln144_2_reg_358[24]_i_2_n_4\
    );
\sub_ln144_2_reg_358[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(22),
      I1 => colsW1_read_reg_14076(22),
      O => \sub_ln144_2_reg_358[24]_i_3_n_4\
    );
\sub_ln144_2_reg_358[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(21),
      I1 => colsW1_read_reg_14076(21),
      O => \sub_ln144_2_reg_358[24]_i_4_n_4\
    );
\sub_ln144_2_reg_358[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(20),
      I1 => colsW1_read_reg_14076(20),
      O => \sub_ln144_2_reg_358[24]_i_5_n_4\
    );
\sub_ln144_2_reg_358[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(27),
      I1 => colsW1_read_reg_14076(27),
      O => \sub_ln144_2_reg_358[28]_i_2_n_4\
    );
\sub_ln144_2_reg_358[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(26),
      I1 => colsW1_read_reg_14076(26),
      O => \sub_ln144_2_reg_358[28]_i_3_n_4\
    );
\sub_ln144_2_reg_358[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(25),
      I1 => colsW1_read_reg_14076(25),
      O => \sub_ln144_2_reg_358[28]_i_4_n_4\
    );
\sub_ln144_2_reg_358[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(24),
      I1 => colsW1_read_reg_14076(24),
      O => \sub_ln144_2_reg_358[28]_i_5_n_4\
    );
\sub_ln144_2_reg_358[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(30),
      I1 => colsW1_read_reg_14076(30),
      O => \sub_ln144_2_reg_358[31]_i_2_n_4\
    );
\sub_ln144_2_reg_358[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(29),
      I1 => colsW1_read_reg_14076(29),
      O => \sub_ln144_2_reg_358[31]_i_3_n_4\
    );
\sub_ln144_2_reg_358[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(28),
      I1 => colsW1_read_reg_14076(28),
      O => \sub_ln144_2_reg_358[31]_i_4_n_4\
    );
\sub_ln144_2_reg_358[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(3),
      I1 => colsW1_read_reg_14076(3),
      O => \sub_ln144_2_reg_358[4]_i_2_n_4\
    );
\sub_ln144_2_reg_358[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(2),
      I1 => colsW1_read_reg_14076(2),
      O => \sub_ln144_2_reg_358[4]_i_3_n_4\
    );
\sub_ln144_2_reg_358[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(1),
      I1 => colsW1_read_reg_14076(1),
      O => \sub_ln144_2_reg_358[4]_i_4_n_4\
    );
\sub_ln144_2_reg_358[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(0),
      I1 => colsW1_read_reg_14076(0),
      O => \sub_ln144_2_reg_358[4]_i_5_n_4\
    );
\sub_ln144_2_reg_358[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(7),
      I1 => colsW1_read_reg_14076(7),
      O => \sub_ln144_2_reg_358[8]_i_2_n_4\
    );
\sub_ln144_2_reg_358[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(6),
      I1 => colsW1_read_reg_14076(6),
      O => \sub_ln144_2_reg_358[8]_i_3_n_4\
    );
\sub_ln144_2_reg_358[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(5),
      I1 => colsW1_read_reg_14076(5),
      O => \sub_ln144_2_reg_358[8]_i_4_n_4\
    );
\sub_ln144_2_reg_358[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_5_q1(4),
      I1 => colsW1_read_reg_14076(4),
      O => \sub_ln144_2_reg_358[8]_i_5_n_4\
    );
\sub_ln144_2_reg_358_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_2_reg_358_reg[8]_i_1_n_4\,
      CO(3) => \sub_ln144_2_reg_358_reg[12]_i_1_n_4\,
      CO(2) => \sub_ln144_2_reg_358_reg[12]_i_1_n_5\,
      CO(1) => \sub_ln144_2_reg_358_reg[12]_i_1_n_6\,
      CO(0) => \sub_ln144_2_reg_358_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_5_q1(11 downto 8),
      O(3 downto 0) => O133(11 downto 8),
      S(3) => \sub_ln144_2_reg_358[12]_i_2_n_4\,
      S(2) => \sub_ln144_2_reg_358[12]_i_3_n_4\,
      S(1) => \sub_ln144_2_reg_358[12]_i_4_n_4\,
      S(0) => \sub_ln144_2_reg_358[12]_i_5_n_4\
    );
\sub_ln144_2_reg_358_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_2_reg_358_reg[12]_i_1_n_4\,
      CO(3) => \sub_ln144_2_reg_358_reg[16]_i_1_n_4\,
      CO(2) => \sub_ln144_2_reg_358_reg[16]_i_1_n_5\,
      CO(1) => \sub_ln144_2_reg_358_reg[16]_i_1_n_6\,
      CO(0) => \sub_ln144_2_reg_358_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_5_q1(15 downto 12),
      O(3 downto 0) => O133(15 downto 12),
      S(3) => \sub_ln144_2_reg_358[16]_i_2_n_4\,
      S(2) => \sub_ln144_2_reg_358[16]_i_3_n_4\,
      S(1) => \sub_ln144_2_reg_358[16]_i_4_n_4\,
      S(0) => \sub_ln144_2_reg_358[16]_i_5_n_4\
    );
\sub_ln144_2_reg_358_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_2_reg_358_reg[16]_i_1_n_4\,
      CO(3) => \sub_ln144_2_reg_358_reg[20]_i_1_n_4\,
      CO(2) => \sub_ln144_2_reg_358_reg[20]_i_1_n_5\,
      CO(1) => \sub_ln144_2_reg_358_reg[20]_i_1_n_6\,
      CO(0) => \sub_ln144_2_reg_358_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_5_q1(19 downto 16),
      O(3 downto 0) => O133(19 downto 16),
      S(3) => \sub_ln144_2_reg_358[20]_i_2_n_4\,
      S(2) => \sub_ln144_2_reg_358[20]_i_3_n_4\,
      S(1) => \sub_ln144_2_reg_358[20]_i_4_n_4\,
      S(0) => \sub_ln144_2_reg_358[20]_i_5_n_4\
    );
\sub_ln144_2_reg_358_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_2_reg_358_reg[20]_i_1_n_4\,
      CO(3) => \sub_ln144_2_reg_358_reg[24]_i_1_n_4\,
      CO(2) => \sub_ln144_2_reg_358_reg[24]_i_1_n_5\,
      CO(1) => \sub_ln144_2_reg_358_reg[24]_i_1_n_6\,
      CO(0) => \sub_ln144_2_reg_358_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_5_q1(23 downto 20),
      O(3 downto 0) => O133(23 downto 20),
      S(3) => \sub_ln144_2_reg_358[24]_i_2_n_4\,
      S(2) => \sub_ln144_2_reg_358[24]_i_3_n_4\,
      S(1) => \sub_ln144_2_reg_358[24]_i_4_n_4\,
      S(0) => \sub_ln144_2_reg_358[24]_i_5_n_4\
    );
\sub_ln144_2_reg_358_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_2_reg_358_reg[24]_i_1_n_4\,
      CO(3) => \sub_ln144_2_reg_358_reg[28]_i_1_n_4\,
      CO(2) => \sub_ln144_2_reg_358_reg[28]_i_1_n_5\,
      CO(1) => \sub_ln144_2_reg_358_reg[28]_i_1_n_6\,
      CO(0) => \sub_ln144_2_reg_358_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_5_q1(27 downto 24),
      O(3 downto 0) => O133(27 downto 24),
      S(3) => \sub_ln144_2_reg_358[28]_i_2_n_4\,
      S(2) => \sub_ln144_2_reg_358[28]_i_3_n_4\,
      S(1) => \sub_ln144_2_reg_358[28]_i_4_n_4\,
      S(0) => \sub_ln144_2_reg_358[28]_i_5_n_4\
    );
\sub_ln144_2_reg_358_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_2_reg_358_reg[28]_i_1_n_4\,
      CO(3 downto 2) => \NLW_sub_ln144_2_reg_358_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_ln144_2_reg_358_reg[31]_i_1_n_6\,
      CO(0) => \sub_ln144_2_reg_358_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => layer2_activations_5_q1(29 downto 28),
      O(3) => \NLW_sub_ln144_2_reg_358_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => O133(30 downto 28),
      S(3) => '0',
      S(2) => \sub_ln144_2_reg_358[31]_i_2_n_4\,
      S(1) => \sub_ln144_2_reg_358[31]_i_3_n_4\,
      S(0) => \sub_ln144_2_reg_358[31]_i_4_n_4\
    );
\sub_ln144_2_reg_358_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_ln144_2_reg_358_reg[4]_i_1_n_4\,
      CO(2) => \sub_ln144_2_reg_358_reg[4]_i_1_n_5\,
      CO(1) => \sub_ln144_2_reg_358_reg[4]_i_1_n_6\,
      CO(0) => \sub_ln144_2_reg_358_reg[4]_i_1_n_7\,
      CYINIT => \sub_ln144_2_reg_358_reg[4]\,
      DI(3 downto 0) => layer2_activations_5_q1(3 downto 0),
      O(3 downto 0) => O133(3 downto 0),
      S(3) => \sub_ln144_2_reg_358[4]_i_2_n_4\,
      S(2) => \sub_ln144_2_reg_358[4]_i_3_n_4\,
      S(1) => \sub_ln144_2_reg_358[4]_i_4_n_4\,
      S(0) => \sub_ln144_2_reg_358[4]_i_5_n_4\
    );
\sub_ln144_2_reg_358_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_2_reg_358_reg[4]_i_1_n_4\,
      CO(3) => \sub_ln144_2_reg_358_reg[8]_i_1_n_4\,
      CO(2) => \sub_ln144_2_reg_358_reg[8]_i_1_n_5\,
      CO(1) => \sub_ln144_2_reg_358_reg[8]_i_1_n_6\,
      CO(0) => \sub_ln144_2_reg_358_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_5_q1(7 downto 4),
      O(3 downto 0) => O133(7 downto 4),
      S(3) => \sub_ln144_2_reg_358[8]_i_2_n_4\,
      S(2) => \sub_ln144_2_reg_358[8]_i_3_n_4\,
      S(1) => \sub_ln144_2_reg_358[8]_i_4_n_4\,
      S(0) => \sub_ln144_2_reg_358[8]_i_5_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \y_1_reg_4772_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    layer2_activations_6_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_ln144_3_reg_363_reg[4]\ : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    colsW1_read_reg_14076 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_48__1_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2 : entity is "feedforward_layer2_activations_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2 is
  signal layer2_activations_6_ce1 : STD_LOGIC;
  signal layer2_activations_6_q1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \ram_reg_i_48__1_n_5\ : STD_LOGIC;
  signal \ram_reg_i_48__1_n_6\ : STD_LOGIC;
  signal \ram_reg_i_48__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_49__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_49__1_n_5\ : STD_LOGIC;
  signal \ram_reg_i_49__1_n_6\ : STD_LOGIC;
  signal \ram_reg_i_49__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_50__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_51__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_52__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_53__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_54__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_55__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_56__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_57__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_58__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_58__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_58__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_58__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_59_n_4 : STD_LOGIC;
  signal ram_reg_i_60_n_4 : STD_LOGIC;
  signal ram_reg_i_61_n_4 : STD_LOGIC;
  signal ram_reg_i_62_n_4 : STD_LOGIC;
  signal ram_reg_i_63_n_4 : STD_LOGIC;
  signal ram_reg_i_64_n_4 : STD_LOGIC;
  signal ram_reg_i_65_n_4 : STD_LOGIC;
  signal ram_reg_i_66_n_4 : STD_LOGIC;
  signal \ram_reg_i_67__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_67__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_67__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_67__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_68_n_4 : STD_LOGIC;
  signal ram_reg_i_69_n_4 : STD_LOGIC;
  signal ram_reg_i_70_n_4 : STD_LOGIC;
  signal ram_reg_i_71_n_4 : STD_LOGIC;
  signal \ram_reg_i_72__0_n_4\ : STD_LOGIC;
  signal ram_reg_i_73_n_4 : STD_LOGIC;
  signal ram_reg_i_74_n_4 : STD_LOGIC;
  signal ram_reg_i_75_n_4 : STD_LOGIC;
  signal ram_reg_i_76_n_4 : STD_LOGIC;
  signal \ram_reg_i_77__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_78__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_79__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_80__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_81__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_82__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_83__0_n_4\ : STD_LOGIC;
  signal ram_reg_n_40 : STD_LOGIC;
  signal \sub_ln144_3_reg_363[12]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[12]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[12]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[12]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[16]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[16]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[16]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[16]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[20]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[20]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[20]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[20]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[24]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[24]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[24]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[24]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[28]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[28]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[28]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[28]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[31]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[31]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[31]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[4]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[4]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[4]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[4]_i_6_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[8]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[8]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[8]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363[8]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_3_reg_363_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ram_reg_i_48__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_49__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_58__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_67__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_ln144_3_reg_363_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln144_3_reg_363_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "feedforward/layer2_activations_6_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 992;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ram_reg_i_48__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ram_reg_i_49__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ram_reg_i_58__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ram_reg_i_67__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_ln144_3_reg_363_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_3_reg_363_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_3_reg_363_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_3_reg_363_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_3_reg_363_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_3_reg_363_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_3_reg_363_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_3_reg_363_reg[8]_i_1\ : label is 35;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 10) => B"111111",
      ADDRARDADDR(9 downto 5) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 10) => B"111111",
      ADDRBWRADDR(9 downto 5) => ADDRBWRADDR(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31) => ram_reg_n_40,
      DOBDO(30 downto 0) => layer2_activations_6_q1(30 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => layer2_activations_6_ce0,
      ENBWREN => layer2_activations_6_ce1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1(0),
      WEA(2) => ram_reg_1(0),
      WEA(1) => ram_reg_1(0),
      WEA(0) => ram_reg_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      I1 => Q(0),
      O => layer2_activations_6_ce1
    );
\ram_reg_i_48__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_49__1_n_4\,
      CO(3) => \y_1_reg_4772_reg[30]\(0),
      CO(2) => \ram_reg_i_48__1_n_5\,
      CO(1) => \ram_reg_i_48__1_n_6\,
      CO(0) => \ram_reg_i_48__1_n_7\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_50__1_n_4\,
      DI(2) => \ram_reg_i_51__0_n_4\,
      DI(1) => \ram_reg_i_52__0_n_4\,
      DI(0) => \ram_reg_i_53__0_n_4\,
      O(3 downto 0) => \NLW_ram_reg_i_48__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_54__0_n_4\,
      S(2) => \ram_reg_i_55__0_n_4\,
      S(1) => \ram_reg_i_56__0_n_4\,
      S(0) => \ram_reg_i_57__0_n_4\
    );
\ram_reg_i_49__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_58__0_n_4\,
      CO(3) => \ram_reg_i_49__1_n_4\,
      CO(2) => \ram_reg_i_49__1_n_5\,
      CO(1) => \ram_reg_i_49__1_n_6\,
      CO(0) => \ram_reg_i_49__1_n_7\,
      CYINIT => '0',
      DI(3) => ram_reg_i_59_n_4,
      DI(2) => ram_reg_i_60_n_4,
      DI(1) => ram_reg_i_61_n_4,
      DI(0) => ram_reg_i_62_n_4,
      O(3 downto 0) => \NLW_ram_reg_i_49__1_O_UNCONNECTED\(3 downto 0),
      S(3) => ram_reg_i_63_n_4,
      S(2) => ram_reg_i_64_n_4,
      S(1) => ram_reg_i_65_n_4,
      S(0) => ram_reg_i_66_n_4
    );
\ram_reg_i_50__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ram_reg_i_48__1_0\(30),
      I1 => colsW1_read_reg_14076(30),
      I2 => colsW1_read_reg_14076(31),
      O => \ram_reg_i_50__1_n_4\
    );
\ram_reg_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW1_read_reg_14076(28),
      I1 => \ram_reg_i_48__1_0\(28),
      I2 => \ram_reg_i_48__1_0\(29),
      I3 => colsW1_read_reg_14076(29),
      O => \ram_reg_i_51__0_n_4\
    );
\ram_reg_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW1_read_reg_14076(26),
      I1 => \ram_reg_i_48__1_0\(26),
      I2 => \ram_reg_i_48__1_0\(27),
      I3 => colsW1_read_reg_14076(27),
      O => \ram_reg_i_52__0_n_4\
    );
\ram_reg_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW1_read_reg_14076(24),
      I1 => \ram_reg_i_48__1_0\(24),
      I2 => \ram_reg_i_48__1_0\(25),
      I3 => colsW1_read_reg_14076(25),
      O => \ram_reg_i_53__0_n_4\
    );
\ram_reg_i_54__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => colsW1_read_reg_14076(30),
      I1 => \ram_reg_i_48__1_0\(30),
      I2 => colsW1_read_reg_14076(31),
      O => \ram_reg_i_54__0_n_4\
    );
\ram_reg_i_55__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW1_read_reg_14076(28),
      I1 => \ram_reg_i_48__1_0\(28),
      I2 => colsW1_read_reg_14076(29),
      I3 => \ram_reg_i_48__1_0\(29),
      O => \ram_reg_i_55__0_n_4\
    );
\ram_reg_i_56__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW1_read_reg_14076(26),
      I1 => \ram_reg_i_48__1_0\(26),
      I2 => colsW1_read_reg_14076(27),
      I3 => \ram_reg_i_48__1_0\(27),
      O => \ram_reg_i_56__0_n_4\
    );
\ram_reg_i_57__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW1_read_reg_14076(24),
      I1 => \ram_reg_i_48__1_0\(24),
      I2 => colsW1_read_reg_14076(25),
      I3 => \ram_reg_i_48__1_0\(25),
      O => \ram_reg_i_57__0_n_4\
    );
\ram_reg_i_58__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_67__0_n_4\,
      CO(3) => \ram_reg_i_58__0_n_4\,
      CO(2) => \ram_reg_i_58__0_n_5\,
      CO(1) => \ram_reg_i_58__0_n_6\,
      CO(0) => \ram_reg_i_58__0_n_7\,
      CYINIT => '0',
      DI(3) => ram_reg_i_68_n_4,
      DI(2) => ram_reg_i_69_n_4,
      DI(1) => ram_reg_i_70_n_4,
      DI(0) => ram_reg_i_71_n_4,
      O(3 downto 0) => \NLW_ram_reg_i_58__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_72__0_n_4\,
      S(2) => ram_reg_i_73_n_4,
      S(1) => ram_reg_i_74_n_4,
      S(0) => ram_reg_i_75_n_4
    );
ram_reg_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW1_read_reg_14076(22),
      I1 => \ram_reg_i_48__1_0\(22),
      I2 => \ram_reg_i_48__1_0\(23),
      I3 => colsW1_read_reg_14076(23),
      O => ram_reg_i_59_n_4
    );
ram_reg_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW1_read_reg_14076(20),
      I1 => \ram_reg_i_48__1_0\(20),
      I2 => \ram_reg_i_48__1_0\(21),
      I3 => colsW1_read_reg_14076(21),
      O => ram_reg_i_60_n_4
    );
ram_reg_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW1_read_reg_14076(18),
      I1 => \ram_reg_i_48__1_0\(18),
      I2 => \ram_reg_i_48__1_0\(19),
      I3 => colsW1_read_reg_14076(19),
      O => ram_reg_i_61_n_4
    );
ram_reg_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW1_read_reg_14076(16),
      I1 => \ram_reg_i_48__1_0\(16),
      I2 => \ram_reg_i_48__1_0\(17),
      I3 => colsW1_read_reg_14076(17),
      O => ram_reg_i_62_n_4
    );
ram_reg_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW1_read_reg_14076(22),
      I1 => \ram_reg_i_48__1_0\(22),
      I2 => colsW1_read_reg_14076(23),
      I3 => \ram_reg_i_48__1_0\(23),
      O => ram_reg_i_63_n_4
    );
ram_reg_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW1_read_reg_14076(20),
      I1 => \ram_reg_i_48__1_0\(20),
      I2 => colsW1_read_reg_14076(21),
      I3 => \ram_reg_i_48__1_0\(21),
      O => ram_reg_i_64_n_4
    );
ram_reg_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW1_read_reg_14076(18),
      I1 => \ram_reg_i_48__1_0\(18),
      I2 => colsW1_read_reg_14076(19),
      I3 => \ram_reg_i_48__1_0\(19),
      O => ram_reg_i_65_n_4
    );
ram_reg_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW1_read_reg_14076(16),
      I1 => \ram_reg_i_48__1_0\(16),
      I2 => colsW1_read_reg_14076(17),
      I3 => \ram_reg_i_48__1_0\(17),
      O => ram_reg_i_66_n_4
    );
\ram_reg_i_67__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_67__0_n_4\,
      CO(2) => \ram_reg_i_67__0_n_5\,
      CO(1) => \ram_reg_i_67__0_n_6\,
      CO(0) => \ram_reg_i_67__0_n_7\,
      CYINIT => '0',
      DI(3) => ram_reg_i_76_n_4,
      DI(2) => \ram_reg_i_77__0_n_4\,
      DI(1) => \ram_reg_i_78__0_n_4\,
      DI(0) => \ram_reg_i_79__0_n_4\,
      O(3 downto 0) => \NLW_ram_reg_i_67__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_80__0_n_4\,
      S(2) => \ram_reg_i_81__0_n_4\,
      S(1) => \ram_reg_i_82__0_n_4\,
      S(0) => \ram_reg_i_83__0_n_4\
    );
ram_reg_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW1_read_reg_14076(14),
      I1 => \ram_reg_i_48__1_0\(14),
      I2 => \ram_reg_i_48__1_0\(15),
      I3 => colsW1_read_reg_14076(15),
      O => ram_reg_i_68_n_4
    );
ram_reg_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW1_read_reg_14076(12),
      I1 => \ram_reg_i_48__1_0\(12),
      I2 => \ram_reg_i_48__1_0\(13),
      I3 => colsW1_read_reg_14076(13),
      O => ram_reg_i_69_n_4
    );
ram_reg_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW1_read_reg_14076(10),
      I1 => \ram_reg_i_48__1_0\(10),
      I2 => \ram_reg_i_48__1_0\(11),
      I3 => colsW1_read_reg_14076(11),
      O => ram_reg_i_70_n_4
    );
ram_reg_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW1_read_reg_14076(8),
      I1 => \ram_reg_i_48__1_0\(8),
      I2 => \ram_reg_i_48__1_0\(9),
      I3 => colsW1_read_reg_14076(9),
      O => ram_reg_i_71_n_4
    );
\ram_reg_i_72__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW1_read_reg_14076(14),
      I1 => \ram_reg_i_48__1_0\(14),
      I2 => colsW1_read_reg_14076(15),
      I3 => \ram_reg_i_48__1_0\(15),
      O => \ram_reg_i_72__0_n_4\
    );
ram_reg_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW1_read_reg_14076(12),
      I1 => \ram_reg_i_48__1_0\(12),
      I2 => colsW1_read_reg_14076(13),
      I3 => \ram_reg_i_48__1_0\(13),
      O => ram_reg_i_73_n_4
    );
ram_reg_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW1_read_reg_14076(10),
      I1 => \ram_reg_i_48__1_0\(10),
      I2 => colsW1_read_reg_14076(11),
      I3 => \ram_reg_i_48__1_0\(11),
      O => ram_reg_i_74_n_4
    );
ram_reg_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW1_read_reg_14076(8),
      I1 => \ram_reg_i_48__1_0\(8),
      I2 => colsW1_read_reg_14076(9),
      I3 => \ram_reg_i_48__1_0\(9),
      O => ram_reg_i_75_n_4
    );
ram_reg_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW1_read_reg_14076(6),
      I1 => \ram_reg_i_48__1_0\(6),
      I2 => \ram_reg_i_48__1_0\(7),
      I3 => colsW1_read_reg_14076(7),
      O => ram_reg_i_76_n_4
    );
\ram_reg_i_77__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW1_read_reg_14076(4),
      I1 => \ram_reg_i_48__1_0\(4),
      I2 => \ram_reg_i_48__1_0\(5),
      I3 => colsW1_read_reg_14076(5),
      O => \ram_reg_i_77__0_n_4\
    );
\ram_reg_i_78__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW1_read_reg_14076(2),
      I1 => \ram_reg_i_48__1_0\(2),
      I2 => \ram_reg_i_48__1_0\(3),
      I3 => colsW1_read_reg_14076(3),
      O => \ram_reg_i_78__0_n_4\
    );
\ram_reg_i_79__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW1_read_reg_14076(0),
      I1 => \ram_reg_i_48__1_0\(0),
      I2 => \ram_reg_i_48__1_0\(1),
      I3 => colsW1_read_reg_14076(1),
      O => \ram_reg_i_79__0_n_4\
    );
\ram_reg_i_80__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW1_read_reg_14076(6),
      I1 => \ram_reg_i_48__1_0\(6),
      I2 => colsW1_read_reg_14076(7),
      I3 => \ram_reg_i_48__1_0\(7),
      O => \ram_reg_i_80__0_n_4\
    );
\ram_reg_i_81__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW1_read_reg_14076(4),
      I1 => \ram_reg_i_48__1_0\(4),
      I2 => colsW1_read_reg_14076(5),
      I3 => \ram_reg_i_48__1_0\(5),
      O => \ram_reg_i_81__0_n_4\
    );
\ram_reg_i_82__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW1_read_reg_14076(2),
      I1 => \ram_reg_i_48__1_0\(2),
      I2 => colsW1_read_reg_14076(3),
      I3 => \ram_reg_i_48__1_0\(3),
      O => \ram_reg_i_82__0_n_4\
    );
\ram_reg_i_83__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW1_read_reg_14076(0),
      I1 => \ram_reg_i_48__1_0\(0),
      I2 => colsW1_read_reg_14076(1),
      I3 => \ram_reg_i_48__1_0\(1),
      O => \ram_reg_i_83__0_n_4\
    );
\sub_ln144_3_reg_363[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(11),
      I1 => colsW1_read_reg_14076(12),
      O => \sub_ln144_3_reg_363[12]_i_2_n_4\
    );
\sub_ln144_3_reg_363[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(10),
      I1 => colsW1_read_reg_14076(11),
      O => \sub_ln144_3_reg_363[12]_i_3_n_4\
    );
\sub_ln144_3_reg_363[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(9),
      I1 => colsW1_read_reg_14076(10),
      O => \sub_ln144_3_reg_363[12]_i_4_n_4\
    );
\sub_ln144_3_reg_363[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(8),
      I1 => colsW1_read_reg_14076(9),
      O => \sub_ln144_3_reg_363[12]_i_5_n_4\
    );
\sub_ln144_3_reg_363[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(15),
      I1 => colsW1_read_reg_14076(16),
      O => \sub_ln144_3_reg_363[16]_i_2_n_4\
    );
\sub_ln144_3_reg_363[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(14),
      I1 => colsW1_read_reg_14076(15),
      O => \sub_ln144_3_reg_363[16]_i_3_n_4\
    );
\sub_ln144_3_reg_363[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(13),
      I1 => colsW1_read_reg_14076(14),
      O => \sub_ln144_3_reg_363[16]_i_4_n_4\
    );
\sub_ln144_3_reg_363[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(12),
      I1 => colsW1_read_reg_14076(13),
      O => \sub_ln144_3_reg_363[16]_i_5_n_4\
    );
\sub_ln144_3_reg_363[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(19),
      I1 => colsW1_read_reg_14076(20),
      O => \sub_ln144_3_reg_363[20]_i_2_n_4\
    );
\sub_ln144_3_reg_363[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(18),
      I1 => colsW1_read_reg_14076(19),
      O => \sub_ln144_3_reg_363[20]_i_3_n_4\
    );
\sub_ln144_3_reg_363[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(17),
      I1 => colsW1_read_reg_14076(18),
      O => \sub_ln144_3_reg_363[20]_i_4_n_4\
    );
\sub_ln144_3_reg_363[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(16),
      I1 => colsW1_read_reg_14076(17),
      O => \sub_ln144_3_reg_363[20]_i_5_n_4\
    );
\sub_ln144_3_reg_363[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(23),
      I1 => colsW1_read_reg_14076(24),
      O => \sub_ln144_3_reg_363[24]_i_2_n_4\
    );
\sub_ln144_3_reg_363[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(22),
      I1 => colsW1_read_reg_14076(23),
      O => \sub_ln144_3_reg_363[24]_i_3_n_4\
    );
\sub_ln144_3_reg_363[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(21),
      I1 => colsW1_read_reg_14076(22),
      O => \sub_ln144_3_reg_363[24]_i_4_n_4\
    );
\sub_ln144_3_reg_363[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(20),
      I1 => colsW1_read_reg_14076(21),
      O => \sub_ln144_3_reg_363[24]_i_5_n_4\
    );
\sub_ln144_3_reg_363[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(27),
      I1 => colsW1_read_reg_14076(28),
      O => \sub_ln144_3_reg_363[28]_i_2_n_4\
    );
\sub_ln144_3_reg_363[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(26),
      I1 => colsW1_read_reg_14076(27),
      O => \sub_ln144_3_reg_363[28]_i_3_n_4\
    );
\sub_ln144_3_reg_363[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(25),
      I1 => colsW1_read_reg_14076(26),
      O => \sub_ln144_3_reg_363[28]_i_4_n_4\
    );
\sub_ln144_3_reg_363[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(24),
      I1 => colsW1_read_reg_14076(25),
      O => \sub_ln144_3_reg_363[28]_i_5_n_4\
    );
\sub_ln144_3_reg_363[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(30),
      I1 => colsW1_read_reg_14076(31),
      O => \sub_ln144_3_reg_363[31]_i_2_n_4\
    );
\sub_ln144_3_reg_363[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(29),
      I1 => colsW1_read_reg_14076(30),
      O => \sub_ln144_3_reg_363[31]_i_3_n_4\
    );
\sub_ln144_3_reg_363[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(28),
      I1 => colsW1_read_reg_14076(29),
      O => \sub_ln144_3_reg_363[31]_i_4_n_4\
    );
\sub_ln144_3_reg_363[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(3),
      I1 => colsW1_read_reg_14076(4),
      O => \sub_ln144_3_reg_363[4]_i_3_n_4\
    );
\sub_ln144_3_reg_363[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(2),
      I1 => colsW1_read_reg_14076(3),
      O => \sub_ln144_3_reg_363[4]_i_4_n_4\
    );
\sub_ln144_3_reg_363[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(1),
      I1 => colsW1_read_reg_14076(2),
      O => \sub_ln144_3_reg_363[4]_i_5_n_4\
    );
\sub_ln144_3_reg_363[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(0),
      I1 => colsW1_read_reg_14076(1),
      O => \sub_ln144_3_reg_363[4]_i_6_n_4\
    );
\sub_ln144_3_reg_363[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(7),
      I1 => colsW1_read_reg_14076(8),
      O => \sub_ln144_3_reg_363[8]_i_2_n_4\
    );
\sub_ln144_3_reg_363[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(6),
      I1 => colsW1_read_reg_14076(7),
      O => \sub_ln144_3_reg_363[8]_i_3_n_4\
    );
\sub_ln144_3_reg_363[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(5),
      I1 => colsW1_read_reg_14076(6),
      O => \sub_ln144_3_reg_363[8]_i_4_n_4\
    );
\sub_ln144_3_reg_363[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_6_q1(4),
      I1 => colsW1_read_reg_14076(5),
      O => \sub_ln144_3_reg_363[8]_i_5_n_4\
    );
\sub_ln144_3_reg_363_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_3_reg_363_reg[8]_i_1_n_4\,
      CO(3) => \sub_ln144_3_reg_363_reg[12]_i_1_n_4\,
      CO(2) => \sub_ln144_3_reg_363_reg[12]_i_1_n_5\,
      CO(1) => \sub_ln144_3_reg_363_reg[12]_i_1_n_6\,
      CO(0) => \sub_ln144_3_reg_363_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_6_q1(11 downto 8),
      O(3 downto 0) => ram_reg_0(11 downto 8),
      S(3) => \sub_ln144_3_reg_363[12]_i_2_n_4\,
      S(2) => \sub_ln144_3_reg_363[12]_i_3_n_4\,
      S(1) => \sub_ln144_3_reg_363[12]_i_4_n_4\,
      S(0) => \sub_ln144_3_reg_363[12]_i_5_n_4\
    );
\sub_ln144_3_reg_363_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_3_reg_363_reg[12]_i_1_n_4\,
      CO(3) => \sub_ln144_3_reg_363_reg[16]_i_1_n_4\,
      CO(2) => \sub_ln144_3_reg_363_reg[16]_i_1_n_5\,
      CO(1) => \sub_ln144_3_reg_363_reg[16]_i_1_n_6\,
      CO(0) => \sub_ln144_3_reg_363_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_6_q1(15 downto 12),
      O(3 downto 0) => ram_reg_0(15 downto 12),
      S(3) => \sub_ln144_3_reg_363[16]_i_2_n_4\,
      S(2) => \sub_ln144_3_reg_363[16]_i_3_n_4\,
      S(1) => \sub_ln144_3_reg_363[16]_i_4_n_4\,
      S(0) => \sub_ln144_3_reg_363[16]_i_5_n_4\
    );
\sub_ln144_3_reg_363_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_3_reg_363_reg[16]_i_1_n_4\,
      CO(3) => \sub_ln144_3_reg_363_reg[20]_i_1_n_4\,
      CO(2) => \sub_ln144_3_reg_363_reg[20]_i_1_n_5\,
      CO(1) => \sub_ln144_3_reg_363_reg[20]_i_1_n_6\,
      CO(0) => \sub_ln144_3_reg_363_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_6_q1(19 downto 16),
      O(3 downto 0) => ram_reg_0(19 downto 16),
      S(3) => \sub_ln144_3_reg_363[20]_i_2_n_4\,
      S(2) => \sub_ln144_3_reg_363[20]_i_3_n_4\,
      S(1) => \sub_ln144_3_reg_363[20]_i_4_n_4\,
      S(0) => \sub_ln144_3_reg_363[20]_i_5_n_4\
    );
\sub_ln144_3_reg_363_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_3_reg_363_reg[20]_i_1_n_4\,
      CO(3) => \sub_ln144_3_reg_363_reg[24]_i_1_n_4\,
      CO(2) => \sub_ln144_3_reg_363_reg[24]_i_1_n_5\,
      CO(1) => \sub_ln144_3_reg_363_reg[24]_i_1_n_6\,
      CO(0) => \sub_ln144_3_reg_363_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_6_q1(23 downto 20),
      O(3 downto 0) => ram_reg_0(23 downto 20),
      S(3) => \sub_ln144_3_reg_363[24]_i_2_n_4\,
      S(2) => \sub_ln144_3_reg_363[24]_i_3_n_4\,
      S(1) => \sub_ln144_3_reg_363[24]_i_4_n_4\,
      S(0) => \sub_ln144_3_reg_363[24]_i_5_n_4\
    );
\sub_ln144_3_reg_363_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_3_reg_363_reg[24]_i_1_n_4\,
      CO(3) => \sub_ln144_3_reg_363_reg[28]_i_1_n_4\,
      CO(2) => \sub_ln144_3_reg_363_reg[28]_i_1_n_5\,
      CO(1) => \sub_ln144_3_reg_363_reg[28]_i_1_n_6\,
      CO(0) => \sub_ln144_3_reg_363_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_6_q1(27 downto 24),
      O(3 downto 0) => ram_reg_0(27 downto 24),
      S(3) => \sub_ln144_3_reg_363[28]_i_2_n_4\,
      S(2) => \sub_ln144_3_reg_363[28]_i_3_n_4\,
      S(1) => \sub_ln144_3_reg_363[28]_i_4_n_4\,
      S(0) => \sub_ln144_3_reg_363[28]_i_5_n_4\
    );
\sub_ln144_3_reg_363_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_3_reg_363_reg[28]_i_1_n_4\,
      CO(3 downto 2) => \NLW_sub_ln144_3_reg_363_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_ln144_3_reg_363_reg[31]_i_1_n_6\,
      CO(0) => \sub_ln144_3_reg_363_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => layer2_activations_6_q1(29 downto 28),
      O(3) => \NLW_sub_ln144_3_reg_363_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => ram_reg_0(30 downto 28),
      S(3) => '0',
      S(2) => \sub_ln144_3_reg_363[31]_i_2_n_4\,
      S(1) => \sub_ln144_3_reg_363[31]_i_3_n_4\,
      S(0) => \sub_ln144_3_reg_363[31]_i_4_n_4\
    );
\sub_ln144_3_reg_363_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_ln144_3_reg_363_reg[4]_i_1_n_4\,
      CO(2) => \sub_ln144_3_reg_363_reg[4]_i_1_n_5\,
      CO(1) => \sub_ln144_3_reg_363_reg[4]_i_1_n_6\,
      CO(0) => \sub_ln144_3_reg_363_reg[4]_i_1_n_7\,
      CYINIT => \sub_ln144_3_reg_363_reg[4]\,
      DI(3 downto 0) => layer2_activations_6_q1(3 downto 0),
      O(3 downto 0) => ram_reg_0(3 downto 0),
      S(3) => \sub_ln144_3_reg_363[4]_i_3_n_4\,
      S(2) => \sub_ln144_3_reg_363[4]_i_4_n_4\,
      S(1) => \sub_ln144_3_reg_363[4]_i_5_n_4\,
      S(0) => \sub_ln144_3_reg_363[4]_i_6_n_4\
    );
\sub_ln144_3_reg_363_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_3_reg_363_reg[4]_i_1_n_4\,
      CO(3) => \sub_ln144_3_reg_363_reg[8]_i_1_n_4\,
      CO(2) => \sub_ln144_3_reg_363_reg[8]_i_1_n_5\,
      CO(1) => \sub_ln144_3_reg_363_reg[8]_i_1_n_6\,
      CO(0) => \sub_ln144_3_reg_363_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_6_q1(7 downto 4),
      O(3 downto 0) => ram_reg_0(7 downto 4),
      S(3) => \sub_ln144_3_reg_363[8]_i_2_n_4\,
      S(2) => \sub_ln144_3_reg_363[8]_i_3_n_4\,
      S(1) => \sub_ln144_3_reg_363[8]_i_4_n_4\,
      S(0) => \sub_ln144_3_reg_363[8]_i_5_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O135 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC;
    layer2_activations_6_ce0 : in STD_LOGIC;
    layer2_activations_5_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_ln144_reg_348_reg[4]\ : in STD_LOGIC;
    colsW1_read_reg_14076 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3 : entity is "feedforward_layer2_activations_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3 is
  signal layer2_activations_q1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal ram_reg_n_40 : STD_LOGIC;
  signal \sub_ln144_reg_348[12]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[12]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[12]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[12]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[16]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[16]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[16]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[16]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[20]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[20]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[20]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[20]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[24]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[24]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[24]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[24]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[28]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[28]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[28]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[28]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[31]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[31]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[31]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[4]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[4]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[4]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[4]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[8]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[8]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[8]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348[8]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln144_reg_348_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_sub_ln144_reg_348_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln144_reg_348_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 992;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_ln144_reg_348_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_reg_348_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_reg_348_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_reg_348_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_reg_348_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_reg_348_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_reg_348_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln144_reg_348_reg[8]_i_1\ : label is 35;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 10) => B"111111",
      ADDRARDADDR(9 downto 5) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 10) => B"111111",
      ADDRBWRADDR(9 downto 5) => ADDRBWRADDR(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => ram_reg_0(31 downto 0),
      DOBDO(31) => ram_reg_n_40,
      DOBDO(30 downto 0) => layer2_activations_q1(30 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => layer2_activations_6_ce0,
      ENBWREN => layer2_activations_5_ce1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\sub_ln144_reg_348[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(11),
      I1 => colsW1_read_reg_14076(11),
      O => \sub_ln144_reg_348[12]_i_2_n_4\
    );
\sub_ln144_reg_348[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(10),
      I1 => colsW1_read_reg_14076(10),
      O => \sub_ln144_reg_348[12]_i_3_n_4\
    );
\sub_ln144_reg_348[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(9),
      I1 => colsW1_read_reg_14076(9),
      O => \sub_ln144_reg_348[12]_i_4_n_4\
    );
\sub_ln144_reg_348[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(8),
      I1 => colsW1_read_reg_14076(8),
      O => \sub_ln144_reg_348[12]_i_5_n_4\
    );
\sub_ln144_reg_348[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(15),
      I1 => colsW1_read_reg_14076(15),
      O => \sub_ln144_reg_348[16]_i_2_n_4\
    );
\sub_ln144_reg_348[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(14),
      I1 => colsW1_read_reg_14076(14),
      O => \sub_ln144_reg_348[16]_i_3_n_4\
    );
\sub_ln144_reg_348[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(13),
      I1 => colsW1_read_reg_14076(13),
      O => \sub_ln144_reg_348[16]_i_4_n_4\
    );
\sub_ln144_reg_348[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(12),
      I1 => colsW1_read_reg_14076(12),
      O => \sub_ln144_reg_348[16]_i_5_n_4\
    );
\sub_ln144_reg_348[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(19),
      I1 => colsW1_read_reg_14076(19),
      O => \sub_ln144_reg_348[20]_i_2_n_4\
    );
\sub_ln144_reg_348[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(18),
      I1 => colsW1_read_reg_14076(18),
      O => \sub_ln144_reg_348[20]_i_3_n_4\
    );
\sub_ln144_reg_348[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(17),
      I1 => colsW1_read_reg_14076(17),
      O => \sub_ln144_reg_348[20]_i_4_n_4\
    );
\sub_ln144_reg_348[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(16),
      I1 => colsW1_read_reg_14076(16),
      O => \sub_ln144_reg_348[20]_i_5_n_4\
    );
\sub_ln144_reg_348[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(23),
      I1 => colsW1_read_reg_14076(23),
      O => \sub_ln144_reg_348[24]_i_2_n_4\
    );
\sub_ln144_reg_348[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(22),
      I1 => colsW1_read_reg_14076(22),
      O => \sub_ln144_reg_348[24]_i_3_n_4\
    );
\sub_ln144_reg_348[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(21),
      I1 => colsW1_read_reg_14076(21),
      O => \sub_ln144_reg_348[24]_i_4_n_4\
    );
\sub_ln144_reg_348[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(20),
      I1 => colsW1_read_reg_14076(20),
      O => \sub_ln144_reg_348[24]_i_5_n_4\
    );
\sub_ln144_reg_348[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(27),
      I1 => colsW1_read_reg_14076(27),
      O => \sub_ln144_reg_348[28]_i_2_n_4\
    );
\sub_ln144_reg_348[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(26),
      I1 => colsW1_read_reg_14076(26),
      O => \sub_ln144_reg_348[28]_i_3_n_4\
    );
\sub_ln144_reg_348[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(25),
      I1 => colsW1_read_reg_14076(25),
      O => \sub_ln144_reg_348[28]_i_4_n_4\
    );
\sub_ln144_reg_348[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(24),
      I1 => colsW1_read_reg_14076(24),
      O => \sub_ln144_reg_348[28]_i_5_n_4\
    );
\sub_ln144_reg_348[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(30),
      I1 => colsW1_read_reg_14076(30),
      O => \sub_ln144_reg_348[31]_i_2_n_4\
    );
\sub_ln144_reg_348[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(29),
      I1 => colsW1_read_reg_14076(29),
      O => \sub_ln144_reg_348[31]_i_3_n_4\
    );
\sub_ln144_reg_348[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(28),
      I1 => colsW1_read_reg_14076(28),
      O => \sub_ln144_reg_348[31]_i_4_n_4\
    );
\sub_ln144_reg_348[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(3),
      I1 => colsW1_read_reg_14076(3),
      O => \sub_ln144_reg_348[4]_i_2_n_4\
    );
\sub_ln144_reg_348[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(2),
      I1 => colsW1_read_reg_14076(2),
      O => \sub_ln144_reg_348[4]_i_3_n_4\
    );
\sub_ln144_reg_348[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(1),
      I1 => colsW1_read_reg_14076(1),
      O => \sub_ln144_reg_348[4]_i_4_n_4\
    );
\sub_ln144_reg_348[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(0),
      I1 => colsW1_read_reg_14076(0),
      O => \sub_ln144_reg_348[4]_i_5_n_4\
    );
\sub_ln144_reg_348[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(7),
      I1 => colsW1_read_reg_14076(7),
      O => \sub_ln144_reg_348[8]_i_2_n_4\
    );
\sub_ln144_reg_348[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(6),
      I1 => colsW1_read_reg_14076(6),
      O => \sub_ln144_reg_348[8]_i_3_n_4\
    );
\sub_ln144_reg_348[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(5),
      I1 => colsW1_read_reg_14076(5),
      O => \sub_ln144_reg_348[8]_i_4_n_4\
    );
\sub_ln144_reg_348[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer2_activations_q1(4),
      I1 => colsW1_read_reg_14076(4),
      O => \sub_ln144_reg_348[8]_i_5_n_4\
    );
\sub_ln144_reg_348_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_reg_348_reg[8]_i_1_n_4\,
      CO(3) => \sub_ln144_reg_348_reg[12]_i_1_n_4\,
      CO(2) => \sub_ln144_reg_348_reg[12]_i_1_n_5\,
      CO(1) => \sub_ln144_reg_348_reg[12]_i_1_n_6\,
      CO(0) => \sub_ln144_reg_348_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_q1(11 downto 8),
      O(3 downto 0) => O135(11 downto 8),
      S(3) => \sub_ln144_reg_348[12]_i_2_n_4\,
      S(2) => \sub_ln144_reg_348[12]_i_3_n_4\,
      S(1) => \sub_ln144_reg_348[12]_i_4_n_4\,
      S(0) => \sub_ln144_reg_348[12]_i_5_n_4\
    );
\sub_ln144_reg_348_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_reg_348_reg[12]_i_1_n_4\,
      CO(3) => \sub_ln144_reg_348_reg[16]_i_1_n_4\,
      CO(2) => \sub_ln144_reg_348_reg[16]_i_1_n_5\,
      CO(1) => \sub_ln144_reg_348_reg[16]_i_1_n_6\,
      CO(0) => \sub_ln144_reg_348_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_q1(15 downto 12),
      O(3 downto 0) => O135(15 downto 12),
      S(3) => \sub_ln144_reg_348[16]_i_2_n_4\,
      S(2) => \sub_ln144_reg_348[16]_i_3_n_4\,
      S(1) => \sub_ln144_reg_348[16]_i_4_n_4\,
      S(0) => \sub_ln144_reg_348[16]_i_5_n_4\
    );
\sub_ln144_reg_348_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_reg_348_reg[16]_i_1_n_4\,
      CO(3) => \sub_ln144_reg_348_reg[20]_i_1_n_4\,
      CO(2) => \sub_ln144_reg_348_reg[20]_i_1_n_5\,
      CO(1) => \sub_ln144_reg_348_reg[20]_i_1_n_6\,
      CO(0) => \sub_ln144_reg_348_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_q1(19 downto 16),
      O(3 downto 0) => O135(19 downto 16),
      S(3) => \sub_ln144_reg_348[20]_i_2_n_4\,
      S(2) => \sub_ln144_reg_348[20]_i_3_n_4\,
      S(1) => \sub_ln144_reg_348[20]_i_4_n_4\,
      S(0) => \sub_ln144_reg_348[20]_i_5_n_4\
    );
\sub_ln144_reg_348_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_reg_348_reg[20]_i_1_n_4\,
      CO(3) => \sub_ln144_reg_348_reg[24]_i_1_n_4\,
      CO(2) => \sub_ln144_reg_348_reg[24]_i_1_n_5\,
      CO(1) => \sub_ln144_reg_348_reg[24]_i_1_n_6\,
      CO(0) => \sub_ln144_reg_348_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_q1(23 downto 20),
      O(3 downto 0) => O135(23 downto 20),
      S(3) => \sub_ln144_reg_348[24]_i_2_n_4\,
      S(2) => \sub_ln144_reg_348[24]_i_3_n_4\,
      S(1) => \sub_ln144_reg_348[24]_i_4_n_4\,
      S(0) => \sub_ln144_reg_348[24]_i_5_n_4\
    );
\sub_ln144_reg_348_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_reg_348_reg[24]_i_1_n_4\,
      CO(3) => \sub_ln144_reg_348_reg[28]_i_1_n_4\,
      CO(2) => \sub_ln144_reg_348_reg[28]_i_1_n_5\,
      CO(1) => \sub_ln144_reg_348_reg[28]_i_1_n_6\,
      CO(0) => \sub_ln144_reg_348_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_q1(27 downto 24),
      O(3 downto 0) => O135(27 downto 24),
      S(3) => \sub_ln144_reg_348[28]_i_2_n_4\,
      S(2) => \sub_ln144_reg_348[28]_i_3_n_4\,
      S(1) => \sub_ln144_reg_348[28]_i_4_n_4\,
      S(0) => \sub_ln144_reg_348[28]_i_5_n_4\
    );
\sub_ln144_reg_348_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_reg_348_reg[28]_i_1_n_4\,
      CO(3 downto 2) => \NLW_sub_ln144_reg_348_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_ln144_reg_348_reg[31]_i_1_n_6\,
      CO(0) => \sub_ln144_reg_348_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => layer2_activations_q1(29 downto 28),
      O(3) => \NLW_sub_ln144_reg_348_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => O135(30 downto 28),
      S(3) => '0',
      S(2) => \sub_ln144_reg_348[31]_i_2_n_4\,
      S(1) => \sub_ln144_reg_348[31]_i_3_n_4\,
      S(0) => \sub_ln144_reg_348[31]_i_4_n_4\
    );
\sub_ln144_reg_348_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_ln144_reg_348_reg[4]_i_1_n_4\,
      CO(2) => \sub_ln144_reg_348_reg[4]_i_1_n_5\,
      CO(1) => \sub_ln144_reg_348_reg[4]_i_1_n_6\,
      CO(0) => \sub_ln144_reg_348_reg[4]_i_1_n_7\,
      CYINIT => \sub_ln144_reg_348_reg[4]\,
      DI(3 downto 0) => layer2_activations_q1(3 downto 0),
      O(3 downto 0) => O135(3 downto 0),
      S(3) => \sub_ln144_reg_348[4]_i_2_n_4\,
      S(2) => \sub_ln144_reg_348[4]_i_3_n_4\,
      S(1) => \sub_ln144_reg_348[4]_i_4_n_4\,
      S(0) => \sub_ln144_reg_348[4]_i_5_n_4\
    );
\sub_ln144_reg_348_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln144_reg_348_reg[4]_i_1_n_4\,
      CO(3) => \sub_ln144_reg_348_reg[8]_i_1_n_4\,
      CO(2) => \sub_ln144_reg_348_reg[8]_i_1_n_5\,
      CO(1) => \sub_ln144_reg_348_reg[8]_i_1_n_6\,
      CO(0) => \sub_ln144_reg_348_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer2_activations_q1(7 downto 4),
      O(3 downto 0) => O135(7 downto 4),
      S(3) => \sub_ln144_reg_348[8]_i_2_n_4\,
      S(2) => \sub_ln144_reg_348[8]_i_3_n_4\,
      S(1) => \sub_ln144_reg_348[8]_i_4_n_4\,
      S(0) => \sub_ln144_reg_348[8]_i_5_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    layer3_activations_address01 : out STD_LOGIC;
    \y_2_reg_6342_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC;
    layer3_activations_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg : in STD_LOGIC;
    icmp_ln51_4_reg_15036 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    colsW2_read_reg_14068 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_59__1_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \sub_ln159_reg_132_reg[4]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W is
  signal layer3_activations_ce1 : STD_LOGIC;
  signal layer3_activations_q1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \ram_reg_i_59__1_n_5\ : STD_LOGIC;
  signal \ram_reg_i_59__1_n_6\ : STD_LOGIC;
  signal \ram_reg_i_59__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_60__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_60__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_60__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_60__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_61__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_62__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_63__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_64__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_65__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_66__0_n_4\ : STD_LOGIC;
  signal ram_reg_i_67_n_4 : STD_LOGIC;
  signal \ram_reg_i_68__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_69__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_69__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_69__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_69__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_70__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_71__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_72__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_73__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_74__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_75__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_76__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_77__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_78__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_78__1_n_5\ : STD_LOGIC;
  signal \ram_reg_i_78__1_n_6\ : STD_LOGIC;
  signal \ram_reg_i_78__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_79__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_80__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_81__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_82__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_83__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_84__0_n_4\ : STD_LOGIC;
  signal ram_reg_i_85_n_4 : STD_LOGIC;
  signal ram_reg_i_86_n_4 : STD_LOGIC;
  signal ram_reg_i_87_n_4 : STD_LOGIC;
  signal ram_reg_i_88_n_4 : STD_LOGIC;
  signal ram_reg_i_89_n_4 : STD_LOGIC;
  signal ram_reg_i_90_n_4 : STD_LOGIC;
  signal ram_reg_i_91_n_4 : STD_LOGIC;
  signal ram_reg_i_92_n_4 : STD_LOGIC;
  signal ram_reg_i_93_n_4 : STD_LOGIC;
  signal ram_reg_i_94_n_4 : STD_LOGIC;
  signal ram_reg_n_40 : STD_LOGIC;
  signal \sub_ln159_reg_132[12]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[12]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[12]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[12]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[16]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[16]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[16]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[16]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[20]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[20]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[20]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[20]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[24]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[24]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[24]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[24]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[28]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[28]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[28]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[28]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[31]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[31]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[31]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[4]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[4]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[4]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[4]_i_6_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[8]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[8]_i_3_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[8]_i_4_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132[8]_i_5_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sub_ln159_reg_132_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ram_reg_i_59__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_60__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_69__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_78__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_ln159_reg_132_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln159_reg_132_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 896;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ram_reg_i_59__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ram_reg_i_60__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ram_reg_i_69__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ram_reg_i_78__1\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_ln159_reg_132_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln159_reg_132_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln159_reg_132_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln159_reg_132_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln159_reg_132_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln159_reg_132_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln159_reg_132_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln159_reg_132_reg[8]_i_1\ : label is 35;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 12) => B"1111",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 12) => B"1111",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => D(31 downto 0),
      DOBDO(31) => ram_reg_n_40,
      DOBDO(30 downto 0) => layer3_activations_q1(30 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => layer3_activations_ce0,
      ENBWREN => layer3_activations_ce1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      I1 => icmp_ln51_4_reg_15036,
      I2 => Q(0),
      O => layer3_activations_ce1
    );
ram_reg_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln51_4_reg_15036,
      O => layer3_activations_address01
    );
\ram_reg_i_59__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_60__0_n_4\,
      CO(3) => \y_2_reg_6342_reg[30]\(0),
      CO(2) => \ram_reg_i_59__1_n_5\,
      CO(1) => \ram_reg_i_59__1_n_6\,
      CO(0) => \ram_reg_i_59__1_n_7\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_61__1_n_4\,
      DI(2) => \ram_reg_i_62__0_n_4\,
      DI(1) => \ram_reg_i_63__0_n_4\,
      DI(0) => \ram_reg_i_64__0_n_4\,
      O(3 downto 0) => \NLW_ram_reg_i_59__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_65__0_n_4\,
      S(2) => \ram_reg_i_66__0_n_4\,
      S(1) => ram_reg_i_67_n_4,
      S(0) => \ram_reg_i_68__0_n_4\
    );
\ram_reg_i_60__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_69__0_n_4\,
      CO(3) => \ram_reg_i_60__0_n_4\,
      CO(2) => \ram_reg_i_60__0_n_5\,
      CO(1) => \ram_reg_i_60__0_n_6\,
      CO(0) => \ram_reg_i_60__0_n_7\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_70__0_n_4\,
      DI(2) => \ram_reg_i_71__0_n_4\,
      DI(1) => \ram_reg_i_72__1_n_4\,
      DI(0) => \ram_reg_i_73__0_n_4\,
      O(3 downto 0) => \NLW_ram_reg_i_60__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_74__0_n_4\,
      S(2) => \ram_reg_i_75__0_n_4\,
      S(1) => \ram_reg_i_76__0_n_4\,
      S(0) => \ram_reg_i_77__1_n_4\
    );
\ram_reg_i_61__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ram_reg_i_59__1_0\(30),
      I1 => colsW2_read_reg_14068(30),
      I2 => colsW2_read_reg_14068(31),
      O => \ram_reg_i_61__1_n_4\
    );
\ram_reg_i_62__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW2_read_reg_14068(28),
      I1 => \ram_reg_i_59__1_0\(28),
      I2 => \ram_reg_i_59__1_0\(29),
      I3 => colsW2_read_reg_14068(29),
      O => \ram_reg_i_62__0_n_4\
    );
\ram_reg_i_63__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW2_read_reg_14068(26),
      I1 => \ram_reg_i_59__1_0\(26),
      I2 => \ram_reg_i_59__1_0\(27),
      I3 => colsW2_read_reg_14068(27),
      O => \ram_reg_i_63__0_n_4\
    );
\ram_reg_i_64__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW2_read_reg_14068(24),
      I1 => \ram_reg_i_59__1_0\(24),
      I2 => \ram_reg_i_59__1_0\(25),
      I3 => colsW2_read_reg_14068(25),
      O => \ram_reg_i_64__0_n_4\
    );
\ram_reg_i_65__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => colsW2_read_reg_14068(30),
      I1 => \ram_reg_i_59__1_0\(30),
      I2 => colsW2_read_reg_14068(31),
      O => \ram_reg_i_65__0_n_4\
    );
\ram_reg_i_66__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW2_read_reg_14068(28),
      I1 => \ram_reg_i_59__1_0\(28),
      I2 => colsW2_read_reg_14068(29),
      I3 => \ram_reg_i_59__1_0\(29),
      O => \ram_reg_i_66__0_n_4\
    );
ram_reg_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW2_read_reg_14068(26),
      I1 => \ram_reg_i_59__1_0\(26),
      I2 => colsW2_read_reg_14068(27),
      I3 => \ram_reg_i_59__1_0\(27),
      O => ram_reg_i_67_n_4
    );
\ram_reg_i_68__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW2_read_reg_14068(24),
      I1 => \ram_reg_i_59__1_0\(24),
      I2 => colsW2_read_reg_14068(25),
      I3 => \ram_reg_i_59__1_0\(25),
      O => \ram_reg_i_68__0_n_4\
    );
\ram_reg_i_69__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_78__1_n_4\,
      CO(3) => \ram_reg_i_69__0_n_4\,
      CO(2) => \ram_reg_i_69__0_n_5\,
      CO(1) => \ram_reg_i_69__0_n_6\,
      CO(0) => \ram_reg_i_69__0_n_7\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_79__1_n_4\,
      DI(2) => \ram_reg_i_80__1_n_4\,
      DI(1) => \ram_reg_i_81__1_n_4\,
      DI(0) => \ram_reg_i_82__1_n_4\,
      O(3 downto 0) => \NLW_ram_reg_i_69__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_83__1_n_4\,
      S(2) => \ram_reg_i_84__0_n_4\,
      S(1) => ram_reg_i_85_n_4,
      S(0) => ram_reg_i_86_n_4
    );
\ram_reg_i_70__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW2_read_reg_14068(22),
      I1 => \ram_reg_i_59__1_0\(22),
      I2 => \ram_reg_i_59__1_0\(23),
      I3 => colsW2_read_reg_14068(23),
      O => \ram_reg_i_70__0_n_4\
    );
\ram_reg_i_71__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW2_read_reg_14068(20),
      I1 => \ram_reg_i_59__1_0\(20),
      I2 => \ram_reg_i_59__1_0\(21),
      I3 => colsW2_read_reg_14068(21),
      O => \ram_reg_i_71__0_n_4\
    );
\ram_reg_i_72__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW2_read_reg_14068(18),
      I1 => \ram_reg_i_59__1_0\(18),
      I2 => \ram_reg_i_59__1_0\(19),
      I3 => colsW2_read_reg_14068(19),
      O => \ram_reg_i_72__1_n_4\
    );
\ram_reg_i_73__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW2_read_reg_14068(16),
      I1 => \ram_reg_i_59__1_0\(16),
      I2 => \ram_reg_i_59__1_0\(17),
      I3 => colsW2_read_reg_14068(17),
      O => \ram_reg_i_73__0_n_4\
    );
\ram_reg_i_74__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW2_read_reg_14068(22),
      I1 => \ram_reg_i_59__1_0\(22),
      I2 => colsW2_read_reg_14068(23),
      I3 => \ram_reg_i_59__1_0\(23),
      O => \ram_reg_i_74__0_n_4\
    );
\ram_reg_i_75__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW2_read_reg_14068(20),
      I1 => \ram_reg_i_59__1_0\(20),
      I2 => colsW2_read_reg_14068(21),
      I3 => \ram_reg_i_59__1_0\(21),
      O => \ram_reg_i_75__0_n_4\
    );
\ram_reg_i_76__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW2_read_reg_14068(18),
      I1 => \ram_reg_i_59__1_0\(18),
      I2 => colsW2_read_reg_14068(19),
      I3 => \ram_reg_i_59__1_0\(19),
      O => \ram_reg_i_76__0_n_4\
    );
\ram_reg_i_77__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW2_read_reg_14068(16),
      I1 => \ram_reg_i_59__1_0\(16),
      I2 => colsW2_read_reg_14068(17),
      I3 => \ram_reg_i_59__1_0\(17),
      O => \ram_reg_i_77__1_n_4\
    );
\ram_reg_i_78__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_78__1_n_4\,
      CO(2) => \ram_reg_i_78__1_n_5\,
      CO(1) => \ram_reg_i_78__1_n_6\,
      CO(0) => \ram_reg_i_78__1_n_7\,
      CYINIT => '0',
      DI(3) => ram_reg_i_87_n_4,
      DI(2) => ram_reg_i_88_n_4,
      DI(1) => ram_reg_i_89_n_4,
      DI(0) => ram_reg_i_90_n_4,
      O(3 downto 0) => \NLW_ram_reg_i_78__1_O_UNCONNECTED\(3 downto 0),
      S(3) => ram_reg_i_91_n_4,
      S(2) => ram_reg_i_92_n_4,
      S(1) => ram_reg_i_93_n_4,
      S(0) => ram_reg_i_94_n_4
    );
\ram_reg_i_79__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW2_read_reg_14068(14),
      I1 => \ram_reg_i_59__1_0\(14),
      I2 => \ram_reg_i_59__1_0\(15),
      I3 => colsW2_read_reg_14068(15),
      O => \ram_reg_i_79__1_n_4\
    );
\ram_reg_i_80__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW2_read_reg_14068(12),
      I1 => \ram_reg_i_59__1_0\(12),
      I2 => \ram_reg_i_59__1_0\(13),
      I3 => colsW2_read_reg_14068(13),
      O => \ram_reg_i_80__1_n_4\
    );
\ram_reg_i_81__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW2_read_reg_14068(10),
      I1 => \ram_reg_i_59__1_0\(10),
      I2 => \ram_reg_i_59__1_0\(11),
      I3 => colsW2_read_reg_14068(11),
      O => \ram_reg_i_81__1_n_4\
    );
\ram_reg_i_82__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW2_read_reg_14068(8),
      I1 => \ram_reg_i_59__1_0\(8),
      I2 => \ram_reg_i_59__1_0\(9),
      I3 => colsW2_read_reg_14068(9),
      O => \ram_reg_i_82__1_n_4\
    );
\ram_reg_i_83__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW2_read_reg_14068(14),
      I1 => \ram_reg_i_59__1_0\(14),
      I2 => colsW2_read_reg_14068(15),
      I3 => \ram_reg_i_59__1_0\(15),
      O => \ram_reg_i_83__1_n_4\
    );
\ram_reg_i_84__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW2_read_reg_14068(12),
      I1 => \ram_reg_i_59__1_0\(12),
      I2 => colsW2_read_reg_14068(13),
      I3 => \ram_reg_i_59__1_0\(13),
      O => \ram_reg_i_84__0_n_4\
    );
ram_reg_i_85: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW2_read_reg_14068(10),
      I1 => \ram_reg_i_59__1_0\(10),
      I2 => colsW2_read_reg_14068(11),
      I3 => \ram_reg_i_59__1_0\(11),
      O => ram_reg_i_85_n_4
    );
ram_reg_i_86: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW2_read_reg_14068(8),
      I1 => \ram_reg_i_59__1_0\(8),
      I2 => colsW2_read_reg_14068(9),
      I3 => \ram_reg_i_59__1_0\(9),
      O => ram_reg_i_86_n_4
    );
ram_reg_i_87: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW2_read_reg_14068(6),
      I1 => \ram_reg_i_59__1_0\(6),
      I2 => \ram_reg_i_59__1_0\(7),
      I3 => colsW2_read_reg_14068(7),
      O => ram_reg_i_87_n_4
    );
ram_reg_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW2_read_reg_14068(4),
      I1 => \ram_reg_i_59__1_0\(4),
      I2 => \ram_reg_i_59__1_0\(5),
      I3 => colsW2_read_reg_14068(5),
      O => ram_reg_i_88_n_4
    );
ram_reg_i_89: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW2_read_reg_14068(2),
      I1 => \ram_reg_i_59__1_0\(2),
      I2 => \ram_reg_i_59__1_0\(3),
      I3 => colsW2_read_reg_14068(3),
      O => ram_reg_i_89_n_4
    );
ram_reg_i_90: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => colsW2_read_reg_14068(0),
      I1 => \ram_reg_i_59__1_0\(0),
      I2 => \ram_reg_i_59__1_0\(1),
      I3 => colsW2_read_reg_14068(1),
      O => ram_reg_i_90_n_4
    );
ram_reg_i_91: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW2_read_reg_14068(6),
      I1 => \ram_reg_i_59__1_0\(6),
      I2 => colsW2_read_reg_14068(7),
      I3 => \ram_reg_i_59__1_0\(7),
      O => ram_reg_i_91_n_4
    );
ram_reg_i_92: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW2_read_reg_14068(4),
      I1 => \ram_reg_i_59__1_0\(4),
      I2 => colsW2_read_reg_14068(5),
      I3 => \ram_reg_i_59__1_0\(5),
      O => ram_reg_i_92_n_4
    );
ram_reg_i_93: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW2_read_reg_14068(2),
      I1 => \ram_reg_i_59__1_0\(2),
      I2 => colsW2_read_reg_14068(3),
      I3 => \ram_reg_i_59__1_0\(3),
      O => ram_reg_i_93_n_4
    );
ram_reg_i_94: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => colsW2_read_reg_14068(0),
      I1 => \ram_reg_i_59__1_0\(0),
      I2 => colsW2_read_reg_14068(1),
      I3 => \ram_reg_i_59__1_0\(1),
      O => ram_reg_i_94_n_4
    );
\sub_ln159_reg_132[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(11),
      I1 => colsW2_read_reg_14068(12),
      O => \sub_ln159_reg_132[12]_i_2_n_4\
    );
\sub_ln159_reg_132[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(10),
      I1 => colsW2_read_reg_14068(11),
      O => \sub_ln159_reg_132[12]_i_3_n_4\
    );
\sub_ln159_reg_132[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(9),
      I1 => colsW2_read_reg_14068(10),
      O => \sub_ln159_reg_132[12]_i_4_n_4\
    );
\sub_ln159_reg_132[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(8),
      I1 => colsW2_read_reg_14068(9),
      O => \sub_ln159_reg_132[12]_i_5_n_4\
    );
\sub_ln159_reg_132[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(15),
      I1 => colsW2_read_reg_14068(16),
      O => \sub_ln159_reg_132[16]_i_2_n_4\
    );
\sub_ln159_reg_132[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(14),
      I1 => colsW2_read_reg_14068(15),
      O => \sub_ln159_reg_132[16]_i_3_n_4\
    );
\sub_ln159_reg_132[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(13),
      I1 => colsW2_read_reg_14068(14),
      O => \sub_ln159_reg_132[16]_i_4_n_4\
    );
\sub_ln159_reg_132[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(12),
      I1 => colsW2_read_reg_14068(13),
      O => \sub_ln159_reg_132[16]_i_5_n_4\
    );
\sub_ln159_reg_132[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(19),
      I1 => colsW2_read_reg_14068(20),
      O => \sub_ln159_reg_132[20]_i_2_n_4\
    );
\sub_ln159_reg_132[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(18),
      I1 => colsW2_read_reg_14068(19),
      O => \sub_ln159_reg_132[20]_i_3_n_4\
    );
\sub_ln159_reg_132[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(17),
      I1 => colsW2_read_reg_14068(18),
      O => \sub_ln159_reg_132[20]_i_4_n_4\
    );
\sub_ln159_reg_132[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(16),
      I1 => colsW2_read_reg_14068(17),
      O => \sub_ln159_reg_132[20]_i_5_n_4\
    );
\sub_ln159_reg_132[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(23),
      I1 => colsW2_read_reg_14068(24),
      O => \sub_ln159_reg_132[24]_i_2_n_4\
    );
\sub_ln159_reg_132[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(22),
      I1 => colsW2_read_reg_14068(23),
      O => \sub_ln159_reg_132[24]_i_3_n_4\
    );
\sub_ln159_reg_132[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(21),
      I1 => colsW2_read_reg_14068(22),
      O => \sub_ln159_reg_132[24]_i_4_n_4\
    );
\sub_ln159_reg_132[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(20),
      I1 => colsW2_read_reg_14068(21),
      O => \sub_ln159_reg_132[24]_i_5_n_4\
    );
\sub_ln159_reg_132[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(27),
      I1 => colsW2_read_reg_14068(28),
      O => \sub_ln159_reg_132[28]_i_2_n_4\
    );
\sub_ln159_reg_132[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(26),
      I1 => colsW2_read_reg_14068(27),
      O => \sub_ln159_reg_132[28]_i_3_n_4\
    );
\sub_ln159_reg_132[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(25),
      I1 => colsW2_read_reg_14068(26),
      O => \sub_ln159_reg_132[28]_i_4_n_4\
    );
\sub_ln159_reg_132[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(24),
      I1 => colsW2_read_reg_14068(25),
      O => \sub_ln159_reg_132[28]_i_5_n_4\
    );
\sub_ln159_reg_132[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(30),
      I1 => colsW2_read_reg_14068(31),
      O => \sub_ln159_reg_132[31]_i_2_n_4\
    );
\sub_ln159_reg_132[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(29),
      I1 => colsW2_read_reg_14068(30),
      O => \sub_ln159_reg_132[31]_i_3_n_4\
    );
\sub_ln159_reg_132[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(28),
      I1 => colsW2_read_reg_14068(29),
      O => \sub_ln159_reg_132[31]_i_4_n_4\
    );
\sub_ln159_reg_132[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(3),
      I1 => colsW2_read_reg_14068(4),
      O => \sub_ln159_reg_132[4]_i_3_n_4\
    );
\sub_ln159_reg_132[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(2),
      I1 => colsW2_read_reg_14068(3),
      O => \sub_ln159_reg_132[4]_i_4_n_4\
    );
\sub_ln159_reg_132[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(1),
      I1 => colsW2_read_reg_14068(2),
      O => \sub_ln159_reg_132[4]_i_5_n_4\
    );
\sub_ln159_reg_132[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(0),
      I1 => colsW2_read_reg_14068(1),
      O => \sub_ln159_reg_132[4]_i_6_n_4\
    );
\sub_ln159_reg_132[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(7),
      I1 => colsW2_read_reg_14068(8),
      O => \sub_ln159_reg_132[8]_i_2_n_4\
    );
\sub_ln159_reg_132[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(6),
      I1 => colsW2_read_reg_14068(7),
      O => \sub_ln159_reg_132[8]_i_3_n_4\
    );
\sub_ln159_reg_132[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(5),
      I1 => colsW2_read_reg_14068(6),
      O => \sub_ln159_reg_132[8]_i_4_n_4\
    );
\sub_ln159_reg_132[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => layer3_activations_q1(4),
      I1 => colsW2_read_reg_14068(5),
      O => \sub_ln159_reg_132[8]_i_5_n_4\
    );
\sub_ln159_reg_132_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln159_reg_132_reg[8]_i_1_n_4\,
      CO(3) => \sub_ln159_reg_132_reg[12]_i_1_n_4\,
      CO(2) => \sub_ln159_reg_132_reg[12]_i_1_n_5\,
      CO(1) => \sub_ln159_reg_132_reg[12]_i_1_n_6\,
      CO(0) => \sub_ln159_reg_132_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer3_activations_q1(11 downto 8),
      O(3 downto 0) => ram_reg_0(11 downto 8),
      S(3) => \sub_ln159_reg_132[12]_i_2_n_4\,
      S(2) => \sub_ln159_reg_132[12]_i_3_n_4\,
      S(1) => \sub_ln159_reg_132[12]_i_4_n_4\,
      S(0) => \sub_ln159_reg_132[12]_i_5_n_4\
    );
\sub_ln159_reg_132_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln159_reg_132_reg[12]_i_1_n_4\,
      CO(3) => \sub_ln159_reg_132_reg[16]_i_1_n_4\,
      CO(2) => \sub_ln159_reg_132_reg[16]_i_1_n_5\,
      CO(1) => \sub_ln159_reg_132_reg[16]_i_1_n_6\,
      CO(0) => \sub_ln159_reg_132_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer3_activations_q1(15 downto 12),
      O(3 downto 0) => ram_reg_0(15 downto 12),
      S(3) => \sub_ln159_reg_132[16]_i_2_n_4\,
      S(2) => \sub_ln159_reg_132[16]_i_3_n_4\,
      S(1) => \sub_ln159_reg_132[16]_i_4_n_4\,
      S(0) => \sub_ln159_reg_132[16]_i_5_n_4\
    );
\sub_ln159_reg_132_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln159_reg_132_reg[16]_i_1_n_4\,
      CO(3) => \sub_ln159_reg_132_reg[20]_i_1_n_4\,
      CO(2) => \sub_ln159_reg_132_reg[20]_i_1_n_5\,
      CO(1) => \sub_ln159_reg_132_reg[20]_i_1_n_6\,
      CO(0) => \sub_ln159_reg_132_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer3_activations_q1(19 downto 16),
      O(3 downto 0) => ram_reg_0(19 downto 16),
      S(3) => \sub_ln159_reg_132[20]_i_2_n_4\,
      S(2) => \sub_ln159_reg_132[20]_i_3_n_4\,
      S(1) => \sub_ln159_reg_132[20]_i_4_n_4\,
      S(0) => \sub_ln159_reg_132[20]_i_5_n_4\
    );
\sub_ln159_reg_132_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln159_reg_132_reg[20]_i_1_n_4\,
      CO(3) => \sub_ln159_reg_132_reg[24]_i_1_n_4\,
      CO(2) => \sub_ln159_reg_132_reg[24]_i_1_n_5\,
      CO(1) => \sub_ln159_reg_132_reg[24]_i_1_n_6\,
      CO(0) => \sub_ln159_reg_132_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer3_activations_q1(23 downto 20),
      O(3 downto 0) => ram_reg_0(23 downto 20),
      S(3) => \sub_ln159_reg_132[24]_i_2_n_4\,
      S(2) => \sub_ln159_reg_132[24]_i_3_n_4\,
      S(1) => \sub_ln159_reg_132[24]_i_4_n_4\,
      S(0) => \sub_ln159_reg_132[24]_i_5_n_4\
    );
\sub_ln159_reg_132_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln159_reg_132_reg[24]_i_1_n_4\,
      CO(3) => \sub_ln159_reg_132_reg[28]_i_1_n_4\,
      CO(2) => \sub_ln159_reg_132_reg[28]_i_1_n_5\,
      CO(1) => \sub_ln159_reg_132_reg[28]_i_1_n_6\,
      CO(0) => \sub_ln159_reg_132_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer3_activations_q1(27 downto 24),
      O(3 downto 0) => ram_reg_0(27 downto 24),
      S(3) => \sub_ln159_reg_132[28]_i_2_n_4\,
      S(2) => \sub_ln159_reg_132[28]_i_3_n_4\,
      S(1) => \sub_ln159_reg_132[28]_i_4_n_4\,
      S(0) => \sub_ln159_reg_132[28]_i_5_n_4\
    );
\sub_ln159_reg_132_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln159_reg_132_reg[28]_i_1_n_4\,
      CO(3 downto 2) => \NLW_sub_ln159_reg_132_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_ln159_reg_132_reg[31]_i_1_n_6\,
      CO(0) => \sub_ln159_reg_132_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => layer3_activations_q1(29 downto 28),
      O(3) => \NLW_sub_ln159_reg_132_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => ram_reg_0(30 downto 28),
      S(3) => '0',
      S(2) => \sub_ln159_reg_132[31]_i_2_n_4\,
      S(1) => \sub_ln159_reg_132[31]_i_3_n_4\,
      S(0) => \sub_ln159_reg_132[31]_i_4_n_4\
    );
\sub_ln159_reg_132_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_ln159_reg_132_reg[4]_i_1_n_4\,
      CO(2) => \sub_ln159_reg_132_reg[4]_i_1_n_5\,
      CO(1) => \sub_ln159_reg_132_reg[4]_i_1_n_6\,
      CO(0) => \sub_ln159_reg_132_reg[4]_i_1_n_7\,
      CYINIT => \sub_ln159_reg_132_reg[4]\,
      DI(3 downto 0) => layer3_activations_q1(3 downto 0),
      O(3 downto 0) => ram_reg_0(3 downto 0),
      S(3) => \sub_ln159_reg_132[4]_i_3_n_4\,
      S(2) => \sub_ln159_reg_132[4]_i_4_n_4\,
      S(1) => \sub_ln159_reg_132[4]_i_5_n_4\,
      S(0) => \sub_ln159_reg_132[4]_i_6_n_4\
    );
\sub_ln159_reg_132_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln159_reg_132_reg[4]_i_1_n_4\,
      CO(3) => \sub_ln159_reg_132_reg[8]_i_1_n_4\,
      CO(2) => \sub_ln159_reg_132_reg[8]_i_1_n_5\,
      CO(1) => \sub_ln159_reg_132_reg[8]_i_1_n_6\,
      CO(0) => \sub_ln159_reg_132_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => layer3_activations_q1(7 downto 4),
      O(3 downto 0) => ram_reg_0(7 downto 4),
      S(3) => \sub_ln159_reg_132[8]_i_2_n_4\,
      S(2) => \sub_ln159_reg_132[8]_i_3_n_4\,
      S(1) => \sub_ln159_reg_132[8]_i_4_n_4\,
      S(0) => \sub_ln159_reg_132[8]_i_5_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    vld_out : out STD_LOGIC;
    \data_p1_reg[30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in_t_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_stream_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    input_stream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both is
  signal \FSM_sequential_state[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__1_n_4\ : STD_LOGIC;
  signal ack_in_t_i_1_n_4 : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal input_stream_TDATA_int_regslice : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal input_stream_TREADY_int_regslice : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^vld_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair394";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of ack_in_t_i_1 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of ack_in_t_i_2 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \state[1]_i_1__1\ : label is "soft_lutpair395";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_out(0) <= \^data_out\(0);
  vld_out <= \^vld_out\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080FF80FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^vld_out\,
      I3 => \state__0\(0),
      I4 => input_stream_TVALID,
      I5 => \state__0\(1),
      O => \FSM_sequential_state[0]_i_1__1_n_4\
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => input_stream_TREADY_int_regslice,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^ack_in_t_reg_0\,
      I4 => input_stream_TVALID,
      O => \FSM_sequential_state[1]_i_1__1_n_4\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__1_n_4\,
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__1_n_4\,
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\X0_input_255_fu_2092[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(22),
      I1 => input_stream_TDATA_int_regslice(23),
      O => \data_p1_reg[22]_0\(3)
    );
\X0_input_255_fu_2092[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(20),
      I1 => input_stream_TDATA_int_regslice(21),
      O => \data_p1_reg[22]_0\(2)
    );
\X0_input_255_fu_2092[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(18),
      I1 => input_stream_TDATA_int_regslice(19),
      O => \data_p1_reg[22]_0\(1)
    );
\X0_input_255_fu_2092[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(16),
      I1 => input_stream_TDATA_int_regslice(17),
      O => \data_p1_reg[22]_0\(0)
    );
\X0_input_255_fu_2092[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(14),
      I1 => input_stream_TDATA_int_regslice(15),
      O => \data_p1_reg[14]_0\(3)
    );
\X0_input_255_fu_2092[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(12),
      I1 => input_stream_TDATA_int_regslice(13),
      O => \data_p1_reg[14]_0\(2)
    );
\X0_input_255_fu_2092[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(10),
      I1 => input_stream_TDATA_int_regslice(11),
      O => \data_p1_reg[14]_0\(1)
    );
\X0_input_255_fu_2092[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(8),
      I1 => input_stream_TDATA_int_regslice(9),
      O => \data_p1_reg[14]_0\(0)
    );
\X0_input_255_fu_2092[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(0),
      I1 => input_stream_TDATA_int_regslice(1),
      O => DI(0)
    );
\X0_input_255_fu_2092[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(6),
      I1 => input_stream_TDATA_int_regslice(7),
      O => S(3)
    );
\X0_input_255_fu_2092[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(4),
      I1 => input_stream_TDATA_int_regslice(5),
      O => S(2)
    );
\X0_input_255_fu_2092[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(2),
      I1 => input_stream_TDATA_int_regslice(3),
      O => S(1)
    );
\X0_input_255_fu_2092[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(0),
      I1 => input_stream_TDATA_int_regslice(1),
      O => S(0)
    );
\X0_input_255_fu_2092[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(30),
      I1 => \^data_out\(0),
      O => \data_p1_reg[30]_0\(3)
    );
\X0_input_255_fu_2092[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(28),
      I1 => input_stream_TDATA_int_regslice(29),
      O => \data_p1_reg[30]_0\(2)
    );
\X0_input_255_fu_2092[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(26),
      I1 => input_stream_TDATA_int_regslice(27),
      O => \data_p1_reg[30]_0\(1)
    );
\X0_input_255_fu_2092[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(24),
      I1 => input_stream_TDATA_int_regslice(25),
      O => \data_p1_reg[30]_0\(0)
    );
ack_in_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => input_stream_TREADY_int_regslice,
      I1 => input_stream_TVALID,
      I2 => \^ack_in_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => ack_in_t_i_1_n_4
    );
ack_in_t_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^vld_out\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(0),
      O => input_stream_TREADY_int_regslice
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_1_n_4,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(0),
      I1 => input_stream_TDATA(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(0)
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(10),
      I1 => input_stream_TDATA(10),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(10)
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(11),
      I1 => input_stream_TDATA(11),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(11)
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(12),
      I1 => input_stream_TDATA(12),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(12)
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(13),
      I1 => input_stream_TDATA(13),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(13)
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(14),
      I1 => input_stream_TDATA(14),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(14)
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(15),
      I1 => input_stream_TDATA(15),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(15)
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(16),
      I1 => input_stream_TDATA(16),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(16)
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(17),
      I1 => input_stream_TDATA(17),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(17)
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(18),
      I1 => input_stream_TDATA(18),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(18)
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(19),
      I1 => input_stream_TDATA(19),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(19)
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(1),
      I1 => input_stream_TDATA(1),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(1)
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(20),
      I1 => input_stream_TDATA(20),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(20)
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(21),
      I1 => input_stream_TDATA(21),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(21)
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(22),
      I1 => input_stream_TDATA(22),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(22)
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(23),
      I1 => input_stream_TDATA(23),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(23)
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(24),
      I1 => input_stream_TDATA(24),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(24)
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(25),
      I1 => input_stream_TDATA(25),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(25)
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(26),
      I1 => input_stream_TDATA(26),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(26)
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(27),
      I1 => input_stream_TDATA(27),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(27)
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(28),
      I1 => input_stream_TDATA(28),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(28)
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(29),
      I1 => input_stream_TDATA(29),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(29)
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(2),
      I1 => input_stream_TDATA(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(2)
    );
\data_p1[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(30),
      I1 => input_stream_TDATA(30),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(30)
    );
\data_p1[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E240404040404040"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => input_stream_TVALID,
      I3 => \^vld_out\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => Q(0),
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(31),
      I1 => input_stream_TDATA(31),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(31)
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(3),
      I1 => input_stream_TDATA(3),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(3)
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(4),
      I1 => input_stream_TDATA(4),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(4)
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(5),
      I1 => input_stream_TDATA(5),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(5)
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(6),
      I1 => input_stream_TDATA(6),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(6)
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(7),
      I1 => input_stream_TDATA(7),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(7)
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(8),
      I1 => input_stream_TDATA(8),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(8)
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(9),
      I1 => input_stream_TDATA(9),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(9)
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(0),
      Q => input_stream_TDATA_int_regslice(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(10),
      Q => input_stream_TDATA_int_regslice(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(11),
      Q => input_stream_TDATA_int_regslice(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(12),
      Q => input_stream_TDATA_int_regslice(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(13),
      Q => input_stream_TDATA_int_regslice(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(14),
      Q => input_stream_TDATA_int_regslice(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(15),
      Q => input_stream_TDATA_int_regslice(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(16),
      Q => input_stream_TDATA_int_regslice(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(17),
      Q => input_stream_TDATA_int_regslice(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(18),
      Q => input_stream_TDATA_int_regslice(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(19),
      Q => input_stream_TDATA_int_regslice(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(1),
      Q => input_stream_TDATA_int_regslice(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(20),
      Q => input_stream_TDATA_int_regslice(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(21),
      Q => input_stream_TDATA_int_regslice(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(22),
      Q => input_stream_TDATA_int_regslice(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(23),
      Q => input_stream_TDATA_int_regslice(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(24),
      Q => input_stream_TDATA_int_regslice(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(25),
      Q => input_stream_TDATA_int_regslice(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(26),
      Q => input_stream_TDATA_int_regslice(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(27),
      Q => input_stream_TDATA_int_regslice(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(28),
      Q => input_stream_TDATA_int_regslice(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(29),
      Q => input_stream_TDATA_int_regslice(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(2),
      Q => input_stream_TDATA_int_regslice(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(30),
      Q => input_stream_TDATA_int_regslice(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(31),
      Q => \^data_out\(0),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(3),
      Q => input_stream_TDATA_int_regslice(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(4),
      Q => input_stream_TDATA_int_regslice(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(5),
      Q => input_stream_TDATA_int_regslice(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(6),
      Q => input_stream_TDATA_int_regslice(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(7),
      Q => input_stream_TDATA_int_regslice(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(8),
      Q => input_stream_TDATA_int_regslice(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(9),
      Q => input_stream_TDATA_int_regslice(9),
      R => '0'
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => input_stream_TVALID,
      I1 => \^ack_in_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(9),
      Q => data_p2(9),
      R => '0'
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F0F070F070F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => Q(0),
      I2 => \^vld_out\,
      I3 => state(1),
      I4 => \^ack_in_t_reg_0\,
      I5 => input_stream_TVALID,
      O => \state[0]_i_1__1_n_4\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8FFFF"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => state(1),
      I3 => input_stream_TVALID,
      I4 => \^vld_out\,
      O => \state[1]_i_1__1_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_4\,
      Q => \^vld_out\,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_4\,
      Q => state(1),
      S => ap_rst_n_inv
    );
\trunc_ln103_reg_7803[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^vld_out\,
      I1 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4 is
  port (
    output_stream_TREADY_int_regslice : out STD_LOGIC;
    output_stream_TVALID : out STD_LOGIC;
    load_p2 : out STD_LOGIC;
    load_p2_0 : out STD_LOGIC;
    layer3_activations_ce0 : out STD_LOGIC;
    ack_in_t_reg_0 : out STD_LOGIC;
    output_stream_TDATA_reg1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : out STD_LOGIC;
    output_stream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    output_stream_TREADY : in STD_LOGIC;
    \data_p2_reg[3]_0\ : in STD_LOGIC;
    \data_p2_reg[3]_1\ : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0 : in STD_LOGIC;
    layer3_activations_address01 : in STD_LOGIC;
    ap_NS_fsm1 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    output_stream_TDATA_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4 : entity is "feedforward_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4 is
  signal \FSM_sequential_state[0]_i_1__5_n_4\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__2_n_4\ : STD_LOGIC;
  signal \ack_in_t_i_1__0_n_4\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \^output_stream_tdata_reg1\ : STD_LOGIC;
  signal \^output_stream_tready_int_regslice\ : STD_LOGIC;
  signal \^output_stream_tvalid\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_4\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[3]_i_2\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \ram_reg_i_50__0\ : label is "soft_lutpair396";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  output_stream_TDATA_reg1 <= \^output_stream_tdata_reg1\;
  output_stream_TREADY_int_regslice <= \^output_stream_tready_int_regslice\;
  output_stream_TVALID <= \^output_stream_tvalid\;
\FSM_sequential_state[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => Q(2),
      I3 => \^output_stream_tready_int_regslice\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \state__0\(1),
      O => \FSM_sequential_state[0]_i_1__5_n_4\
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC4C4C4C4C4C4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^output_stream_tready_int_regslice\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => Q(2),
      O => \FSM_sequential_state[1]_i_1__2_n_4\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__5_n_4\,
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__2_n_4\,
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0FFFFFAFAF0F0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => Q(2),
      I2 => \^output_stream_tready_int_regslice\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \ack_in_t_i_1__0_n_4\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__0_n_4\,
      Q => \^output_stream_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F222F222F222F2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      I2 => Q(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => output_stream_TREADY,
      O => D(0)
    );
\ap_CS_fsm[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F888F888F888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => output_stream_TREADY,
      O => D(1)
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(0),
      I1 => \data_p2_reg[31]_0\(0),
      I2 => output_stream_TDATA_reg(0),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(0)
    );
\data_p1[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(10),
      I1 => \data_p2_reg[31]_0\(10),
      I2 => output_stream_TDATA_reg(10),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(10)
    );
\data_p1[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(11),
      I1 => \data_p2_reg[31]_0\(11),
      I2 => output_stream_TDATA_reg(11),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(11)
    );
\data_p1[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(12),
      I1 => \data_p2_reg[31]_0\(12),
      I2 => output_stream_TDATA_reg(12),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(12)
    );
\data_p1[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(13),
      I1 => \data_p2_reg[31]_0\(13),
      I2 => output_stream_TDATA_reg(13),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(13)
    );
\data_p1[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(14),
      I1 => \data_p2_reg[31]_0\(14),
      I2 => output_stream_TDATA_reg(14),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(14)
    );
\data_p1[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(15),
      I1 => \data_p2_reg[31]_0\(15),
      I2 => output_stream_TDATA_reg(15),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(15)
    );
\data_p1[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(16),
      I1 => \data_p2_reg[31]_0\(16),
      I2 => output_stream_TDATA_reg(16),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(16)
    );
\data_p1[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(17),
      I1 => \data_p2_reg[31]_0\(17),
      I2 => output_stream_TDATA_reg(17),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(17)
    );
\data_p1[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(18),
      I1 => \data_p2_reg[31]_0\(18),
      I2 => output_stream_TDATA_reg(18),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(18)
    );
\data_p1[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(19),
      I1 => \data_p2_reg[31]_0\(19),
      I2 => output_stream_TDATA_reg(19),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(19)
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(1),
      I1 => \data_p2_reg[31]_0\(1),
      I2 => output_stream_TDATA_reg(1),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(1)
    );
\data_p1[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(20),
      I1 => \data_p2_reg[31]_0\(20),
      I2 => output_stream_TDATA_reg(20),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(20)
    );
\data_p1[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(21),
      I1 => \data_p2_reg[31]_0\(21),
      I2 => output_stream_TDATA_reg(21),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(21)
    );
\data_p1[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(22),
      I1 => \data_p2_reg[31]_0\(22),
      I2 => output_stream_TDATA_reg(22),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(22)
    );
\data_p1[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(23),
      I1 => \data_p2_reg[31]_0\(23),
      I2 => output_stream_TDATA_reg(23),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(23)
    );
\data_p1[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(24),
      I1 => \data_p2_reg[31]_0\(24),
      I2 => output_stream_TDATA_reg(24),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(24)
    );
\data_p1[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(25),
      I1 => \data_p2_reg[31]_0\(25),
      I2 => output_stream_TDATA_reg(25),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(25)
    );
\data_p1[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(26),
      I1 => \data_p2_reg[31]_0\(26),
      I2 => output_stream_TDATA_reg(26),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(26)
    );
\data_p1[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(27),
      I1 => \data_p2_reg[31]_0\(27),
      I2 => output_stream_TDATA_reg(27),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(27)
    );
\data_p1[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(28),
      I1 => \data_p2_reg[31]_0\(28),
      I2 => output_stream_TDATA_reg(28),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(28)
    );
\data_p1[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(29),
      I1 => \data_p2_reg[31]_0\(29),
      I2 => output_stream_TDATA_reg(29),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(29)
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(2),
      I1 => \data_p2_reg[31]_0\(2),
      I2 => output_stream_TDATA_reg(2),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(2)
    );
\data_p1[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(30),
      I1 => \data_p2_reg[31]_0\(30),
      I2 => output_stream_TDATA_reg(30),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(30)
    );
\data_p1[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222222240000000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^output_stream_tready_int_regslice\,
      I4 => Q(2),
      I5 => output_stream_TREADY,
      O => load_p1
    );
\data_p1[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(31),
      I1 => \data_p2_reg[31]_0\(31),
      I2 => output_stream_TDATA_reg(31),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(31)
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(3),
      I1 => \data_p2_reg[31]_0\(3),
      I2 => output_stream_TDATA_reg(3),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(3)
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(4),
      I1 => \data_p2_reg[31]_0\(4),
      I2 => output_stream_TDATA_reg(4),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(4)
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(5),
      I1 => \data_p2_reg[31]_0\(5),
      I2 => output_stream_TDATA_reg(5),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(5)
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(6),
      I1 => \data_p2_reg[31]_0\(6),
      I2 => output_stream_TDATA_reg(6),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(6)
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(7),
      I1 => \data_p2_reg[31]_0\(7),
      I2 => output_stream_TDATA_reg(7),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(7)
    );
\data_p1[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(8),
      I1 => \data_p2_reg[31]_0\(8),
      I2 => output_stream_TDATA_reg(8),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(8)
    );
\data_p1[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(9),
      I1 => \data_p2_reg[31]_0\(9),
      I2 => output_stream_TDATA_reg(9),
      I3 => \^output_stream_tdata_reg1\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(9)
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(0),
      Q => output_stream_TDATA(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(10),
      Q => output_stream_TDATA(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(11),
      Q => output_stream_TDATA(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(12),
      Q => output_stream_TDATA(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(13),
      Q => output_stream_TDATA(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(14),
      Q => output_stream_TDATA(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(15),
      Q => output_stream_TDATA(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(16),
      Q => output_stream_TDATA(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(17),
      Q => output_stream_TDATA(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(18),
      Q => output_stream_TDATA(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(19),
      Q => output_stream_TDATA(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(1),
      Q => output_stream_TDATA(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(20),
      Q => output_stream_TDATA(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(21),
      Q => output_stream_TDATA(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(22),
      Q => output_stream_TDATA(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(23),
      Q => output_stream_TDATA(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(24),
      Q => output_stream_TDATA(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(25),
      Q => output_stream_TDATA(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(26),
      Q => output_stream_TDATA(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(27),
      Q => output_stream_TDATA(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(28),
      Q => output_stream_TDATA(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(29),
      Q => output_stream_TDATA(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(2),
      Q => output_stream_TDATA(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(30),
      Q => output_stream_TDATA(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(31),
      Q => output_stream_TDATA(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(3),
      Q => output_stream_TDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(4),
      Q => output_stream_TDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(5),
      Q => output_stream_TDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(6),
      Q => output_stream_TDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(7),
      Q => output_stream_TDATA(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(8),
      Q => output_stream_TDATA(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(9),
      Q => output_stream_TDATA(9),
      R => '0'
    );
\data_p2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(2),
      I1 => \^output_stream_tready_int_regslice\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \data_p2_reg[3]_0\,
      O => load_p2
    );
\data_p2[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(2),
      I1 => \^output_stream_tready_int_regslice\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \data_p2_reg[3]_1\,
      O => load_p2_0
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[31]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => output_stream_TREADY,
      O => ap_done
    );
\output_stream_TDATA_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \^output_stream_tready_int_regslice\,
      I2 => ap_enable_reg_pp0_iter1,
      O => \^output_stream_tdata_reg1\
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0,
      I4 => layer3_activations_address01,
      I5 => Q(1),
      O => layer3_activations_ce0
    );
\ram_reg_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^output_stream_tready_int_regslice\,
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter1,
      O => \^ack_in_t_reg_0\
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC4C4C4C4C4C4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \^output_stream_tvalid\,
      I2 => state(1),
      I3 => \^output_stream_tready_int_regslice\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => Q(2),
      O => \state[0]_i_1__2_n_4\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => state(1),
      I2 => Q(2),
      I3 => \^output_stream_tready_int_regslice\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \^output_stream_tvalid\,
      O => \state[1]_i_1__2_n_4\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_4\,
      Q => \^output_stream_tvalid\,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_4\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0\ is
  port (
    output_stream_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in_t_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TREADY : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID : in STD_LOGIC;
    load_p2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0\ : entity is "feedforward_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0\ is
  signal \ack_in_t_i_1__1_n_4\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[3]_i_2_n_4\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \data_p2[3]_i_1_n_4\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair397";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__1\ : label is "soft_lutpair397";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => Q(0),
      I3 => output_stream_TREADY_int_regslice,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^ack_in_t_reg_0\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID,
      I2 => \^ack_in_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__1_n_4\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__1_n_4\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222222240000000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => output_stream_TREADY_int_regslice,
      I4 => Q(0),
      I5 => output_stream_TREADY,
      O => load_p1
    );
\data_p1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \data_p1[3]_i_2_n_4\
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_2_n_4\,
      Q => output_stream_TKEEP(0),
      R => '0'
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(0),
      O => \data_p2[3]_i_1_n_4\
    );
\data_p2_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => '1',
      Q => data_p2(3),
      S => \data_p2[3]_i_1_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5\ is
  port (
    output_stream_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in_t_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TREADY : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID : in STD_LOGIC;
    load_p2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5\ : entity is "feedforward_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5\ is
  signal \ack_in_t_i_1__2_n_4\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[3]_i_2__0_n_4\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \data_p2[3]_i_1__0_n_4\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__4\ : label is "soft_lutpair399";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__2\ : label is "soft_lutpair399";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => Q(0),
      I3 => output_stream_TREADY_int_regslice,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^ack_in_t_reg_0\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID,
      I2 => \^ack_in_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__2_n_4\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__2_n_4\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222222240000000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => output_stream_TREADY_int_regslice,
      I4 => Q(0),
      I5 => output_stream_TREADY,
      O => load_p1
    );
\data_p1[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      O => \data_p1[3]_i_2__0_n_4\
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_2__0_n_4\,
      Q => output_stream_TSTRB(0),
      R => '0'
    );
\data_p2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(0),
      O => \data_p2[3]_i_1__0_n_4\
    );
\data_p2_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => '1',
      Q => data_p2(3),
      S => \data_p2[3]_i_1__0_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    data_p2 : out STD_LOGIC;
    output_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    output_stream_TREADY : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST : in STD_LOGIC;
    output_stream_TDATA_reg1 : in STD_LOGIC;
    output_stream_TLAST_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1\ : entity is "feedforward_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1\ is
  signal \ack_in_t_i_1__3_n_4\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \data_p1[0]_i_2_n_4\ : STD_LOGIC;
  signal \^data_p2\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^output_stream_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__5\ : label is "soft_lutpair398";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__3\ : label is "soft_lutpair398";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_p2 <= \^data_p2\;
  output_stream_TLAST(0) <= \^output_stream_tlast\(0);
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => Q(0),
      I3 => output_stream_TREADY_int_regslice,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^ack_in_t_reg_0\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID,
      I2 => \^ack_in_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__3_n_4\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__3_n_4\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBEFFFA8082000"
    )
        port map (
      I0 => \data_p1[0]_i_2_n_4\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID,
      I4 => output_stream_TREADY,
      I5 => \^output_stream_tlast\(0),
      O => \data_p1[0]_i_1__2_n_4\
    );
\data_p1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \^data_p2\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST,
      I4 => output_stream_TDATA_reg1,
      I5 => output_stream_TLAST_reg,
      O => \data_p1[0]_i_2_n_4\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__2_n_4\,
      Q => \^output_stream_tlast\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_0\,
      Q => \^data_p2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_103_1 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dout_tmp : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg : in STD_LOGIC;
    \i_fu_1068_reg[8]_i_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_assign_reg_14935_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X0_input_255_fu_2092_reg[0]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X0_input_255_fu_2092_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X0_input_fu_1072_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \X0_input_fu_1072_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_103_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_103_1 is
  signal \X0_input_100_fu_1472[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_101_fu_1476[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_102_fu_1480[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_103_fu_1484[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_104_fu_1488[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_105_fu_1492[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_106_fu_1496[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_107_fu_1500[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_108_fu_1504[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_109_fu_1508[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_10_fu_1112[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_110_fu_1512[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_111_fu_1516[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_112_fu_1520[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_113_fu_1524[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_114_fu_1528[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_115_fu_1532[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_116_fu_1536[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_117_fu_1540[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_118_fu_1544[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_119_fu_1548[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_11_fu_1116[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_120_fu_1552[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_120_fu_1552[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_121_fu_1556[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_121_fu_1556[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_122_fu_1560[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_122_fu_1560[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_123_fu_1564[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_123_fu_1564[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_124_fu_1568[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_124_fu_1568[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_125_fu_1572[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_125_fu_1572[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_126_fu_1576[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_126_fu_1576[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_127_fu_1580[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_127_fu_1580[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_128_fu_1584[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_129_fu_1588[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_12_fu_1120[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_130_fu_1592[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_131_fu_1596[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_132_fu_1600[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_133_fu_1604[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_134_fu_1608[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_135_fu_1612[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_135_fu_1612[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_136_fu_1616[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_137_fu_1620[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_138_fu_1624[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_139_fu_1628[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_13_fu_1124[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_140_fu_1632[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_141_fu_1636[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_142_fu_1640[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_143_fu_1644[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_143_fu_1644[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_144_fu_1648[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_145_fu_1652[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_146_fu_1656[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_147_fu_1660[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_148_fu_1664[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_149_fu_1668[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_14_fu_1128[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_150_fu_1672[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_151_fu_1676[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_151_fu_1676[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_152_fu_1680[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_153_fu_1684[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_154_fu_1688[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_155_fu_1692[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_156_fu_1696[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_157_fu_1700[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_158_fu_1704[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_159_fu_1708[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_159_fu_1708[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_15_fu_1132[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_160_fu_1712[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_161_fu_1716[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_162_fu_1720[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_163_fu_1724[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_164_fu_1728[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_165_fu_1732[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_166_fu_1736[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_167_fu_1740[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_167_fu_1740[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_168_fu_1744[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_169_fu_1748[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_16_fu_1136[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_170_fu_1752[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_171_fu_1756[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_172_fu_1760[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_173_fu_1764[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_174_fu_1768[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_175_fu_1772[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_175_fu_1772[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_176_fu_1776[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_177_fu_1780[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_178_fu_1784[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_179_fu_1788[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_17_fu_1140[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_180_fu_1792[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_181_fu_1796[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_182_fu_1800[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_183_fu_1804[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_183_fu_1804[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_184_fu_1808[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_185_fu_1812[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_186_fu_1816[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_187_fu_1820[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_188_fu_1824[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_189_fu_1828[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_18_fu_1144[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_190_fu_1832[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_191_fu_1836[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_191_fu_1836[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_192_fu_1840[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_193_fu_1844[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_194_fu_1848[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_195_fu_1852[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_196_fu_1856[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_197_fu_1860[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_198_fu_1864[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_199_fu_1868[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_199_fu_1868[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_19_fu_1148[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_1_fu_1076[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_200_fu_1872[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_201_fu_1876[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_202_fu_1880[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_203_fu_1884[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_204_fu_1888[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_205_fu_1892[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_206_fu_1896[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_207_fu_1900[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_207_fu_1900[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_208_fu_1904[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_209_fu_1908[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_20_fu_1152[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_210_fu_1912[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_211_fu_1916[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_212_fu_1920[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_213_fu_1924[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_214_fu_1928[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_215_fu_1932[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_215_fu_1932[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_216_fu_1936[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_217_fu_1940[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_218_fu_1944[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_219_fu_1948[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_21_fu_1156[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_220_fu_1952[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_221_fu_1956[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_222_fu_1960[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_223_fu_1964[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_223_fu_1964[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_224_fu_1968[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_225_fu_1972[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_226_fu_1976[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_227_fu_1980[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_228_fu_1984[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_229_fu_1988[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_22_fu_1160[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_230_fu_1992[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_231_fu_1996[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_231_fu_1996[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_232_fu_2000[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_233_fu_2004[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_234_fu_2008[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_235_fu_2012[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_236_fu_2016[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_237_fu_2020[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_238_fu_2024[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_239_fu_2028[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_239_fu_2028[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_23_fu_1164[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_240_fu_2032[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_241_fu_2036[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_242_fu_2040[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_243_fu_2044[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_244_fu_2048[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_245_fu_2052[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_246_fu_2056[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_247_fu_2060[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_247_fu_2060[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_248_fu_2064[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_248_fu_2064[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_249_fu_2068[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_249_fu_2068[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_24_fu_1168[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_250_fu_2072[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_250_fu_2072[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_251_fu_2076[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_251_fu_2076[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_252_fu_2080[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_252_fu_2080[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_253_fu_2084[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_253_fu_2084[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_254_fu_2088[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_254_fu_2088[0]_i_2_n_4\ : STD_LOGIC;
  signal \X0_input_255_fu_2092[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_255_fu_2092[0]_i_3_n_4\ : STD_LOGIC;
  signal \X0_input_255_fu_2092[0]_i_4_n_4\ : STD_LOGIC;
  signal \X0_input_255_fu_2092_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \X0_input_255_fu_2092_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \X0_input_255_fu_2092_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \X0_input_255_fu_2092_reg[0]_i_10_n_7\ : STD_LOGIC;
  signal \X0_input_255_fu_2092_reg[0]_i_15_n_4\ : STD_LOGIC;
  signal \X0_input_255_fu_2092_reg[0]_i_15_n_5\ : STD_LOGIC;
  signal \X0_input_255_fu_2092_reg[0]_i_15_n_6\ : STD_LOGIC;
  signal \X0_input_255_fu_2092_reg[0]_i_15_n_7\ : STD_LOGIC;
  signal \X0_input_255_fu_2092_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \X0_input_255_fu_2092_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \X0_input_255_fu_2092_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \X0_input_255_fu_2092_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \X0_input_255_fu_2092_reg[0]_i_5_n_5\ : STD_LOGIC;
  signal \X0_input_255_fu_2092_reg[0]_i_5_n_6\ : STD_LOGIC;
  signal \X0_input_255_fu_2092_reg[0]_i_5_n_7\ : STD_LOGIC;
  signal X0_input_256_fu_3943_p2 : STD_LOGIC;
  signal \X0_input_25_fu_1172[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_26_fu_1176[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_27_fu_1180[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_28_fu_1184[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_29_fu_1188[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_2_fu_1080[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_30_fu_1192[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_31_fu_1196[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_32_fu_1200[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_33_fu_1204[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_34_fu_1208[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_35_fu_1212[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_36_fu_1216[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_37_fu_1220[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_38_fu_1224[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_39_fu_1228[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_3_fu_1084[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_40_fu_1232[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_41_fu_1236[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_42_fu_1240[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_43_fu_1244[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_44_fu_1248[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_45_fu_1252[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_46_fu_1256[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_47_fu_1260[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_48_fu_1264[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_49_fu_1268[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_4_fu_1088[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_50_fu_1272[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_51_fu_1276[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_52_fu_1280[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_53_fu_1284[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_54_fu_1288[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_55_fu_1292[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_56_fu_1296[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_57_fu_1300[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_58_fu_1304[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_59_fu_1308[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_5_fu_1092[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_60_fu_1312[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_61_fu_1316[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_62_fu_1320[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_63_fu_1324[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_64_fu_1328[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_65_fu_1332[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_66_fu_1336[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_67_fu_1340[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_68_fu_1344[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_69_fu_1348[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_6_fu_1096[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_70_fu_1352[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_71_fu_1356[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_72_fu_1360[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_73_fu_1364[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_74_fu_1368[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_75_fu_1372[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_76_fu_1376[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_77_fu_1380[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_78_fu_1384[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_79_fu_1388[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_7_fu_1100[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_80_fu_1392[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_81_fu_1396[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_82_fu_1400[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_83_fu_1404[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_84_fu_1408[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_85_fu_1412[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_86_fu_1416[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_87_fu_1420[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_88_fu_1424[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_89_fu_1428[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_8_fu_1104[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_90_fu_1432[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_91_fu_1436[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_92_fu_1440[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_93_fu_1444[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_94_fu_1448[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_95_fu_1452[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_96_fu_1456[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_97_fu_1460[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_98_fu_1464[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_99_fu_1468[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_9_fu_1108[0]_i_1_n_4\ : STD_LOGIC;
  signal \X0_input_fu_1072[0]_i_1_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_100_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_101_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_102_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_103_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_104_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_105_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_106_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_107_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_108_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_109_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_110_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_111_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_112_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_113_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_114_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_115_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_116_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_117_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_118_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_119_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_4_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_56_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_57_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_58_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_59_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_5_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_60_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_61_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_62_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_63_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_64_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_65_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_66_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_67_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_68_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_69_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_6_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_70_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_71_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_72_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_73_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_74_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_75_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_76_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_77_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_78_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_79_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_7_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_80_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_81_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_82_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_83_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_84_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_85_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_86_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_87_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_88_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_89_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_90_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_91_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_92_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_93_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_94_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_95_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_96_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_97_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_98_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935[0]_i_99_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_12_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_14_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_15_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_16_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_17_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_18_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_19_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_21_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_22_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_23_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_24_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_25_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_26_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_27_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_28_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_29_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_30_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_31_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_32_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_33_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_34_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_35_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_36_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_37_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_38_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_39_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_40_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_41_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_42_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_43_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_44_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_45_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_46_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_47_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_48_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_49_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_50_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_51_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_52_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_53_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_54_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_55_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \a_assign_reg_14935_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal add_ln103_fu_3924_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_100_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_101_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_102_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_103_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_104_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_105_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_106_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_107_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_108_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_109_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_10_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_110_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_111_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_112_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_113_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_114_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_115_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_116_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_117_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_118_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_119_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_11_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_120_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_121_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_122_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_123_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_124_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_125_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_126_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_127_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_128_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_129_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_12_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_130_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_131_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_132_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_133_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_134_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_135_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_136_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_137_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_138_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_139_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_13_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_140_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_141_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_142_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_143_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_144_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_145_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_146_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_147_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_148_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_149_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_14_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_150_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_151_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_152_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_153_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_154_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_155_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_156_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_157_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_158_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_159_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_15_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_160_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_161_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_162_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_163_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_164_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_165_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_166_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_167_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_168_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_169_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_16_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_170_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_171_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_172_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_173_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_174_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_175_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_176_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_177_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_178_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_179_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_17_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_180_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_181_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_182_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_183_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_184_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_185_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_186_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_187_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_188_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_189_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_18_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_190_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_191_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_192_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_193_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_194_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_195_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_196_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_197_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_198_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_199_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_19_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_200_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_201_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_202_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_203_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_204_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_205_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_206_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_207_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_208_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_209_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_20_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_210_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_211_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_212_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_213_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_214_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_215_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_216_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_217_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_218_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_219_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_21_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_220_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_221_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_222_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_223_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_224_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_225_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_226_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_227_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_228_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_229_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_22_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_230_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_231_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_232_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_233_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_234_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_235_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_236_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_237_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_238_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_239_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_23_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_240_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_241_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_242_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_243_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_244_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_245_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_246_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_247_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_248_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_249_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_24_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_250_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_251_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_252_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_253_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_254_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_255_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_25_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_26_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_27_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_28_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_29_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_30_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_31_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_32_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_33_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_34_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_35_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_36_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_37_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_38_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_39_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_3_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_40_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_41_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_42_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_43_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_44_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_45_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_46_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_47_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_48_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_49_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_4_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_50_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_51_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_52_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_53_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_54_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_55_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_56_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_57_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_58_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_59_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_5_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_60_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_61_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_62_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_63_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_64_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_65_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_66_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_67_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_68_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_69_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_6_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_70_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_71_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_72_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_73_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_74_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_75_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_76_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_77_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_78_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_79_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_7_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_80_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_81_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_82_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_83_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_84_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_85_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_86_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_87_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_88_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_89_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_8_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_90_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_91_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_92_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_93_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_94_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_95_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_96_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_97_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_98_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_99_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_9_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_fu_1068 : STD_LOGIC;
  signal \i_fu_1068[5]_i_2_n_4\ : STD_LOGIC;
  signal \i_fu_1068[6]_i_2_n_4\ : STD_LOGIC;
  signal \i_fu_1068[8]_i_5_n_4\ : STD_LOGIC;
  signal \i_fu_1068_reg_n_4_[0]\ : STD_LOGIC;
  signal \i_fu_1068_reg_n_4_[1]\ : STD_LOGIC;
  signal \i_fu_1068_reg_n_4_[2]\ : STD_LOGIC;
  signal \i_fu_1068_reg_n_4_[3]\ : STD_LOGIC;
  signal \i_fu_1068_reg_n_4_[4]\ : STD_LOGIC;
  signal \i_fu_1068_reg_n_4_[5]\ : STD_LOGIC;
  signal \i_fu_1068_reg_n_4_[6]\ : STD_LOGIC;
  signal \i_fu_1068_reg_n_4_[7]\ : STD_LOGIC;
  signal \i_fu_1068_reg_n_4_[8]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln103_reg_7803 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_X0_input_255_fu_2092_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_X0_input_255_fu_2092_reg[0]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_X0_input_255_fu_2092_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_X0_input_255_fu_2092_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \X0_input_135_fu_1612[0]_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \X0_input_143_fu_1644[0]_i_2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \X0_input_151_fu_1676[0]_i_2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \X0_input_159_fu_1708[0]_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \X0_input_167_fu_1740[0]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \X0_input_175_fu_1772[0]_i_2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \X0_input_183_fu_1804[0]_i_2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \X0_input_191_fu_1836[0]_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \X0_input_199_fu_1868[0]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \X0_input_207_fu_1900[0]_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \X0_input_215_fu_1932[0]_i_2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \X0_input_223_fu_1964[0]_i_2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \X0_input_231_fu_1996[0]_i_2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \X0_input_239_fu_2028[0]_i_2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \X0_input_247_fu_2060[0]_i_2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \X0_input_255_fu_2092[0]_i_4\ : label is "soft_lutpair323";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \X0_input_255_fu_2092_reg[0]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \X0_input_255_fu_2092_reg[0]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \X0_input_255_fu_2092_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \X0_input_255_fu_2092_reg[0]_i_5\ : label is 11;
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
\X0_input_100_fu_1472[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_100_out(0),
      O => \X0_input_100_fu_1472[0]_i_1_n_4\
    );
\X0_input_100_fu_1472_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_100_fu_1472[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_100_out(0),
      R => '0'
    );
\X0_input_101_fu_1476[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_101_out(0),
      O => \X0_input_101_fu_1476[0]_i_1_n_4\
    );
\X0_input_101_fu_1476_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_101_fu_1476[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_101_out(0),
      R => '0'
    );
\X0_input_102_fu_1480[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_102_out(0),
      O => \X0_input_102_fu_1480[0]_i_1_n_4\
    );
\X0_input_102_fu_1480_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_102_fu_1480[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_102_out(0),
      R => '0'
    );
\X0_input_103_fu_1484[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_103_out(0),
      O => \X0_input_103_fu_1484[0]_i_1_n_4\
    );
\X0_input_103_fu_1484_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_103_fu_1484[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_103_out(0),
      R => '0'
    );
\X0_input_104_fu_1488[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_104_out(0),
      O => \X0_input_104_fu_1488[0]_i_1_n_4\
    );
\X0_input_104_fu_1488_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_104_fu_1488[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_104_out(0),
      R => '0'
    );
\X0_input_105_fu_1492[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_105_out(0),
      O => \X0_input_105_fu_1492[0]_i_1_n_4\
    );
\X0_input_105_fu_1492_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_105_fu_1492[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_105_out(0),
      R => '0'
    );
\X0_input_106_fu_1496[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_106_out(0),
      O => \X0_input_106_fu_1496[0]_i_1_n_4\
    );
\X0_input_106_fu_1496_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_106_fu_1496[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_106_out(0),
      R => '0'
    );
\X0_input_107_fu_1500[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_107_out(0),
      O => \X0_input_107_fu_1500[0]_i_1_n_4\
    );
\X0_input_107_fu_1500_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_107_fu_1500[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_107_out(0),
      R => '0'
    );
\X0_input_108_fu_1504[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_108_out(0),
      O => \X0_input_108_fu_1504[0]_i_1_n_4\
    );
\X0_input_108_fu_1504_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_108_fu_1504[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_108_out(0),
      R => '0'
    );
\X0_input_109_fu_1508[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_109_out(0),
      O => \X0_input_109_fu_1508[0]_i_1_n_4\
    );
\X0_input_109_fu_1508_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_109_fu_1508[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_109_out(0),
      R => '0'
    );
\X0_input_10_fu_1112[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_10_out(0),
      O => \X0_input_10_fu_1112[0]_i_1_n_4\
    );
\X0_input_10_fu_1112_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_10_fu_1112[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_10_out(0),
      R => '0'
    );
\X0_input_110_fu_1512[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_110_out(0),
      O => \X0_input_110_fu_1512[0]_i_1_n_4\
    );
\X0_input_110_fu_1512_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_110_fu_1512[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_110_out(0),
      R => '0'
    );
\X0_input_111_fu_1516[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_111_out(0),
      O => \X0_input_111_fu_1516[0]_i_1_n_4\
    );
\X0_input_111_fu_1516_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_111_fu_1516[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_111_out(0),
      R => '0'
    );
\X0_input_112_fu_1520[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_112_out(0),
      O => \X0_input_112_fu_1520[0]_i_1_n_4\
    );
\X0_input_112_fu_1520_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_112_fu_1520[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_112_out(0),
      R => '0'
    );
\X0_input_113_fu_1524[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_113_out(0),
      O => \X0_input_113_fu_1524[0]_i_1_n_4\
    );
\X0_input_113_fu_1524_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_113_fu_1524[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_113_out(0),
      R => '0'
    );
\X0_input_114_fu_1528[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_114_out(0),
      O => \X0_input_114_fu_1528[0]_i_1_n_4\
    );
\X0_input_114_fu_1528_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_114_fu_1528[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_114_out(0),
      R => '0'
    );
\X0_input_115_fu_1532[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_115_out(0),
      O => \X0_input_115_fu_1532[0]_i_1_n_4\
    );
\X0_input_115_fu_1532_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_115_fu_1532[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_115_out(0),
      R => '0'
    );
\X0_input_116_fu_1536[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_116_out(0),
      O => \X0_input_116_fu_1536[0]_i_1_n_4\
    );
\X0_input_116_fu_1536_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_116_fu_1536[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_116_out(0),
      R => '0'
    );
\X0_input_117_fu_1540[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_117_out(0),
      O => \X0_input_117_fu_1540[0]_i_1_n_4\
    );
\X0_input_117_fu_1540_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_117_fu_1540[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_117_out(0),
      R => '0'
    );
\X0_input_118_fu_1544[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_118_out(0),
      O => \X0_input_118_fu_1544[0]_i_1_n_4\
    );
\X0_input_118_fu_1544_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_118_fu_1544[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_118_out(0),
      R => '0'
    );
\X0_input_119_fu_1548[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_119_out(0),
      O => \X0_input_119_fu_1548[0]_i_1_n_4\
    );
\X0_input_119_fu_1548_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_119_fu_1548[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_119_out(0),
      R => '0'
    );
\X0_input_11_fu_1116[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_11_out(0),
      O => \X0_input_11_fu_1116[0]_i_1_n_4\
    );
\X0_input_11_fu_1116_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_11_fu_1116[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_11_out(0),
      R => '0'
    );
\X0_input_120_fu_1552[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_120_out(0),
      O => \X0_input_120_fu_1552[0]_i_1_n_4\
    );
\X0_input_120_fu_1552[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(2),
      I5 => trunc_ln103_reg_7803(1),
      O => \X0_input_120_fu_1552[0]_i_2_n_4\
    );
\X0_input_120_fu_1552_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_120_fu_1552[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_120_out(0),
      R => '0'
    );
\X0_input_121_fu_1556[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_121_out(0),
      O => \X0_input_121_fu_1556[0]_i_1_n_4\
    );
\X0_input_121_fu_1556[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(2),
      I5 => trunc_ln103_reg_7803(1),
      O => \X0_input_121_fu_1556[0]_i_2_n_4\
    );
\X0_input_121_fu_1556_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_121_fu_1556[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_121_out(0),
      R => '0'
    );
\X0_input_122_fu_1560[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_122_out(0),
      O => \X0_input_122_fu_1560[0]_i_1_n_4\
    );
\X0_input_122_fu_1560[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(2),
      I5 => trunc_ln103_reg_7803(1),
      O => \X0_input_122_fu_1560[0]_i_2_n_4\
    );
\X0_input_122_fu_1560_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_122_fu_1560[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_122_out(0),
      R => '0'
    );
\X0_input_123_fu_1564[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_123_out(0),
      O => \X0_input_123_fu_1564[0]_i_1_n_4\
    );
\X0_input_123_fu_1564[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(2),
      I5 => trunc_ln103_reg_7803(1),
      O => \X0_input_123_fu_1564[0]_i_2_n_4\
    );
\X0_input_123_fu_1564_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_123_fu_1564[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_123_out(0),
      R => '0'
    );
\X0_input_124_fu_1568[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_124_out(0),
      O => \X0_input_124_fu_1568[0]_i_1_n_4\
    );
\X0_input_124_fu_1568[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(1),
      I5 => trunc_ln103_reg_7803(2),
      O => \X0_input_124_fu_1568[0]_i_2_n_4\
    );
\X0_input_124_fu_1568_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_124_fu_1568[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_124_out(0),
      R => '0'
    );
\X0_input_125_fu_1572[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_125_out(0),
      O => \X0_input_125_fu_1572[0]_i_1_n_4\
    );
\X0_input_125_fu_1572[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(1),
      I5 => trunc_ln103_reg_7803(2),
      O => \X0_input_125_fu_1572[0]_i_2_n_4\
    );
\X0_input_125_fu_1572_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_125_fu_1572[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_125_out(0),
      R => '0'
    );
\X0_input_126_fu_1576[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_126_out(0),
      O => \X0_input_126_fu_1576[0]_i_1_n_4\
    );
\X0_input_126_fu_1576[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(2),
      I5 => trunc_ln103_reg_7803(1),
      O => \X0_input_126_fu_1576[0]_i_2_n_4\
    );
\X0_input_126_fu_1576_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_126_fu_1576[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_126_out(0),
      R => '0'
    );
\X0_input_127_fu_1580[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_127_out(0),
      O => \X0_input_127_fu_1580[0]_i_1_n_4\
    );
\X0_input_127_fu_1580[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(2),
      I5 => trunc_ln103_reg_7803(1),
      O => \X0_input_127_fu_1580[0]_i_2_n_4\
    );
\X0_input_127_fu_1580_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_127_fu_1580[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_127_out(0),
      R => '0'
    );
\X0_input_128_fu_1584[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_128_out(0),
      O => \X0_input_128_fu_1584[0]_i_1_n_4\
    );
\X0_input_128_fu_1584_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_128_fu_1584[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_128_out(0),
      R => '0'
    );
\X0_input_129_fu_1588[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_129_out(0),
      O => \X0_input_129_fu_1588[0]_i_1_n_4\
    );
\X0_input_129_fu_1588_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_129_fu_1588[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_129_out(0),
      R => '0'
    );
\X0_input_12_fu_1120[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_12_out(0),
      O => \X0_input_12_fu_1120[0]_i_1_n_4\
    );
\X0_input_12_fu_1120_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_12_fu_1120[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_12_out(0),
      R => '0'
    );
\X0_input_130_fu_1592[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_130_out(0),
      O => \X0_input_130_fu_1592[0]_i_1_n_4\
    );
\X0_input_130_fu_1592_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_130_fu_1592[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_130_out(0),
      R => '0'
    );
\X0_input_131_fu_1596[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_131_out(0),
      O => \X0_input_131_fu_1596[0]_i_1_n_4\
    );
\X0_input_131_fu_1596_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_131_fu_1596[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_131_out(0),
      R => '0'
    );
\X0_input_132_fu_1600[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_132_out(0),
      O => \X0_input_132_fu_1600[0]_i_1_n_4\
    );
\X0_input_132_fu_1600_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_132_fu_1600[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_132_out(0),
      R => '0'
    );
\X0_input_133_fu_1604[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_133_out(0),
      O => \X0_input_133_fu_1604[0]_i_1_n_4\
    );
\X0_input_133_fu_1604_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_133_fu_1604[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_133_out(0),
      R => '0'
    );
\X0_input_134_fu_1608[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_134_out(0),
      O => \X0_input_134_fu_1608[0]_i_1_n_4\
    );
\X0_input_134_fu_1608_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_134_fu_1608[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_134_out(0),
      R => '0'
    );
\X0_input_135_fu_1612[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_135_out(0),
      O => \X0_input_135_fu_1612[0]_i_1_n_4\
    );
\X0_input_135_fu_1612[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => trunc_ln103_reg_7803(6),
      I1 => trunc_ln103_reg_7803(5),
      I2 => trunc_ln103_reg_7803(4),
      I3 => trunc_ln103_reg_7803(3),
      O => \X0_input_135_fu_1612[0]_i_2_n_4\
    );
\X0_input_135_fu_1612_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_135_fu_1612[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_135_out(0),
      R => '0'
    );
\X0_input_136_fu_1616[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_136_out(0),
      O => \X0_input_136_fu_1616[0]_i_1_n_4\
    );
\X0_input_136_fu_1616_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_136_fu_1616[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_136_out(0),
      R => '0'
    );
\X0_input_137_fu_1620[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_137_out(0),
      O => \X0_input_137_fu_1620[0]_i_1_n_4\
    );
\X0_input_137_fu_1620_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_137_fu_1620[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_137_out(0),
      R => '0'
    );
\X0_input_138_fu_1624[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_138_out(0),
      O => \X0_input_138_fu_1624[0]_i_1_n_4\
    );
\X0_input_138_fu_1624_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_138_fu_1624[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_138_out(0),
      R => '0'
    );
\X0_input_139_fu_1628[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_139_out(0),
      O => \X0_input_139_fu_1628[0]_i_1_n_4\
    );
\X0_input_139_fu_1628_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_139_fu_1628[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_139_out(0),
      R => '0'
    );
\X0_input_13_fu_1124[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_13_out(0),
      O => \X0_input_13_fu_1124[0]_i_1_n_4\
    );
\X0_input_13_fu_1124_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_13_fu_1124[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_13_out(0),
      R => '0'
    );
\X0_input_140_fu_1632[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_140_out(0),
      O => \X0_input_140_fu_1632[0]_i_1_n_4\
    );
\X0_input_140_fu_1632_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_140_fu_1632[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_140_out(0),
      R => '0'
    );
\X0_input_141_fu_1636[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_141_out(0),
      O => \X0_input_141_fu_1636[0]_i_1_n_4\
    );
\X0_input_141_fu_1636_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_141_fu_1636[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_141_out(0),
      R => '0'
    );
\X0_input_142_fu_1640[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_142_out(0),
      O => \X0_input_142_fu_1640[0]_i_1_n_4\
    );
\X0_input_142_fu_1640_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_142_fu_1640[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_142_out(0),
      R => '0'
    );
\X0_input_143_fu_1644[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_143_out(0),
      O => \X0_input_143_fu_1644[0]_i_1_n_4\
    );
\X0_input_143_fu_1644[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => trunc_ln103_reg_7803(6),
      I1 => trunc_ln103_reg_7803(5),
      I2 => trunc_ln103_reg_7803(4),
      I3 => trunc_ln103_reg_7803(3),
      O => \X0_input_143_fu_1644[0]_i_2_n_4\
    );
\X0_input_143_fu_1644_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_143_fu_1644[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_143_out(0),
      R => '0'
    );
\X0_input_144_fu_1648[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_144_out(0),
      O => \X0_input_144_fu_1648[0]_i_1_n_4\
    );
\X0_input_144_fu_1648_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_144_fu_1648[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_144_out(0),
      R => '0'
    );
\X0_input_145_fu_1652[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_145_out(0),
      O => \X0_input_145_fu_1652[0]_i_1_n_4\
    );
\X0_input_145_fu_1652_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_145_fu_1652[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_145_out(0),
      R => '0'
    );
\X0_input_146_fu_1656[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_146_out(0),
      O => \X0_input_146_fu_1656[0]_i_1_n_4\
    );
\X0_input_146_fu_1656_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_146_fu_1656[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_146_out(0),
      R => '0'
    );
\X0_input_147_fu_1660[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_147_out(0),
      O => \X0_input_147_fu_1660[0]_i_1_n_4\
    );
\X0_input_147_fu_1660_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_147_fu_1660[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_147_out(0),
      R => '0'
    );
\X0_input_148_fu_1664[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_148_out(0),
      O => \X0_input_148_fu_1664[0]_i_1_n_4\
    );
\X0_input_148_fu_1664_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_148_fu_1664[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_148_out(0),
      R => '0'
    );
\X0_input_149_fu_1668[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_149_out(0),
      O => \X0_input_149_fu_1668[0]_i_1_n_4\
    );
\X0_input_149_fu_1668_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_149_fu_1668[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_149_out(0),
      R => '0'
    );
\X0_input_14_fu_1128[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_14_out(0),
      O => \X0_input_14_fu_1128[0]_i_1_n_4\
    );
\X0_input_14_fu_1128_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_14_fu_1128[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_14_out(0),
      R => '0'
    );
\X0_input_150_fu_1672[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_150_out(0),
      O => \X0_input_150_fu_1672[0]_i_1_n_4\
    );
\X0_input_150_fu_1672_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_150_fu_1672[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_150_out(0),
      R => '0'
    );
\X0_input_151_fu_1676[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_151_out(0),
      O => \X0_input_151_fu_1676[0]_i_1_n_4\
    );
\X0_input_151_fu_1676[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => trunc_ln103_reg_7803(6),
      I1 => trunc_ln103_reg_7803(5),
      I2 => trunc_ln103_reg_7803(3),
      I3 => trunc_ln103_reg_7803(4),
      O => \X0_input_151_fu_1676[0]_i_2_n_4\
    );
\X0_input_151_fu_1676_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_151_fu_1676[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_151_out(0),
      R => '0'
    );
\X0_input_152_fu_1680[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_152_out(0),
      O => \X0_input_152_fu_1680[0]_i_1_n_4\
    );
\X0_input_152_fu_1680_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_152_fu_1680[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_152_out(0),
      R => '0'
    );
\X0_input_153_fu_1684[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_153_out(0),
      O => \X0_input_153_fu_1684[0]_i_1_n_4\
    );
\X0_input_153_fu_1684_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_153_fu_1684[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_153_out(0),
      R => '0'
    );
\X0_input_154_fu_1688[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_154_out(0),
      O => \X0_input_154_fu_1688[0]_i_1_n_4\
    );
\X0_input_154_fu_1688_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_154_fu_1688[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_154_out(0),
      R => '0'
    );
\X0_input_155_fu_1692[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_155_out(0),
      O => \X0_input_155_fu_1692[0]_i_1_n_4\
    );
\X0_input_155_fu_1692_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_155_fu_1692[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_155_out(0),
      R => '0'
    );
\X0_input_156_fu_1696[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_156_out(0),
      O => \X0_input_156_fu_1696[0]_i_1_n_4\
    );
\X0_input_156_fu_1696_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_156_fu_1696[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_156_out(0),
      R => '0'
    );
\X0_input_157_fu_1700[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_157_out(0),
      O => \X0_input_157_fu_1700[0]_i_1_n_4\
    );
\X0_input_157_fu_1700_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_157_fu_1700[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_157_out(0),
      R => '0'
    );
\X0_input_158_fu_1704[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_158_out(0),
      O => \X0_input_158_fu_1704[0]_i_1_n_4\
    );
\X0_input_158_fu_1704_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_158_fu_1704[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_158_out(0),
      R => '0'
    );
\X0_input_159_fu_1708[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_159_out(0),
      O => \X0_input_159_fu_1708[0]_i_1_n_4\
    );
\X0_input_159_fu_1708[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(6),
      I1 => trunc_ln103_reg_7803(5),
      I2 => trunc_ln103_reg_7803(4),
      I3 => trunc_ln103_reg_7803(3),
      O => \X0_input_159_fu_1708[0]_i_2_n_4\
    );
\X0_input_159_fu_1708_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_159_fu_1708[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_159_out(0),
      R => '0'
    );
\X0_input_15_fu_1132[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_15_out(0),
      O => \X0_input_15_fu_1132[0]_i_1_n_4\
    );
\X0_input_15_fu_1132_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_15_fu_1132[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_15_out(0),
      R => '0'
    );
\X0_input_160_fu_1712[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_160_out(0),
      O => \X0_input_160_fu_1712[0]_i_1_n_4\
    );
\X0_input_160_fu_1712_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_160_fu_1712[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_160_out(0),
      R => '0'
    );
\X0_input_161_fu_1716[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_161_out(0),
      O => \X0_input_161_fu_1716[0]_i_1_n_4\
    );
\X0_input_161_fu_1716_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_161_fu_1716[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_161_out(0),
      R => '0'
    );
\X0_input_162_fu_1720[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_162_out(0),
      O => \X0_input_162_fu_1720[0]_i_1_n_4\
    );
\X0_input_162_fu_1720_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_162_fu_1720[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_162_out(0),
      R => '0'
    );
\X0_input_163_fu_1724[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_163_out(0),
      O => \X0_input_163_fu_1724[0]_i_1_n_4\
    );
\X0_input_163_fu_1724_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_163_fu_1724[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_163_out(0),
      R => '0'
    );
\X0_input_164_fu_1728[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_164_out(0),
      O => \X0_input_164_fu_1728[0]_i_1_n_4\
    );
\X0_input_164_fu_1728_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_164_fu_1728[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_164_out(0),
      R => '0'
    );
\X0_input_165_fu_1732[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_165_out(0),
      O => \X0_input_165_fu_1732[0]_i_1_n_4\
    );
\X0_input_165_fu_1732_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_165_fu_1732[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_165_out(0),
      R => '0'
    );
\X0_input_166_fu_1736[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_166_out(0),
      O => \X0_input_166_fu_1736[0]_i_1_n_4\
    );
\X0_input_166_fu_1736_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_166_fu_1736[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_166_out(0),
      R => '0'
    );
\X0_input_167_fu_1740[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_167_out(0),
      O => \X0_input_167_fu_1740[0]_i_1_n_4\
    );
\X0_input_167_fu_1740[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => trunc_ln103_reg_7803(6),
      I1 => trunc_ln103_reg_7803(5),
      I2 => trunc_ln103_reg_7803(4),
      I3 => trunc_ln103_reg_7803(3),
      O => \X0_input_167_fu_1740[0]_i_2_n_4\
    );
\X0_input_167_fu_1740_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_167_fu_1740[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_167_out(0),
      R => '0'
    );
\X0_input_168_fu_1744[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_168_out(0),
      O => \X0_input_168_fu_1744[0]_i_1_n_4\
    );
\X0_input_168_fu_1744_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_168_fu_1744[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_168_out(0),
      R => '0'
    );
\X0_input_169_fu_1748[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_169_out(0),
      O => \X0_input_169_fu_1748[0]_i_1_n_4\
    );
\X0_input_169_fu_1748_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_169_fu_1748[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_169_out(0),
      R => '0'
    );
\X0_input_16_fu_1136[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_16_out(0),
      O => \X0_input_16_fu_1136[0]_i_1_n_4\
    );
\X0_input_16_fu_1136_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_16_fu_1136[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_16_out(0),
      R => '0'
    );
\X0_input_170_fu_1752[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_170_out(0),
      O => \X0_input_170_fu_1752[0]_i_1_n_4\
    );
\X0_input_170_fu_1752_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_170_fu_1752[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_170_out(0),
      R => '0'
    );
\X0_input_171_fu_1756[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_171_out(0),
      O => \X0_input_171_fu_1756[0]_i_1_n_4\
    );
\X0_input_171_fu_1756_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_171_fu_1756[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_171_out(0),
      R => '0'
    );
\X0_input_172_fu_1760[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_172_out(0),
      O => \X0_input_172_fu_1760[0]_i_1_n_4\
    );
\X0_input_172_fu_1760_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_172_fu_1760[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_172_out(0),
      R => '0'
    );
\X0_input_173_fu_1764[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_173_out(0),
      O => \X0_input_173_fu_1764[0]_i_1_n_4\
    );
\X0_input_173_fu_1764_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_173_fu_1764[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_173_out(0),
      R => '0'
    );
\X0_input_174_fu_1768[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_174_out(0),
      O => \X0_input_174_fu_1768[0]_i_1_n_4\
    );
\X0_input_174_fu_1768_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_174_fu_1768[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_174_out(0),
      R => '0'
    );
\X0_input_175_fu_1772[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_175_out(0),
      O => \X0_input_175_fu_1772[0]_i_1_n_4\
    );
\X0_input_175_fu_1772[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln103_reg_7803(6),
      I1 => trunc_ln103_reg_7803(5),
      I2 => trunc_ln103_reg_7803(4),
      I3 => trunc_ln103_reg_7803(3),
      O => \X0_input_175_fu_1772[0]_i_2_n_4\
    );
\X0_input_175_fu_1772_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_175_fu_1772[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_175_out(0),
      R => '0'
    );
\X0_input_176_fu_1776[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_176_out(0),
      O => \X0_input_176_fu_1776[0]_i_1_n_4\
    );
\X0_input_176_fu_1776_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_176_fu_1776[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_176_out(0),
      R => '0'
    );
\X0_input_177_fu_1780[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_177_out(0),
      O => \X0_input_177_fu_1780[0]_i_1_n_4\
    );
\X0_input_177_fu_1780_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_177_fu_1780[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_177_out(0),
      R => '0'
    );
\X0_input_178_fu_1784[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_178_out(0),
      O => \X0_input_178_fu_1784[0]_i_1_n_4\
    );
\X0_input_178_fu_1784_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_178_fu_1784[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_178_out(0),
      R => '0'
    );
\X0_input_179_fu_1788[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_179_out(0),
      O => \X0_input_179_fu_1788[0]_i_1_n_4\
    );
\X0_input_179_fu_1788_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_179_fu_1788[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_179_out(0),
      R => '0'
    );
\X0_input_17_fu_1140[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_17_out(0),
      O => \X0_input_17_fu_1140[0]_i_1_n_4\
    );
\X0_input_17_fu_1140_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_17_fu_1140[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_17_out(0),
      R => '0'
    );
\X0_input_180_fu_1792[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_180_out(0),
      O => \X0_input_180_fu_1792[0]_i_1_n_4\
    );
\X0_input_180_fu_1792_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_180_fu_1792[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_180_out(0),
      R => '0'
    );
\X0_input_181_fu_1796[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_181_out(0),
      O => \X0_input_181_fu_1796[0]_i_1_n_4\
    );
\X0_input_181_fu_1796_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_181_fu_1796[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_181_out(0),
      R => '0'
    );
\X0_input_182_fu_1800[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_182_out(0),
      O => \X0_input_182_fu_1800[0]_i_1_n_4\
    );
\X0_input_182_fu_1800_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_182_fu_1800[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_182_out(0),
      R => '0'
    );
\X0_input_183_fu_1804[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_183_out(0),
      O => \X0_input_183_fu_1804[0]_i_1_n_4\
    );
\X0_input_183_fu_1804[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln103_reg_7803(6),
      I1 => trunc_ln103_reg_7803(5),
      I2 => trunc_ln103_reg_7803(3),
      I3 => trunc_ln103_reg_7803(4),
      O => \X0_input_183_fu_1804[0]_i_2_n_4\
    );
\X0_input_183_fu_1804_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_183_fu_1804[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_183_out(0),
      R => '0'
    );
\X0_input_184_fu_1808[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_184_out(0),
      O => \X0_input_184_fu_1808[0]_i_1_n_4\
    );
\X0_input_184_fu_1808_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_184_fu_1808[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_184_out(0),
      R => '0'
    );
\X0_input_185_fu_1812[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_185_out(0),
      O => \X0_input_185_fu_1812[0]_i_1_n_4\
    );
\X0_input_185_fu_1812_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_185_fu_1812[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_185_out(0),
      R => '0'
    );
\X0_input_186_fu_1816[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_186_out(0),
      O => \X0_input_186_fu_1816[0]_i_1_n_4\
    );
\X0_input_186_fu_1816_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_186_fu_1816[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_186_out(0),
      R => '0'
    );
\X0_input_187_fu_1820[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_187_out(0),
      O => \X0_input_187_fu_1820[0]_i_1_n_4\
    );
\X0_input_187_fu_1820_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_187_fu_1820[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_187_out(0),
      R => '0'
    );
\X0_input_188_fu_1824[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_188_out(0),
      O => \X0_input_188_fu_1824[0]_i_1_n_4\
    );
\X0_input_188_fu_1824_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_188_fu_1824[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_188_out(0),
      R => '0'
    );
\X0_input_189_fu_1828[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_189_out(0),
      O => \X0_input_189_fu_1828[0]_i_1_n_4\
    );
\X0_input_189_fu_1828_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_189_fu_1828[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_189_out(0),
      R => '0'
    );
\X0_input_18_fu_1144[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_18_out(0),
      O => \X0_input_18_fu_1144[0]_i_1_n_4\
    );
\X0_input_18_fu_1144_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_18_fu_1144[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_18_out(0),
      R => '0'
    );
\X0_input_190_fu_1832[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_190_out(0),
      O => \X0_input_190_fu_1832[0]_i_1_n_4\
    );
\X0_input_190_fu_1832_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_190_fu_1832[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_190_out(0),
      R => '0'
    );
\X0_input_191_fu_1836[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_191_out(0),
      O => \X0_input_191_fu_1836[0]_i_1_n_4\
    );
\X0_input_191_fu_1836[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(6),
      I1 => trunc_ln103_reg_7803(5),
      I2 => trunc_ln103_reg_7803(4),
      I3 => trunc_ln103_reg_7803(3),
      O => \X0_input_191_fu_1836[0]_i_2_n_4\
    );
\X0_input_191_fu_1836_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_191_fu_1836[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_191_out(0),
      R => '0'
    );
\X0_input_192_fu_1840[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_192_out(0),
      O => \X0_input_192_fu_1840[0]_i_1_n_4\
    );
\X0_input_192_fu_1840_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_192_fu_1840[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_192_out(0),
      R => '0'
    );
\X0_input_193_fu_1844[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_193_out(0),
      O => \X0_input_193_fu_1844[0]_i_1_n_4\
    );
\X0_input_193_fu_1844_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_193_fu_1844[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_193_out(0),
      R => '0'
    );
\X0_input_194_fu_1848[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_194_out(0),
      O => \X0_input_194_fu_1848[0]_i_1_n_4\
    );
\X0_input_194_fu_1848_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_194_fu_1848[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_194_out(0),
      R => '0'
    );
\X0_input_195_fu_1852[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_195_out(0),
      O => \X0_input_195_fu_1852[0]_i_1_n_4\
    );
\X0_input_195_fu_1852_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_195_fu_1852[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_195_out(0),
      R => '0'
    );
\X0_input_196_fu_1856[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_196_out(0),
      O => \X0_input_196_fu_1856[0]_i_1_n_4\
    );
\X0_input_196_fu_1856_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_196_fu_1856[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_196_out(0),
      R => '0'
    );
\X0_input_197_fu_1860[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_197_out(0),
      O => \X0_input_197_fu_1860[0]_i_1_n_4\
    );
\X0_input_197_fu_1860_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_197_fu_1860[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_197_out(0),
      R => '0'
    );
\X0_input_198_fu_1864[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_198_out(0),
      O => \X0_input_198_fu_1864[0]_i_1_n_4\
    );
\X0_input_198_fu_1864_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_198_fu_1864[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_198_out(0),
      R => '0'
    );
\X0_input_199_fu_1868[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_199_out(0),
      O => \X0_input_199_fu_1868[0]_i_1_n_4\
    );
\X0_input_199_fu_1868[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => trunc_ln103_reg_7803(5),
      I1 => trunc_ln103_reg_7803(6),
      I2 => trunc_ln103_reg_7803(4),
      I3 => trunc_ln103_reg_7803(3),
      O => \X0_input_199_fu_1868[0]_i_2_n_4\
    );
\X0_input_199_fu_1868_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_199_fu_1868[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_199_out(0),
      R => '0'
    );
\X0_input_19_fu_1148[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_19_out(0),
      O => \X0_input_19_fu_1148[0]_i_1_n_4\
    );
\X0_input_19_fu_1148_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_19_fu_1148[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_19_out(0),
      R => '0'
    );
\X0_input_1_fu_1076[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_1_out(0),
      O => \X0_input_1_fu_1076[0]_i_1_n_4\
    );
\X0_input_1_fu_1076_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_1_fu_1076[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_1_out(0),
      R => '0'
    );
\X0_input_200_fu_1872[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_200_out(0),
      O => \X0_input_200_fu_1872[0]_i_1_n_4\
    );
\X0_input_200_fu_1872_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_200_fu_1872[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_200_out(0),
      R => '0'
    );
\X0_input_201_fu_1876[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_201_out(0),
      O => \X0_input_201_fu_1876[0]_i_1_n_4\
    );
\X0_input_201_fu_1876_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_201_fu_1876[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_201_out(0),
      R => '0'
    );
\X0_input_202_fu_1880[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_202_out(0),
      O => \X0_input_202_fu_1880[0]_i_1_n_4\
    );
\X0_input_202_fu_1880_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_202_fu_1880[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_202_out(0),
      R => '0'
    );
\X0_input_203_fu_1884[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_203_out(0),
      O => \X0_input_203_fu_1884[0]_i_1_n_4\
    );
\X0_input_203_fu_1884_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_203_fu_1884[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_203_out(0),
      R => '0'
    );
\X0_input_204_fu_1888[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_204_out(0),
      O => \X0_input_204_fu_1888[0]_i_1_n_4\
    );
\X0_input_204_fu_1888_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_204_fu_1888[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_204_out(0),
      R => '0'
    );
\X0_input_205_fu_1892[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_205_out(0),
      O => \X0_input_205_fu_1892[0]_i_1_n_4\
    );
\X0_input_205_fu_1892_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_205_fu_1892[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_205_out(0),
      R => '0'
    );
\X0_input_206_fu_1896[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_206_out(0),
      O => \X0_input_206_fu_1896[0]_i_1_n_4\
    );
\X0_input_206_fu_1896_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_206_fu_1896[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_206_out(0),
      R => '0'
    );
\X0_input_207_fu_1900[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_207_out(0),
      O => \X0_input_207_fu_1900[0]_i_1_n_4\
    );
\X0_input_207_fu_1900[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln103_reg_7803(5),
      I1 => trunc_ln103_reg_7803(6),
      I2 => trunc_ln103_reg_7803(4),
      I3 => trunc_ln103_reg_7803(3),
      O => \X0_input_207_fu_1900[0]_i_2_n_4\
    );
\X0_input_207_fu_1900_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_207_fu_1900[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_207_out(0),
      R => '0'
    );
\X0_input_208_fu_1904[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_208_out(0),
      O => \X0_input_208_fu_1904[0]_i_1_n_4\
    );
\X0_input_208_fu_1904_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_208_fu_1904[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_208_out(0),
      R => '0'
    );
\X0_input_209_fu_1908[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_209_out(0),
      O => \X0_input_209_fu_1908[0]_i_1_n_4\
    );
\X0_input_209_fu_1908_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_209_fu_1908[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_209_out(0),
      R => '0'
    );
\X0_input_20_fu_1152[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_20_out(0),
      O => \X0_input_20_fu_1152[0]_i_1_n_4\
    );
\X0_input_20_fu_1152_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_20_fu_1152[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_20_out(0),
      R => '0'
    );
\X0_input_210_fu_1912[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_210_out(0),
      O => \X0_input_210_fu_1912[0]_i_1_n_4\
    );
\X0_input_210_fu_1912_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_210_fu_1912[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_210_out(0),
      R => '0'
    );
\X0_input_211_fu_1916[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_211_out(0),
      O => \X0_input_211_fu_1916[0]_i_1_n_4\
    );
\X0_input_211_fu_1916_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_211_fu_1916[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_211_out(0),
      R => '0'
    );
\X0_input_212_fu_1920[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_212_out(0),
      O => \X0_input_212_fu_1920[0]_i_1_n_4\
    );
\X0_input_212_fu_1920_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_212_fu_1920[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_212_out(0),
      R => '0'
    );
\X0_input_213_fu_1924[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_213_out(0),
      O => \X0_input_213_fu_1924[0]_i_1_n_4\
    );
\X0_input_213_fu_1924_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_213_fu_1924[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_213_out(0),
      R => '0'
    );
\X0_input_214_fu_1928[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_214_out(0),
      O => \X0_input_214_fu_1928[0]_i_1_n_4\
    );
\X0_input_214_fu_1928_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_214_fu_1928[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_214_out(0),
      R => '0'
    );
\X0_input_215_fu_1932[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_215_out(0),
      O => \X0_input_215_fu_1932[0]_i_1_n_4\
    );
\X0_input_215_fu_1932[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln103_reg_7803(5),
      I1 => trunc_ln103_reg_7803(6),
      I2 => trunc_ln103_reg_7803(3),
      I3 => trunc_ln103_reg_7803(4),
      O => \X0_input_215_fu_1932[0]_i_2_n_4\
    );
\X0_input_215_fu_1932_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_215_fu_1932[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_215_out(0),
      R => '0'
    );
\X0_input_216_fu_1936[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_216_out(0),
      O => \X0_input_216_fu_1936[0]_i_1_n_4\
    );
\X0_input_216_fu_1936_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_216_fu_1936[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_216_out(0),
      R => '0'
    );
\X0_input_217_fu_1940[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_217_out(0),
      O => \X0_input_217_fu_1940[0]_i_1_n_4\
    );
\X0_input_217_fu_1940_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_217_fu_1940[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_217_out(0),
      R => '0'
    );
\X0_input_218_fu_1944[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_218_out(0),
      O => \X0_input_218_fu_1944[0]_i_1_n_4\
    );
\X0_input_218_fu_1944_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_218_fu_1944[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_218_out(0),
      R => '0'
    );
\X0_input_219_fu_1948[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_219_out(0),
      O => \X0_input_219_fu_1948[0]_i_1_n_4\
    );
\X0_input_219_fu_1948_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_219_fu_1948[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_219_out(0),
      R => '0'
    );
\X0_input_21_fu_1156[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_21_out(0),
      O => \X0_input_21_fu_1156[0]_i_1_n_4\
    );
\X0_input_21_fu_1156_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_21_fu_1156[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_21_out(0),
      R => '0'
    );
\X0_input_220_fu_1952[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_220_out(0),
      O => \X0_input_220_fu_1952[0]_i_1_n_4\
    );
\X0_input_220_fu_1952_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_220_fu_1952[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_220_out(0),
      R => '0'
    );
\X0_input_221_fu_1956[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_221_out(0),
      O => \X0_input_221_fu_1956[0]_i_1_n_4\
    );
\X0_input_221_fu_1956_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_221_fu_1956[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_221_out(0),
      R => '0'
    );
\X0_input_222_fu_1960[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_222_out(0),
      O => \X0_input_222_fu_1960[0]_i_1_n_4\
    );
\X0_input_222_fu_1960_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_222_fu_1960[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_222_out(0),
      R => '0'
    );
\X0_input_223_fu_1964[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_223_out(0),
      O => \X0_input_223_fu_1964[0]_i_1_n_4\
    );
\X0_input_223_fu_1964[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(5),
      I1 => trunc_ln103_reg_7803(6),
      I2 => trunc_ln103_reg_7803(4),
      I3 => trunc_ln103_reg_7803(3),
      O => \X0_input_223_fu_1964[0]_i_2_n_4\
    );
\X0_input_223_fu_1964_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_223_fu_1964[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_223_out(0),
      R => '0'
    );
\X0_input_224_fu_1968[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_224_out(0),
      O => \X0_input_224_fu_1968[0]_i_1_n_4\
    );
\X0_input_224_fu_1968_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_224_fu_1968[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_224_out(0),
      R => '0'
    );
\X0_input_225_fu_1972[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_225_out(0),
      O => \X0_input_225_fu_1972[0]_i_1_n_4\
    );
\X0_input_225_fu_1972_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_225_fu_1972[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_225_out(0),
      R => '0'
    );
\X0_input_226_fu_1976[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_226_out(0),
      O => \X0_input_226_fu_1976[0]_i_1_n_4\
    );
\X0_input_226_fu_1976_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_226_fu_1976[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_226_out(0),
      R => '0'
    );
\X0_input_227_fu_1980[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_227_out(0),
      O => \X0_input_227_fu_1980[0]_i_1_n_4\
    );
\X0_input_227_fu_1980_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_227_fu_1980[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_227_out(0),
      R => '0'
    );
\X0_input_228_fu_1984[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_228_out(0),
      O => \X0_input_228_fu_1984[0]_i_1_n_4\
    );
\X0_input_228_fu_1984_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_228_fu_1984[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_228_out(0),
      R => '0'
    );
\X0_input_229_fu_1988[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_229_out(0),
      O => \X0_input_229_fu_1988[0]_i_1_n_4\
    );
\X0_input_229_fu_1988_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_229_fu_1988[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_229_out(0),
      R => '0'
    );
\X0_input_22_fu_1160[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_22_out(0),
      O => \X0_input_22_fu_1160[0]_i_1_n_4\
    );
\X0_input_22_fu_1160_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_22_fu_1160[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_22_out(0),
      R => '0'
    );
\X0_input_230_fu_1992[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_230_out(0),
      O => \X0_input_230_fu_1992[0]_i_1_n_4\
    );
\X0_input_230_fu_1992_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_230_fu_1992[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_230_out(0),
      R => '0'
    );
\X0_input_231_fu_1996[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_231_out(0),
      O => \X0_input_231_fu_1996[0]_i_1_n_4\
    );
\X0_input_231_fu_1996[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => trunc_ln103_reg_7803(6),
      I1 => trunc_ln103_reg_7803(5),
      I2 => trunc_ln103_reg_7803(4),
      I3 => trunc_ln103_reg_7803(3),
      O => \X0_input_231_fu_1996[0]_i_2_n_4\
    );
\X0_input_231_fu_1996_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_231_fu_1996[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_231_out(0),
      R => '0'
    );
\X0_input_232_fu_2000[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_232_out(0),
      O => \X0_input_232_fu_2000[0]_i_1_n_4\
    );
\X0_input_232_fu_2000_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_232_fu_2000[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_232_out(0),
      R => '0'
    );
\X0_input_233_fu_2004[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_233_out(0),
      O => \X0_input_233_fu_2004[0]_i_1_n_4\
    );
\X0_input_233_fu_2004_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_233_fu_2004[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_233_out(0),
      R => '0'
    );
\X0_input_234_fu_2008[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_234_out(0),
      O => \X0_input_234_fu_2008[0]_i_1_n_4\
    );
\X0_input_234_fu_2008_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_234_fu_2008[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_234_out(0),
      R => '0'
    );
\X0_input_235_fu_2012[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_235_out(0),
      O => \X0_input_235_fu_2012[0]_i_1_n_4\
    );
\X0_input_235_fu_2012_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_235_fu_2012[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_235_out(0),
      R => '0'
    );
\X0_input_236_fu_2016[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_236_out(0),
      O => \X0_input_236_fu_2016[0]_i_1_n_4\
    );
\X0_input_236_fu_2016_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_236_fu_2016[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_236_out(0),
      R => '0'
    );
\X0_input_237_fu_2020[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_237_out(0),
      O => \X0_input_237_fu_2020[0]_i_1_n_4\
    );
\X0_input_237_fu_2020_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_237_fu_2020[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_237_out(0),
      R => '0'
    );
\X0_input_238_fu_2024[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_238_out(0),
      O => \X0_input_238_fu_2024[0]_i_1_n_4\
    );
\X0_input_238_fu_2024_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_238_fu_2024[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_238_out(0),
      R => '0'
    );
\X0_input_239_fu_2028[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_239_fu_2028[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_239_out(0),
      O => \X0_input_239_fu_2028[0]_i_1_n_4\
    );
\X0_input_239_fu_2028[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => trunc_ln103_reg_7803(6),
      I1 => trunc_ln103_reg_7803(5),
      I2 => trunc_ln103_reg_7803(4),
      I3 => trunc_ln103_reg_7803(3),
      O => \X0_input_239_fu_2028[0]_i_2_n_4\
    );
\X0_input_239_fu_2028_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_239_fu_2028[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_239_out(0),
      R => '0'
    );
\X0_input_23_fu_1164[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_151_fu_1676[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_23_out(0),
      O => \X0_input_23_fu_1164[0]_i_1_n_4\
    );
\X0_input_23_fu_1164_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_23_fu_1164[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_23_out(0),
      R => '0'
    );
\X0_input_240_fu_2032[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_240_out(0),
      O => \X0_input_240_fu_2032[0]_i_1_n_4\
    );
\X0_input_240_fu_2032_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_240_fu_2032[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_240_out(0),
      R => '0'
    );
\X0_input_241_fu_2036[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_241_out(0),
      O => \X0_input_241_fu_2036[0]_i_1_n_4\
    );
\X0_input_241_fu_2036_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_241_fu_2036[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_241_out(0),
      R => '0'
    );
\X0_input_242_fu_2040[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_242_out(0),
      O => \X0_input_242_fu_2040[0]_i_1_n_4\
    );
\X0_input_242_fu_2040_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_242_fu_2040[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_242_out(0),
      R => '0'
    );
\X0_input_243_fu_2044[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_243_out(0),
      O => \X0_input_243_fu_2044[0]_i_1_n_4\
    );
\X0_input_243_fu_2044_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_243_fu_2044[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_243_out(0),
      R => '0'
    );
\X0_input_244_fu_2048[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_244_out(0),
      O => \X0_input_244_fu_2048[0]_i_1_n_4\
    );
\X0_input_244_fu_2048_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_244_fu_2048[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_244_out(0),
      R => '0'
    );
\X0_input_245_fu_2052[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_245_out(0),
      O => \X0_input_245_fu_2052[0]_i_1_n_4\
    );
\X0_input_245_fu_2052_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_245_fu_2052[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_245_out(0),
      R => '0'
    );
\X0_input_246_fu_2056[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_246_out(0),
      O => \X0_input_246_fu_2056[0]_i_1_n_4\
    );
\X0_input_246_fu_2056_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_246_fu_2056[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_246_out(0),
      R => '0'
    );
\X0_input_247_fu_2060[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_247_fu_2060[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_247_out(0),
      O => \X0_input_247_fu_2060[0]_i_1_n_4\
    );
\X0_input_247_fu_2060[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => trunc_ln103_reg_7803(6),
      I1 => trunc_ln103_reg_7803(5),
      I2 => trunc_ln103_reg_7803(3),
      I3 => trunc_ln103_reg_7803(4),
      O => \X0_input_247_fu_2060[0]_i_2_n_4\
    );
\X0_input_247_fu_2060_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_247_fu_2060[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_247_out(0),
      R => '0'
    );
\X0_input_248_fu_2064[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_248_fu_2064[0]_i_2_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_248_out(0),
      O => \X0_input_248_fu_2064[0]_i_1_n_4\
    );
\X0_input_248_fu_2064[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(2),
      I5 => trunc_ln103_reg_7803(1),
      O => \X0_input_248_fu_2064[0]_i_2_n_4\
    );
\X0_input_248_fu_2064_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_248_fu_2064[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_248_out(0),
      R => '0'
    );
\X0_input_249_fu_2068[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_249_fu_2068[0]_i_2_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_249_out(0),
      O => \X0_input_249_fu_2068[0]_i_1_n_4\
    );
\X0_input_249_fu_2068[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(2),
      I5 => trunc_ln103_reg_7803(1),
      O => \X0_input_249_fu_2068[0]_i_2_n_4\
    );
\X0_input_249_fu_2068_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_249_fu_2068[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_249_out(0),
      R => '0'
    );
\X0_input_24_fu_1168[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_24_out(0),
      O => \X0_input_24_fu_1168[0]_i_1_n_4\
    );
\X0_input_24_fu_1168_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_24_fu_1168[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_24_out(0),
      R => '0'
    );
\X0_input_250_fu_2072[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_250_fu_2072[0]_i_2_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_250_out(0),
      O => \X0_input_250_fu_2072[0]_i_1_n_4\
    );
\X0_input_250_fu_2072[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(2),
      I5 => trunc_ln103_reg_7803(1),
      O => \X0_input_250_fu_2072[0]_i_2_n_4\
    );
\X0_input_250_fu_2072_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_250_fu_2072[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_250_out(0),
      R => '0'
    );
\X0_input_251_fu_2076[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_251_fu_2076[0]_i_2_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_251_out(0),
      O => \X0_input_251_fu_2076[0]_i_1_n_4\
    );
\X0_input_251_fu_2076[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(2),
      I5 => trunc_ln103_reg_7803(1),
      O => \X0_input_251_fu_2076[0]_i_2_n_4\
    );
\X0_input_251_fu_2076_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_251_fu_2076[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_251_out(0),
      R => '0'
    );
\X0_input_252_fu_2080[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_252_fu_2080[0]_i_2_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_252_out(0),
      O => \X0_input_252_fu_2080[0]_i_1_n_4\
    );
\X0_input_252_fu_2080[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(1),
      I5 => trunc_ln103_reg_7803(2),
      O => \X0_input_252_fu_2080[0]_i_2_n_4\
    );
\X0_input_252_fu_2080_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_252_fu_2080[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_252_out(0),
      R => '0'
    );
\X0_input_253_fu_2084[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_253_fu_2084[0]_i_2_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_253_out(0),
      O => \X0_input_253_fu_2084[0]_i_1_n_4\
    );
\X0_input_253_fu_2084[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(1),
      I5 => trunc_ln103_reg_7803(2),
      O => \X0_input_253_fu_2084[0]_i_2_n_4\
    );
\X0_input_253_fu_2084_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_253_fu_2084[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_253_out(0),
      R => '0'
    );
\X0_input_254_fu_2088[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_254_fu_2088[0]_i_2_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_254_out(0),
      O => \X0_input_254_fu_2088[0]_i_1_n_4\
    );
\X0_input_254_fu_2088[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(2),
      I5 => trunc_ln103_reg_7803(1),
      O => \X0_input_254_fu_2088[0]_i_2_n_4\
    );
\X0_input_254_fu_2088_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_254_fu_2088[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_254_out(0),
      R => '0'
    );
\X0_input_255_fu_2092[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_255_fu_2092[0]_i_3_n_4\,
      I2 => \X0_input_255_fu_2092[0]_i_4_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_255_out(0),
      O => \X0_input_255_fu_2092[0]_i_1_n_4\
    );
\X0_input_255_fu_2092[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(7),
      I1 => Q(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => trunc_ln103_reg_7803(0),
      I4 => trunc_ln103_reg_7803(2),
      I5 => trunc_ln103_reg_7803(1),
      O => \X0_input_255_fu_2092[0]_i_3_n_4\
    );
\X0_input_255_fu_2092[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => trunc_ln103_reg_7803(6),
      I1 => trunc_ln103_reg_7803(5),
      I2 => trunc_ln103_reg_7803(4),
      I3 => trunc_ln103_reg_7803(3),
      O => \X0_input_255_fu_2092[0]_i_4_n_4\
    );
\X0_input_255_fu_2092_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_255_fu_2092[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_255_out(0),
      R => '0'
    );
\X0_input_255_fu_2092_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \X0_input_255_fu_2092_reg[0]_i_15_n_4\,
      CO(3) => \X0_input_255_fu_2092_reg[0]_i_10_n_4\,
      CO(2) => \X0_input_255_fu_2092_reg[0]_i_10_n_5\,
      CO(1) => \X0_input_255_fu_2092_reg[0]_i_10_n_6\,
      CO(0) => \X0_input_255_fu_2092_reg[0]_i_10_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_X0_input_255_fu_2092_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \X0_input_255_fu_2092_reg[0]_i_5_0\(3 downto 0)
    );
\X0_input_255_fu_2092_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \X0_input_255_fu_2092_reg[0]_i_15_n_4\,
      CO(2) => \X0_input_255_fu_2092_reg[0]_i_15_n_5\,
      CO(1) => \X0_input_255_fu_2092_reg[0]_i_15_n_6\,
      CO(0) => \X0_input_255_fu_2092_reg[0]_i_15_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_X0_input_255_fu_2092_reg[0]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\X0_input_255_fu_2092_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \X0_input_255_fu_2092_reg[0]_i_5_n_4\,
      CO(3) => X0_input_256_fu_3943_p2,
      CO(2) => \X0_input_255_fu_2092_reg[0]_i_2_n_5\,
      CO(1) => \X0_input_255_fu_2092_reg[0]_i_2_n_6\,
      CO(0) => \X0_input_255_fu_2092_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => \X0_input_fu_1072_reg[0]_0\(0),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_X0_input_255_fu_2092_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \X0_input_fu_1072_reg[0]_1\(3 downto 0)
    );
\X0_input_255_fu_2092_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \X0_input_255_fu_2092_reg[0]_i_10_n_4\,
      CO(3) => \X0_input_255_fu_2092_reg[0]_i_5_n_4\,
      CO(2) => \X0_input_255_fu_2092_reg[0]_i_5_n_5\,
      CO(1) => \X0_input_255_fu_2092_reg[0]_i_5_n_6\,
      CO(0) => \X0_input_255_fu_2092_reg[0]_i_5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_X0_input_255_fu_2092_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \X0_input_255_fu_2092_reg[0]_i_2_0\(3 downto 0)
    );
\X0_input_25_fu_1172[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_25_out(0),
      O => \X0_input_25_fu_1172[0]_i_1_n_4\
    );
\X0_input_25_fu_1172_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_25_fu_1172[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_25_out(0),
      R => '0'
    );
\X0_input_26_fu_1176[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_26_out(0),
      O => \X0_input_26_fu_1176[0]_i_1_n_4\
    );
\X0_input_26_fu_1176_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_26_fu_1176[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_26_out(0),
      R => '0'
    );
\X0_input_27_fu_1180[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_27_out(0),
      O => \X0_input_27_fu_1180[0]_i_1_n_4\
    );
\X0_input_27_fu_1180_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_27_fu_1180[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_27_out(0),
      R => '0'
    );
\X0_input_28_fu_1184[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_28_out(0),
      O => \X0_input_28_fu_1184[0]_i_1_n_4\
    );
\X0_input_28_fu_1184_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_28_fu_1184[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_28_out(0),
      R => '0'
    );
\X0_input_29_fu_1188[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_29_out(0),
      O => \X0_input_29_fu_1188[0]_i_1_n_4\
    );
\X0_input_29_fu_1188_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_29_fu_1188[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_29_out(0),
      R => '0'
    );
\X0_input_2_fu_1080[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_2_out(0),
      O => \X0_input_2_fu_1080[0]_i_1_n_4\
    );
\X0_input_2_fu_1080_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_2_fu_1080[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_2_out(0),
      R => '0'
    );
\X0_input_30_fu_1192[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_30_out(0),
      O => \X0_input_30_fu_1192[0]_i_1_n_4\
    );
\X0_input_30_fu_1192_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_30_fu_1192[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_30_out(0),
      R => '0'
    );
\X0_input_31_fu_1196[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_159_fu_1708[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_31_out(0),
      O => \X0_input_31_fu_1196[0]_i_1_n_4\
    );
\X0_input_31_fu_1196_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_31_fu_1196[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_31_out(0),
      R => '0'
    );
\X0_input_32_fu_1200[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_32_out(0),
      O => \X0_input_32_fu_1200[0]_i_1_n_4\
    );
\X0_input_32_fu_1200_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_32_fu_1200[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_32_out(0),
      R => '0'
    );
\X0_input_33_fu_1204[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_33_out(0),
      O => \X0_input_33_fu_1204[0]_i_1_n_4\
    );
\X0_input_33_fu_1204_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_33_fu_1204[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_33_out(0),
      R => '0'
    );
\X0_input_34_fu_1208[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_34_out(0),
      O => \X0_input_34_fu_1208[0]_i_1_n_4\
    );
\X0_input_34_fu_1208_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_34_fu_1208[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_34_out(0),
      R => '0'
    );
\X0_input_35_fu_1212[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_35_out(0),
      O => \X0_input_35_fu_1212[0]_i_1_n_4\
    );
\X0_input_35_fu_1212_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_35_fu_1212[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_35_out(0),
      R => '0'
    );
\X0_input_36_fu_1216[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_36_out(0),
      O => \X0_input_36_fu_1216[0]_i_1_n_4\
    );
\X0_input_36_fu_1216_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_36_fu_1216[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_36_out(0),
      R => '0'
    );
\X0_input_37_fu_1220[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_37_out(0),
      O => \X0_input_37_fu_1220[0]_i_1_n_4\
    );
\X0_input_37_fu_1220_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_37_fu_1220[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_37_out(0),
      R => '0'
    );
\X0_input_38_fu_1224[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_38_out(0),
      O => \X0_input_38_fu_1224[0]_i_1_n_4\
    );
\X0_input_38_fu_1224_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_38_fu_1224[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_38_out(0),
      R => '0'
    );
\X0_input_39_fu_1228[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_167_fu_1740[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_39_out(0),
      O => \X0_input_39_fu_1228[0]_i_1_n_4\
    );
\X0_input_39_fu_1228_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_39_fu_1228[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_39_out(0),
      R => '0'
    );
\X0_input_3_fu_1084[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_3_out(0),
      O => \X0_input_3_fu_1084[0]_i_1_n_4\
    );
\X0_input_3_fu_1084_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_3_fu_1084[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_3_out(0),
      R => '0'
    );
\X0_input_40_fu_1232[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_40_out(0),
      O => \X0_input_40_fu_1232[0]_i_1_n_4\
    );
\X0_input_40_fu_1232_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_40_fu_1232[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_40_out(0),
      R => '0'
    );
\X0_input_41_fu_1236[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_41_out(0),
      O => \X0_input_41_fu_1236[0]_i_1_n_4\
    );
\X0_input_41_fu_1236_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_41_fu_1236[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_41_out(0),
      R => '0'
    );
\X0_input_42_fu_1240[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_42_out(0),
      O => \X0_input_42_fu_1240[0]_i_1_n_4\
    );
\X0_input_42_fu_1240_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_42_fu_1240[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_42_out(0),
      R => '0'
    );
\X0_input_43_fu_1244[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_43_out(0),
      O => \X0_input_43_fu_1244[0]_i_1_n_4\
    );
\X0_input_43_fu_1244_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_43_fu_1244[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_43_out(0),
      R => '0'
    );
\X0_input_44_fu_1248[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_44_out(0),
      O => \X0_input_44_fu_1248[0]_i_1_n_4\
    );
\X0_input_44_fu_1248_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_44_fu_1248[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_44_out(0),
      R => '0'
    );
\X0_input_45_fu_1252[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_45_out(0),
      O => \X0_input_45_fu_1252[0]_i_1_n_4\
    );
\X0_input_45_fu_1252_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_45_fu_1252[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_45_out(0),
      R => '0'
    );
\X0_input_46_fu_1256[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_46_out(0),
      O => \X0_input_46_fu_1256[0]_i_1_n_4\
    );
\X0_input_46_fu_1256_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_46_fu_1256[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_46_out(0),
      R => '0'
    );
\X0_input_47_fu_1260[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_175_fu_1772[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_47_out(0),
      O => \X0_input_47_fu_1260[0]_i_1_n_4\
    );
\X0_input_47_fu_1260_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_47_fu_1260[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_47_out(0),
      R => '0'
    );
\X0_input_48_fu_1264[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_48_out(0),
      O => \X0_input_48_fu_1264[0]_i_1_n_4\
    );
\X0_input_48_fu_1264_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_48_fu_1264[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_48_out(0),
      R => '0'
    );
\X0_input_49_fu_1268[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_49_out(0),
      O => \X0_input_49_fu_1268[0]_i_1_n_4\
    );
\X0_input_49_fu_1268_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_49_fu_1268[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_49_out(0),
      R => '0'
    );
\X0_input_4_fu_1088[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_4_out(0),
      O => \X0_input_4_fu_1088[0]_i_1_n_4\
    );
\X0_input_4_fu_1088_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_4_fu_1088[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_4_out(0),
      R => '0'
    );
\X0_input_50_fu_1272[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_50_out(0),
      O => \X0_input_50_fu_1272[0]_i_1_n_4\
    );
\X0_input_50_fu_1272_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_50_fu_1272[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_50_out(0),
      R => '0'
    );
\X0_input_51_fu_1276[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_51_out(0),
      O => \X0_input_51_fu_1276[0]_i_1_n_4\
    );
\X0_input_51_fu_1276_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_51_fu_1276[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_51_out(0),
      R => '0'
    );
\X0_input_52_fu_1280[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_52_out(0),
      O => \X0_input_52_fu_1280[0]_i_1_n_4\
    );
\X0_input_52_fu_1280_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_52_fu_1280[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_52_out(0),
      R => '0'
    );
\X0_input_53_fu_1284[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_53_out(0),
      O => \X0_input_53_fu_1284[0]_i_1_n_4\
    );
\X0_input_53_fu_1284_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_53_fu_1284[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_53_out(0),
      R => '0'
    );
\X0_input_54_fu_1288[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_54_out(0),
      O => \X0_input_54_fu_1288[0]_i_1_n_4\
    );
\X0_input_54_fu_1288_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_54_fu_1288[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_54_out(0),
      R => '0'
    );
\X0_input_55_fu_1292[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_183_fu_1804[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_55_out(0),
      O => \X0_input_55_fu_1292[0]_i_1_n_4\
    );
\X0_input_55_fu_1292_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_55_fu_1292[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_55_out(0),
      R => '0'
    );
\X0_input_56_fu_1296[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_56_out(0),
      O => \X0_input_56_fu_1296[0]_i_1_n_4\
    );
\X0_input_56_fu_1296_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_56_fu_1296[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_56_out(0),
      R => '0'
    );
\X0_input_57_fu_1300[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_57_out(0),
      O => \X0_input_57_fu_1300[0]_i_1_n_4\
    );
\X0_input_57_fu_1300_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_57_fu_1300[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_57_out(0),
      R => '0'
    );
\X0_input_58_fu_1304[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_58_out(0),
      O => \X0_input_58_fu_1304[0]_i_1_n_4\
    );
\X0_input_58_fu_1304_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_58_fu_1304[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_58_out(0),
      R => '0'
    );
\X0_input_59_fu_1308[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_59_out(0),
      O => \X0_input_59_fu_1308[0]_i_1_n_4\
    );
\X0_input_59_fu_1308_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_59_fu_1308[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_59_out(0),
      R => '0'
    );
\X0_input_5_fu_1092[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_5_out(0),
      O => \X0_input_5_fu_1092[0]_i_1_n_4\
    );
\X0_input_5_fu_1092_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_5_fu_1092[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_5_out(0),
      R => '0'
    );
\X0_input_60_fu_1312[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_60_out(0),
      O => \X0_input_60_fu_1312[0]_i_1_n_4\
    );
\X0_input_60_fu_1312_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_60_fu_1312[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_60_out(0),
      R => '0'
    );
\X0_input_61_fu_1316[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_61_out(0),
      O => \X0_input_61_fu_1316[0]_i_1_n_4\
    );
\X0_input_61_fu_1316_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_61_fu_1316[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_61_out(0),
      R => '0'
    );
\X0_input_62_fu_1320[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_62_out(0),
      O => \X0_input_62_fu_1320[0]_i_1_n_4\
    );
\X0_input_62_fu_1320_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_62_fu_1320[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_62_out(0),
      R => '0'
    );
\X0_input_63_fu_1324[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_191_fu_1836[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_63_out(0),
      O => \X0_input_63_fu_1324[0]_i_1_n_4\
    );
\X0_input_63_fu_1324_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_63_fu_1324[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_63_out(0),
      R => '0'
    );
\X0_input_64_fu_1328[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_64_out(0),
      O => \X0_input_64_fu_1328[0]_i_1_n_4\
    );
\X0_input_64_fu_1328_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_64_fu_1328[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_64_out(0),
      R => '0'
    );
\X0_input_65_fu_1332[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_65_out(0),
      O => \X0_input_65_fu_1332[0]_i_1_n_4\
    );
\X0_input_65_fu_1332_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_65_fu_1332[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_65_out(0),
      R => '0'
    );
\X0_input_66_fu_1336[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_66_out(0),
      O => \X0_input_66_fu_1336[0]_i_1_n_4\
    );
\X0_input_66_fu_1336_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_66_fu_1336[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_66_out(0),
      R => '0'
    );
\X0_input_67_fu_1340[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_67_out(0),
      O => \X0_input_67_fu_1340[0]_i_1_n_4\
    );
\X0_input_67_fu_1340_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_67_fu_1340[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_67_out(0),
      R => '0'
    );
\X0_input_68_fu_1344[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_68_out(0),
      O => \X0_input_68_fu_1344[0]_i_1_n_4\
    );
\X0_input_68_fu_1344_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_68_fu_1344[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_68_out(0),
      R => '0'
    );
\X0_input_69_fu_1348[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_69_out(0),
      O => \X0_input_69_fu_1348[0]_i_1_n_4\
    );
\X0_input_69_fu_1348_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_69_fu_1348[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_69_out(0),
      R => '0'
    );
\X0_input_6_fu_1096[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_6_out(0),
      O => \X0_input_6_fu_1096[0]_i_1_n_4\
    );
\X0_input_6_fu_1096_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_6_fu_1096[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_6_out(0),
      R => '0'
    );
\X0_input_70_fu_1352[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_70_out(0),
      O => \X0_input_70_fu_1352[0]_i_1_n_4\
    );
\X0_input_70_fu_1352_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_70_fu_1352[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_70_out(0),
      R => '0'
    );
\X0_input_71_fu_1356[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_199_fu_1868[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_71_out(0),
      O => \X0_input_71_fu_1356[0]_i_1_n_4\
    );
\X0_input_71_fu_1356_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_71_fu_1356[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_71_out(0),
      R => '0'
    );
\X0_input_72_fu_1360[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_72_out(0),
      O => \X0_input_72_fu_1360[0]_i_1_n_4\
    );
\X0_input_72_fu_1360_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_72_fu_1360[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_72_out(0),
      R => '0'
    );
\X0_input_73_fu_1364[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_73_out(0),
      O => \X0_input_73_fu_1364[0]_i_1_n_4\
    );
\X0_input_73_fu_1364_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_73_fu_1364[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_73_out(0),
      R => '0'
    );
\X0_input_74_fu_1368[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_74_out(0),
      O => \X0_input_74_fu_1368[0]_i_1_n_4\
    );
\X0_input_74_fu_1368_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_74_fu_1368[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_74_out(0),
      R => '0'
    );
\X0_input_75_fu_1372[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_75_out(0),
      O => \X0_input_75_fu_1372[0]_i_1_n_4\
    );
\X0_input_75_fu_1372_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_75_fu_1372[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_75_out(0),
      R => '0'
    );
\X0_input_76_fu_1376[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_76_out(0),
      O => \X0_input_76_fu_1376[0]_i_1_n_4\
    );
\X0_input_76_fu_1376_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_76_fu_1376[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_76_out(0),
      R => '0'
    );
\X0_input_77_fu_1380[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_77_out(0),
      O => \X0_input_77_fu_1380[0]_i_1_n_4\
    );
\X0_input_77_fu_1380_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_77_fu_1380[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_77_out(0),
      R => '0'
    );
\X0_input_78_fu_1384[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_78_out(0),
      O => \X0_input_78_fu_1384[0]_i_1_n_4\
    );
\X0_input_78_fu_1384_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_78_fu_1384[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_78_out(0),
      R => '0'
    );
\X0_input_79_fu_1388[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_207_fu_1900[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_79_out(0),
      O => \X0_input_79_fu_1388[0]_i_1_n_4\
    );
\X0_input_79_fu_1388_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_79_fu_1388[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_79_out(0),
      R => '0'
    );
\X0_input_7_fu_1100[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_7_out(0),
      O => \X0_input_7_fu_1100[0]_i_1_n_4\
    );
\X0_input_7_fu_1100_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_7_fu_1100[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_7_out(0),
      R => '0'
    );
\X0_input_80_fu_1392[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_80_out(0),
      O => \X0_input_80_fu_1392[0]_i_1_n_4\
    );
\X0_input_80_fu_1392_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_80_fu_1392[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_80_out(0),
      R => '0'
    );
\X0_input_81_fu_1396[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_81_out(0),
      O => \X0_input_81_fu_1396[0]_i_1_n_4\
    );
\X0_input_81_fu_1396_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_81_fu_1396[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_81_out(0),
      R => '0'
    );
\X0_input_82_fu_1400[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_82_out(0),
      O => \X0_input_82_fu_1400[0]_i_1_n_4\
    );
\X0_input_82_fu_1400_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_82_fu_1400[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_82_out(0),
      R => '0'
    );
\X0_input_83_fu_1404[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_83_out(0),
      O => \X0_input_83_fu_1404[0]_i_1_n_4\
    );
\X0_input_83_fu_1404_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_83_fu_1404[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_83_out(0),
      R => '0'
    );
\X0_input_84_fu_1408[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_84_out(0),
      O => \X0_input_84_fu_1408[0]_i_1_n_4\
    );
\X0_input_84_fu_1408_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_84_fu_1408[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_84_out(0),
      R => '0'
    );
\X0_input_85_fu_1412[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_85_out(0),
      O => \X0_input_85_fu_1412[0]_i_1_n_4\
    );
\X0_input_85_fu_1412_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_85_fu_1412[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_85_out(0),
      R => '0'
    );
\X0_input_86_fu_1416[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_86_out(0),
      O => \X0_input_86_fu_1416[0]_i_1_n_4\
    );
\X0_input_86_fu_1416_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_86_fu_1416[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_86_out(0),
      R => '0'
    );
\X0_input_87_fu_1420[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_215_fu_1932[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_87_out(0),
      O => \X0_input_87_fu_1420[0]_i_1_n_4\
    );
\X0_input_87_fu_1420_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_87_fu_1420[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_87_out(0),
      R => '0'
    );
\X0_input_88_fu_1424[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_88_out(0),
      O => \X0_input_88_fu_1424[0]_i_1_n_4\
    );
\X0_input_88_fu_1424_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_88_fu_1424[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_88_out(0),
      R => '0'
    );
\X0_input_89_fu_1428[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_89_out(0),
      O => \X0_input_89_fu_1428[0]_i_1_n_4\
    );
\X0_input_89_fu_1428_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_89_fu_1428[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_89_out(0),
      R => '0'
    );
\X0_input_8_fu_1104[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_8_out(0),
      O => \X0_input_8_fu_1104[0]_i_1_n_4\
    );
\X0_input_8_fu_1104_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_8_fu_1104[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_8_out(0),
      R => '0'
    );
\X0_input_90_fu_1432[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_90_out(0),
      O => \X0_input_90_fu_1432[0]_i_1_n_4\
    );
\X0_input_90_fu_1432_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_90_fu_1432[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_90_out(0),
      R => '0'
    );
\X0_input_91_fu_1436[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_91_out(0),
      O => \X0_input_91_fu_1436[0]_i_1_n_4\
    );
\X0_input_91_fu_1436_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_91_fu_1436[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_91_out(0),
      R => '0'
    );
\X0_input_92_fu_1440[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_124_fu_1568[0]_i_2_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_92_out(0),
      O => \X0_input_92_fu_1440[0]_i_1_n_4\
    );
\X0_input_92_fu_1440_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_92_fu_1440[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_92_out(0),
      R => '0'
    );
\X0_input_93_fu_1444[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_125_fu_1572[0]_i_2_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_93_out(0),
      O => \X0_input_93_fu_1444[0]_i_1_n_4\
    );
\X0_input_93_fu_1444_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_93_fu_1444[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_93_out(0),
      R => '0'
    );
\X0_input_94_fu_1448[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_126_fu_1576[0]_i_2_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_94_out(0),
      O => \X0_input_94_fu_1448[0]_i_1_n_4\
    );
\X0_input_94_fu_1448_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_94_fu_1448[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_94_out(0),
      R => '0'
    );
\X0_input_95_fu_1452[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_127_fu_1580[0]_i_2_n_4\,
      I2 => \X0_input_223_fu_1964[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_95_out(0),
      O => \X0_input_95_fu_1452[0]_i_1_n_4\
    );
\X0_input_95_fu_1452_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_95_fu_1452[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_95_out(0),
      R => '0'
    );
\X0_input_96_fu_1456[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_96_out(0),
      O => \X0_input_96_fu_1456[0]_i_1_n_4\
    );
\X0_input_96_fu_1456_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_96_fu_1456[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_96_out(0),
      R => '0'
    );
\X0_input_97_fu_1460[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_97_out(0),
      O => \X0_input_97_fu_1460[0]_i_1_n_4\
    );
\X0_input_97_fu_1460_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_97_fu_1460[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_97_out(0),
      R => '0'
    );
\X0_input_98_fu_1464[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_122_fu_1560[0]_i_2_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_98_out(0),
      O => \X0_input_98_fu_1464[0]_i_1_n_4\
    );
\X0_input_98_fu_1464_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_98_fu_1464[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_98_out(0),
      R => '0'
    );
\X0_input_99_fu_1468[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_123_fu_1564[0]_i_2_n_4\,
      I2 => \X0_input_231_fu_1996[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_99_out(0),
      O => \X0_input_99_fu_1468[0]_i_1_n_4\
    );
\X0_input_99_fu_1468_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_99_fu_1468[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_99_out(0),
      R => '0'
    );
\X0_input_9_fu_1108[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_121_fu_1556[0]_i_2_n_4\,
      I2 => \X0_input_143_fu_1644[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_9_out(0),
      O => \X0_input_9_fu_1108[0]_i_1_n_4\
    );
\X0_input_9_fu_1108_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_9_fu_1108[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_9_out(0),
      R => '0'
    );
\X0_input_fu_1072[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => X0_input_256_fu_3943_p2,
      I1 => \X0_input_120_fu_1552[0]_i_2_n_4\,
      I2 => \X0_input_135_fu_1612[0]_i_2_n_4\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_out(0),
      O => \X0_input_fu_1072[0]_i_1_n_4\
    );
\X0_input_fu_1072_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \X0_input_fu_1072[0]_i_1_n_4\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_out(0),
      R => '0'
    );
\a_assign_reg_14935[0]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_131_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_130_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_129_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_128_out(0),
      O => \a_assign_reg_14935[0]_i_100_n_4\
    );
\a_assign_reg_14935[0]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_135_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_134_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_133_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_132_out(0),
      O => \a_assign_reg_14935[0]_i_101_n_4\
    );
\a_assign_reg_14935[0]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_139_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_138_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_137_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_136_out(0),
      O => \a_assign_reg_14935[0]_i_102_n_4\
    );
\a_assign_reg_14935[0]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_143_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_142_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_141_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_140_out(0),
      O => \a_assign_reg_14935[0]_i_103_n_4\
    );
\a_assign_reg_14935[0]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_243_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_242_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_241_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_240_out(0),
      O => \a_assign_reg_14935[0]_i_104_n_4\
    );
\a_assign_reg_14935[0]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_247_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_246_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_245_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_244_out(0),
      O => \a_assign_reg_14935[0]_i_105_n_4\
    );
\a_assign_reg_14935[0]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_251_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_250_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_249_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_248_out(0),
      O => \a_assign_reg_14935[0]_i_106_n_4\
    );
\a_assign_reg_14935[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_255_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_254_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_253_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_252_out(0),
      O => \a_assign_reg_14935[0]_i_107_n_4\
    );
\a_assign_reg_14935[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_227_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_226_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_225_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_224_out(0),
      O => \a_assign_reg_14935[0]_i_108_n_4\
    );
\a_assign_reg_14935[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_231_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_230_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_229_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_228_out(0),
      O => \a_assign_reg_14935[0]_i_109_n_4\
    );
\a_assign_reg_14935[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_235_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_234_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_233_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_232_out(0),
      O => \a_assign_reg_14935[0]_i_110_n_4\
    );
\a_assign_reg_14935[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_239_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_238_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_237_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_236_out(0),
      O => \a_assign_reg_14935[0]_i_111_n_4\
    );
\a_assign_reg_14935[0]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_211_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_210_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_209_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_208_out(0),
      O => \a_assign_reg_14935[0]_i_112_n_4\
    );
\a_assign_reg_14935[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_215_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_214_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_213_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_212_out(0),
      O => \a_assign_reg_14935[0]_i_113_n_4\
    );
\a_assign_reg_14935[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_219_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_218_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_217_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_216_out(0),
      O => \a_assign_reg_14935[0]_i_114_n_4\
    );
\a_assign_reg_14935[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_223_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_222_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_221_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_220_out(0),
      O => \a_assign_reg_14935[0]_i_115_n_4\
    );
\a_assign_reg_14935[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_195_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_194_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_193_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_192_out(0),
      O => \a_assign_reg_14935[0]_i_116_n_4\
    );
\a_assign_reg_14935[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_199_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_198_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_197_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_196_out(0),
      O => \a_assign_reg_14935[0]_i_117_n_4\
    );
\a_assign_reg_14935[0]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_203_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_202_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_201_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_200_out(0),
      O => \a_assign_reg_14935[0]_i_118_n_4\
    );
\a_assign_reg_14935[0]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_207_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_206_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_205_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_204_out(0),
      O => \a_assign_reg_14935[0]_i_119_n_4\
    );
\a_assign_reg_14935[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_assign_reg_14935_reg[0]_i_8_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_9_n_4\,
      I2 => \a_assign_reg_14935_reg[0]\(5),
      I3 => \a_assign_reg_14935_reg[0]_i_10_n_4\,
      I4 => \a_assign_reg_14935_reg[0]\(4),
      I5 => \a_assign_reg_14935_reg[0]_i_11_n_4\,
      O => \a_assign_reg_14935[0]_i_4_n_4\
    );
\a_assign_reg_14935[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_assign_reg_14935_reg[0]_i_12_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_13_n_4\,
      I2 => \a_assign_reg_14935_reg[0]\(5),
      I3 => \a_assign_reg_14935_reg[0]_i_14_n_4\,
      I4 => \a_assign_reg_14935_reg[0]\(4),
      I5 => \a_assign_reg_14935_reg[0]_i_15_n_4\,
      O => \a_assign_reg_14935[0]_i_5_n_4\
    );
\a_assign_reg_14935[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_51_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_50_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_49_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_48_out(0),
      O => \a_assign_reg_14935[0]_i_56_n_4\
    );
\a_assign_reg_14935[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_55_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_54_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_53_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_52_out(0),
      O => \a_assign_reg_14935[0]_i_57_n_4\
    );
\a_assign_reg_14935[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_59_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_58_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_57_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_56_out(0),
      O => \a_assign_reg_14935[0]_i_58_n_4\
    );
\a_assign_reg_14935[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_63_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_62_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_61_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_60_out(0),
      O => \a_assign_reg_14935[0]_i_59_n_4\
    );
\a_assign_reg_14935[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_assign_reg_14935_reg[0]_i_16_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_17_n_4\,
      I2 => \a_assign_reg_14935_reg[0]\(5),
      I3 => \a_assign_reg_14935_reg[0]_i_18_n_4\,
      I4 => \a_assign_reg_14935_reg[0]\(4),
      I5 => \a_assign_reg_14935_reg[0]_i_19_n_4\,
      O => \a_assign_reg_14935[0]_i_6_n_4\
    );
\a_assign_reg_14935[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_35_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_34_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_33_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_32_out(0),
      O => \a_assign_reg_14935[0]_i_60_n_4\
    );
\a_assign_reg_14935[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_39_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_38_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_37_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_36_out(0),
      O => \a_assign_reg_14935[0]_i_61_n_4\
    );
\a_assign_reg_14935[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_43_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_42_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_41_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_40_out(0),
      O => \a_assign_reg_14935[0]_i_62_n_4\
    );
\a_assign_reg_14935[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_47_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_46_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_45_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_44_out(0),
      O => \a_assign_reg_14935[0]_i_63_n_4\
    );
\a_assign_reg_14935[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_19_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_18_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_17_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_16_out(0),
      O => \a_assign_reg_14935[0]_i_64_n_4\
    );
\a_assign_reg_14935[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_23_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_22_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_21_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_20_out(0),
      O => \a_assign_reg_14935[0]_i_65_n_4\
    );
\a_assign_reg_14935[0]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_27_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_26_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_25_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_24_out(0),
      O => \a_assign_reg_14935[0]_i_66_n_4\
    );
\a_assign_reg_14935[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_31_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_30_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_29_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_28_out(0),
      O => \a_assign_reg_14935[0]_i_67_n_4\
    );
\a_assign_reg_14935[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_3_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_2_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_1_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_out(0),
      O => \a_assign_reg_14935[0]_i_68_n_4\
    );
\a_assign_reg_14935[0]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_7_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_6_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_5_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_4_out(0),
      O => \a_assign_reg_14935[0]_i_69_n_4\
    );
\a_assign_reg_14935[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_assign_reg_14935_reg[0]_i_20_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_21_n_4\,
      I2 => \a_assign_reg_14935_reg[0]\(5),
      I3 => \a_assign_reg_14935_reg[0]_i_22_n_4\,
      I4 => \a_assign_reg_14935_reg[0]\(4),
      I5 => \a_assign_reg_14935_reg[0]_i_23_n_4\,
      O => \a_assign_reg_14935[0]_i_7_n_4\
    );
\a_assign_reg_14935[0]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_11_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_10_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_9_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_8_out(0),
      O => \a_assign_reg_14935[0]_i_70_n_4\
    );
\a_assign_reg_14935[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_15_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_14_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_13_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_12_out(0),
      O => \a_assign_reg_14935[0]_i_71_n_4\
    );
\a_assign_reg_14935[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_115_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_114_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_113_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_112_out(0),
      O => \a_assign_reg_14935[0]_i_72_n_4\
    );
\a_assign_reg_14935[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_119_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_118_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_117_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_116_out(0),
      O => \a_assign_reg_14935[0]_i_73_n_4\
    );
\a_assign_reg_14935[0]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_123_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_122_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_121_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_120_out(0),
      O => \a_assign_reg_14935[0]_i_74_n_4\
    );
\a_assign_reg_14935[0]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_127_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_126_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_125_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_124_out(0),
      O => \a_assign_reg_14935[0]_i_75_n_4\
    );
\a_assign_reg_14935[0]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_99_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_98_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_97_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_96_out(0),
      O => \a_assign_reg_14935[0]_i_76_n_4\
    );
\a_assign_reg_14935[0]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_103_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_102_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_101_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_100_out(0),
      O => \a_assign_reg_14935[0]_i_77_n_4\
    );
\a_assign_reg_14935[0]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_107_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_106_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_105_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_104_out(0),
      O => \a_assign_reg_14935[0]_i_78_n_4\
    );
\a_assign_reg_14935[0]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_111_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_110_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_109_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_108_out(0),
      O => \a_assign_reg_14935[0]_i_79_n_4\
    );
\a_assign_reg_14935[0]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_83_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_82_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_81_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_80_out(0),
      O => \a_assign_reg_14935[0]_i_80_n_4\
    );
\a_assign_reg_14935[0]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_87_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_86_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_85_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_84_out(0),
      O => \a_assign_reg_14935[0]_i_81_n_4\
    );
\a_assign_reg_14935[0]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_91_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_90_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_89_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_88_out(0),
      O => \a_assign_reg_14935[0]_i_82_n_4\
    );
\a_assign_reg_14935[0]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_95_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_94_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_93_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_92_out(0),
      O => \a_assign_reg_14935[0]_i_83_n_4\
    );
\a_assign_reg_14935[0]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_67_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_66_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_65_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_64_out(0),
      O => \a_assign_reg_14935[0]_i_84_n_4\
    );
\a_assign_reg_14935[0]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_71_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_70_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_69_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_68_out(0),
      O => \a_assign_reg_14935[0]_i_85_n_4\
    );
\a_assign_reg_14935[0]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_75_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_74_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_73_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_72_out(0),
      O => \a_assign_reg_14935[0]_i_86_n_4\
    );
\a_assign_reg_14935[0]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_79_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_78_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_77_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_76_out(0),
      O => \a_assign_reg_14935[0]_i_87_n_4\
    );
\a_assign_reg_14935[0]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_179_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_178_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_177_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_176_out(0),
      O => \a_assign_reg_14935[0]_i_88_n_4\
    );
\a_assign_reg_14935[0]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_183_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_182_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_181_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_180_out(0),
      O => \a_assign_reg_14935[0]_i_89_n_4\
    );
\a_assign_reg_14935[0]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_187_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_186_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_185_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_184_out(0),
      O => \a_assign_reg_14935[0]_i_90_n_4\
    );
\a_assign_reg_14935[0]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_191_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_190_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_189_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_188_out(0),
      O => \a_assign_reg_14935[0]_i_91_n_4\
    );
\a_assign_reg_14935[0]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_163_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_162_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_161_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_160_out(0),
      O => \a_assign_reg_14935[0]_i_92_n_4\
    );
\a_assign_reg_14935[0]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_167_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_166_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_165_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_164_out(0),
      O => \a_assign_reg_14935[0]_i_93_n_4\
    );
\a_assign_reg_14935[0]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_171_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_170_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_169_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_168_out(0),
      O => \a_assign_reg_14935[0]_i_94_n_4\
    );
\a_assign_reg_14935[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_175_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_174_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_173_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_172_out(0),
      O => \a_assign_reg_14935[0]_i_95_n_4\
    );
\a_assign_reg_14935[0]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_147_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_146_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_145_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_144_out(0),
      O => \a_assign_reg_14935[0]_i_96_n_4\
    );
\a_assign_reg_14935[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_151_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_150_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_149_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_148_out(0),
      O => \a_assign_reg_14935[0]_i_97_n_4\
    );
\a_assign_reg_14935[0]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_155_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_154_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_153_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_152_out(0),
      O => \a_assign_reg_14935[0]_i_98_n_4\
    );
\a_assign_reg_14935[0]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_159_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_158_out(0),
      I2 => \a_assign_reg_14935_reg[0]\(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_157_out(0),
      I4 => \a_assign_reg_14935_reg[0]\(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_X0_input_156_out(0),
      O => \a_assign_reg_14935[0]_i_99_n_4\
    );
\a_assign_reg_14935_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_2_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_3_n_4\,
      O => dout_tmp(0),
      S => \a_assign_reg_14935_reg[0]\(7)
    );
\a_assign_reg_14935_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_28_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_29_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_10_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
\a_assign_reg_14935_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_30_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_31_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_11_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
\a_assign_reg_14935_reg[0]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_32_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_33_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_12_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
\a_assign_reg_14935_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_34_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_35_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_13_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
\a_assign_reg_14935_reg[0]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_36_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_37_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_14_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
\a_assign_reg_14935_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_38_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_39_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_15_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
\a_assign_reg_14935_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_40_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_41_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_16_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
\a_assign_reg_14935_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_42_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_43_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_17_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
\a_assign_reg_14935_reg[0]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_44_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_45_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_18_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
\a_assign_reg_14935_reg[0]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_46_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_47_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_19_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
\a_assign_reg_14935_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_4_n_4\,
      I1 => \a_assign_reg_14935[0]_i_5_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_2_n_4\,
      S => \a_assign_reg_14935_reg[0]\(6)
    );
\a_assign_reg_14935_reg[0]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_48_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_49_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_20_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
\a_assign_reg_14935_reg[0]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_50_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_51_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_21_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
\a_assign_reg_14935_reg[0]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_52_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_53_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_22_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
\a_assign_reg_14935_reg[0]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_54_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_55_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_23_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
\a_assign_reg_14935_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_56_n_4\,
      I1 => \a_assign_reg_14935[0]_i_57_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_24_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_58_n_4\,
      I1 => \a_assign_reg_14935[0]_i_59_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_25_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_60_n_4\,
      I1 => \a_assign_reg_14935[0]_i_61_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_26_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_62_n_4\,
      I1 => \a_assign_reg_14935[0]_i_63_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_27_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_64_n_4\,
      I1 => \a_assign_reg_14935[0]_i_65_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_28_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_66_n_4\,
      I1 => \a_assign_reg_14935[0]_i_67_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_29_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_6_n_4\,
      I1 => \a_assign_reg_14935[0]_i_7_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_3_n_4\,
      S => \a_assign_reg_14935_reg[0]\(6)
    );
\a_assign_reg_14935_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_68_n_4\,
      I1 => \a_assign_reg_14935[0]_i_69_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_30_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_70_n_4\,
      I1 => \a_assign_reg_14935[0]_i_71_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_31_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_72_n_4\,
      I1 => \a_assign_reg_14935[0]_i_73_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_32_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_74_n_4\,
      I1 => \a_assign_reg_14935[0]_i_75_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_33_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_76_n_4\,
      I1 => \a_assign_reg_14935[0]_i_77_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_34_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_78_n_4\,
      I1 => \a_assign_reg_14935[0]_i_79_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_35_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_80_n_4\,
      I1 => \a_assign_reg_14935[0]_i_81_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_36_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_82_n_4\,
      I1 => \a_assign_reg_14935[0]_i_83_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_37_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_84_n_4\,
      I1 => \a_assign_reg_14935[0]_i_85_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_38_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_86_n_4\,
      I1 => \a_assign_reg_14935[0]_i_87_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_39_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_88_n_4\,
      I1 => \a_assign_reg_14935[0]_i_89_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_40_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_90_n_4\,
      I1 => \a_assign_reg_14935[0]_i_91_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_41_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_92_n_4\,
      I1 => \a_assign_reg_14935[0]_i_93_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_42_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_94_n_4\,
      I1 => \a_assign_reg_14935[0]_i_95_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_43_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_96_n_4\,
      I1 => \a_assign_reg_14935[0]_i_97_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_44_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_98_n_4\,
      I1 => \a_assign_reg_14935[0]_i_99_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_45_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_100_n_4\,
      I1 => \a_assign_reg_14935[0]_i_101_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_46_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_102_n_4\,
      I1 => \a_assign_reg_14935[0]_i_103_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_47_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_104_n_4\,
      I1 => \a_assign_reg_14935[0]_i_105_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_48_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_106_n_4\,
      I1 => \a_assign_reg_14935[0]_i_107_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_49_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_108_n_4\,
      I1 => \a_assign_reg_14935[0]_i_109_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_50_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_110_n_4\,
      I1 => \a_assign_reg_14935[0]_i_111_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_51_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_112_n_4\,
      I1 => \a_assign_reg_14935[0]_i_113_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_52_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_114_n_4\,
      I1 => \a_assign_reg_14935[0]_i_115_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_53_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_116_n_4\,
      I1 => \a_assign_reg_14935[0]_i_117_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_54_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_reg_14935[0]_i_118_n_4\,
      I1 => \a_assign_reg_14935[0]_i_119_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_55_n_4\,
      S => \a_assign_reg_14935_reg[0]\(2)
    );
\a_assign_reg_14935_reg[0]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_24_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_25_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_8_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
\a_assign_reg_14935_reg[0]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_reg_14935_reg[0]_i_26_n_4\,
      I1 => \a_assign_reg_14935_reg[0]_i_27_n_4\,
      O => \a_assign_reg_14935_reg[0]_i_9_n_4\,
      S => \a_assign_reg_14935_reg[0]\(3)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11
     port map (
      D(7 downto 0) => p_0_in(7 downto 0),
      E(0) => i_fu_1068,
      Q(0) => Q(0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_6,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[2]_0\(0) => E(0),
      \ap_CS_fsm_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[3]\(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_4,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      \i_fu_1068_reg[0]\ => \^ap_enable_reg_pp0_iter1\,
      \i_fu_1068_reg[5]\ => \i_fu_1068[5]_i_2_n_4\,
      \i_fu_1068_reg[6]\ => \i_fu_1068[6]_i_2_n_4\,
      \i_fu_1068_reg[7]\(8 downto 0) => add_ln103_fu_3924_p2(8 downto 0),
      \i_fu_1068_reg[8]\(8) => \i_fu_1068_reg_n_4_[8]\,
      \i_fu_1068_reg[8]\(7) => \i_fu_1068_reg_n_4_[7]\,
      \i_fu_1068_reg[8]\(6) => \i_fu_1068_reg_n_4_[6]\,
      \i_fu_1068_reg[8]\(5) => \i_fu_1068_reg_n_4_[5]\,
      \i_fu_1068_reg[8]\(4) => \i_fu_1068_reg_n_4_[4]\,
      \i_fu_1068_reg[8]\(3) => \i_fu_1068_reg_n_4_[3]\,
      \i_fu_1068_reg[8]\(2) => \i_fu_1068_reg_n_4_[2]\,
      \i_fu_1068_reg[8]\(1) => \i_fu_1068_reg_n_4_[1]\,
      \i_fu_1068_reg[8]\(0) => \i_fu_1068_reg_n_4_[0]\,
      \i_fu_1068_reg[8]_0\ => \i_fu_1068[8]_i_5_n_4\,
      \i_fu_1068_reg[8]_i_4_0\(31 downto 0) => \i_fu_1068_reg[8]_i_4\(31 downto 0)
    );
\i_fu_1068[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \i_fu_1068_reg_n_4_[0]\,
      I1 => \i_fu_1068_reg_n_4_[1]\,
      O => \i_fu_1068[5]_i_2_n_4\
    );
\i_fu_1068[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_fu_1068_reg_n_4_[4]\,
      I1 => \i_fu_1068_reg_n_4_[2]\,
      I2 => \i_fu_1068_reg_n_4_[0]\,
      I3 => \i_fu_1068_reg_n_4_[1]\,
      I4 => \i_fu_1068_reg_n_4_[3]\,
      I5 => \i_fu_1068_reg_n_4_[5]\,
      O => \i_fu_1068[6]_i_2_n_4\
    );
\i_fu_1068[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_fu_1068_reg_n_4_[5]\,
      I1 => \i_fu_1068_reg_n_4_[3]\,
      I2 => \i_fu_1068[5]_i_2_n_4\,
      I3 => \i_fu_1068_reg_n_4_[2]\,
      I4 => \i_fu_1068_reg_n_4_[4]\,
      I5 => \i_fu_1068_reg_n_4_[6]\,
      O => \i_fu_1068[8]_i_5_n_4\
    );
\i_fu_1068_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_1068,
      D => add_ln103_fu_3924_p2(0),
      Q => \i_fu_1068_reg_n_4_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_1068_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_1068,
      D => add_ln103_fu_3924_p2(1),
      Q => \i_fu_1068_reg_n_4_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_1068_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_1068,
      D => add_ln103_fu_3924_p2(2),
      Q => \i_fu_1068_reg_n_4_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_1068_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_1068,
      D => add_ln103_fu_3924_p2(3),
      Q => \i_fu_1068_reg_n_4_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_1068_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_1068,
      D => add_ln103_fu_3924_p2(4),
      Q => \i_fu_1068_reg_n_4_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_1068_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_1068,
      D => add_ln103_fu_3924_p2(5),
      Q => \i_fu_1068_reg_n_4_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_1068_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_1068,
      D => add_ln103_fu_3924_p2(6),
      Q => \i_fu_1068_reg_n_4_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_1068_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_1068,
      D => add_ln103_fu_3924_p2(7),
      Q => \i_fu_1068_reg_n_4_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_1068_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_1068,
      D => add_ln103_fu_3924_p2(8),
      Q => \i_fu_1068_reg_n_4_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\trunc_ln103_reg_7803_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(0),
      Q => trunc_ln103_reg_7803(0),
      R => '0'
    );
\trunc_ln103_reg_7803_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(1),
      Q => trunc_ln103_reg_7803(1),
      R => '0'
    );
\trunc_ln103_reg_7803_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => trunc_ln103_reg_7803(2),
      R => '0'
    );
\trunc_ln103_reg_7803_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => trunc_ln103_reg_7803(3),
      R => '0'
    );
\trunc_ln103_reg_7803_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => trunc_ln103_reg_7803(4),
      R => '0'
    );
\trunc_ln103_reg_7803_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => trunc_ln103_reg_7803(5),
      R => '0'
    );
\trunc_ln103_reg_7803_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => trunc_ln103_reg_7803(6),
      R => '0'
    );
\trunc_ln103_reg_7803_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => trunc_ln103_reg_7803(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_113_2 is
  port (
    \X_size_read_reg_14084_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln113_reg_196_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    layer1_activations_ce0 : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    colsW1_read_reg_14076 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln51_reg_14917 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[16]_i_2\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sub_ln116_1_fu_178_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sub_ln116_fu_167_p20_out : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_113_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_113_2 is
  signal add_ln113_fu_150_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal ap_condition_242 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_ready : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_ce0 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_1_fu_42_reg_n_4_[10]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[11]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[12]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[13]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[14]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[15]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[16]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[17]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[18]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[19]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[1]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[20]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[21]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[22]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[23]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[24]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[25]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[26]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[27]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[28]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[29]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[2]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[30]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[31]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[3]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[4]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[5]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[6]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[7]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[8]\ : STD_LOGIC;
  signal \i_1_fu_42_reg_n_4_[9]\ : STD_LOGIC;
  signal icmp_ln113_1_fu_144_p2 : STD_LOGIC;
  signal icmp_ln113_1_reg_206 : STD_LOGIC;
  signal icmp_ln113_1_reg_206_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln113_fu_104_p2 : STD_LOGIC;
  signal icmp_ln113_reg_196 : STD_LOGIC;
  signal icmp_ln113_reg_196_pp0_iter1_reg : STD_LOGIC;
  signal layer1_activations_addr_reg_200 : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_ce0,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10
     port map (
      ADDRBWRADDR(5 downto 0) => ADDRBWRADDR(5 downto 0),
      CO(0) => icmp_ln113_1_fu_144_p2,
      D(30 downto 0) => add_ln113_fu_150_p2(31 downto 1),
      E(0) => ap_condition_242,
      Q(30) => \i_1_fu_42_reg_n_4_[31]\,
      Q(29) => \i_1_fu_42_reg_n_4_[30]\,
      Q(28) => \i_1_fu_42_reg_n_4_[29]\,
      Q(27) => \i_1_fu_42_reg_n_4_[28]\,
      Q(26) => \i_1_fu_42_reg_n_4_[27]\,
      Q(25) => \i_1_fu_42_reg_n_4_[26]\,
      Q(24) => \i_1_fu_42_reg_n_4_[25]\,
      Q(23) => \i_1_fu_42_reg_n_4_[24]\,
      Q(22) => \i_1_fu_42_reg_n_4_[23]\,
      Q(21) => \i_1_fu_42_reg_n_4_[22]\,
      Q(20) => \i_1_fu_42_reg_n_4_[21]\,
      Q(19) => \i_1_fu_42_reg_n_4_[20]\,
      Q(18) => \i_1_fu_42_reg_n_4_[19]\,
      Q(17) => \i_1_fu_42_reg_n_4_[18]\,
      Q(16) => \i_1_fu_42_reg_n_4_[17]\,
      Q(15) => \i_1_fu_42_reg_n_4_[16]\,
      Q(14) => \i_1_fu_42_reg_n_4_[15]\,
      Q(13) => \i_1_fu_42_reg_n_4_[14]\,
      Q(12) => \i_1_fu_42_reg_n_4_[13]\,
      Q(11) => \i_1_fu_42_reg_n_4_[12]\,
      Q(10) => \i_1_fu_42_reg_n_4_[11]\,
      Q(9) => \i_1_fu_42_reg_n_4_[10]\,
      Q(8) => \i_1_fu_42_reg_n_4_[9]\,
      Q(7) => \i_1_fu_42_reg_n_4_[8]\,
      Q(6) => \i_1_fu_42_reg_n_4_[7]\,
      Q(5) => \i_1_fu_42_reg_n_4_[6]\,
      Q(4) => \i_1_fu_42_reg_n_4_[5]\,
      Q(3) => \i_1_fu_42_reg_n_4_[4]\,
      Q(2) => \i_1_fu_42_reg_n_4_[3]\,
      Q(1) => \i_1_fu_42_reg_n_4_[2]\,
      Q(0) => \i_1_fu_42_reg_n_4_[1]\,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_39,
      \ap_CS_fsm_reg[16]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[16]_i_2_0\(30 downto 0) => \ap_CS_fsm_reg[16]_i_2\(30 downto 0),
      \ap_CS_fsm_reg[17]\(1) => ram_reg(2),
      \ap_CS_fsm_reg[17]\(0) => ram_reg(0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_init => ap_loop_init,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      colsW1_read_reg_14076(30 downto 0) => colsW1_read_reg_14076(30 downto 0),
      \colsW1_read_reg_14076_reg[30]\(0) => CO(0),
      grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_ready,
      grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      \i_1_fu_42_reg[30]\(0) => icmp_ln113_fu_104_p2
    );
\i_1_fu_42_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(10),
      Q => \i_1_fu_42_reg_n_4_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(11),
      Q => \i_1_fu_42_reg_n_4_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(12),
      Q => \i_1_fu_42_reg_n_4_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(13),
      Q => \i_1_fu_42_reg_n_4_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(14),
      Q => \i_1_fu_42_reg_n_4_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(15),
      Q => \i_1_fu_42_reg_n_4_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(16),
      Q => \i_1_fu_42_reg_n_4_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(17),
      Q => \i_1_fu_42_reg_n_4_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(18),
      Q => \i_1_fu_42_reg_n_4_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(19),
      Q => \i_1_fu_42_reg_n_4_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(1),
      Q => \i_1_fu_42_reg_n_4_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(20),
      Q => \i_1_fu_42_reg_n_4_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(21),
      Q => \i_1_fu_42_reg_n_4_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(22),
      Q => \i_1_fu_42_reg_n_4_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(23),
      Q => \i_1_fu_42_reg_n_4_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(24),
      Q => \i_1_fu_42_reg_n_4_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(25),
      Q => \i_1_fu_42_reg_n_4_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(26),
      Q => \i_1_fu_42_reg_n_4_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(27),
      Q => \i_1_fu_42_reg_n_4_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(28),
      Q => \i_1_fu_42_reg_n_4_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(29),
      Q => \i_1_fu_42_reg_n_4_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(2),
      Q => \i_1_fu_42_reg_n_4_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(30),
      Q => \i_1_fu_42_reg_n_4_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(31),
      Q => \i_1_fu_42_reg_n_4_[31]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(3),
      Q => \i_1_fu_42_reg_n_4_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(4),
      Q => \i_1_fu_42_reg_n_4_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(5),
      Q => \i_1_fu_42_reg_n_4_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(6),
      Q => \i_1_fu_42_reg_n_4_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(7),
      Q => \i_1_fu_42_reg_n_4_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(8),
      Q => \i_1_fu_42_reg_n_4_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\i_1_fu_42_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_242,
      D => add_ln113_fu_150_p2(9),
      Q => \i_1_fu_42_reg_n_4_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_39
    );
\icmp_ln113_1_reg_206_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln113_1_reg_206,
      Q => icmp_ln113_1_reg_206_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln113_1_reg_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln113_1_fu_144_p2,
      Q => icmp_ln113_1_reg_206,
      R => '0'
    );
\icmp_ln113_reg_196_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln113_reg_196,
      Q => icmp_ln113_reg_196_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln113_reg_196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln113_fu_104_p2,
      Q => icmp_ln113_reg_196,
      R => '0'
    );
\layer1_activations_2_addr_reg_210_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_200(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(0),
      R => '0'
    );
\layer1_activations_2_addr_reg_210_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_200(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(1),
      R => '0'
    );
\layer1_activations_2_addr_reg_210_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_200(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(2),
      R => '0'
    );
\layer1_activations_2_addr_reg_210_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_200(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(3),
      R => '0'
    );
\layer1_activations_2_addr_reg_210_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_200(4),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(4),
      R => '0'
    );
\layer1_activations_2_addr_reg_210_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_200(5),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(5),
      R => '0'
    );
\layer1_activations_2_addr_reg_210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_fu_42_reg_n_4_[1]\,
      Q => layer1_activations_addr_reg_200(0),
      R => ap_loop_init
    );
\layer1_activations_2_addr_reg_210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_fu_42_reg_n_4_[2]\,
      Q => layer1_activations_addr_reg_200(1),
      R => ap_loop_init
    );
\layer1_activations_2_addr_reg_210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_fu_42_reg_n_4_[3]\,
      Q => layer1_activations_addr_reg_200(2),
      R => ap_loop_init
    );
\layer1_activations_2_addr_reg_210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_fu_42_reg_n_4_[4]\,
      Q => layer1_activations_addr_reg_200(3),
      R => ap_loop_init
    );
\layer1_activations_2_addr_reg_210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_fu_42_reg_n_4_[5]\,
      Q => layer1_activations_addr_reg_200(4),
      R => ap_loop_init
    );
\layer1_activations_2_addr_reg_210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_fu_42_reg_n_4_[6]\,
      Q => layer1_activations_addr_reg_200(5),
      R => ap_loop_init
    );
\ram_reg_i_10__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(23),
      O => DIADI(23)
    );
\ram_reg_i_11__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(22),
      O => DIADI(22)
    );
\ram_reg_i_12__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(21),
      O => DIADI(21)
    );
\ram_reg_i_13__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(20),
      O => DIADI(20)
    );
\ram_reg_i_14__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(19),
      O => DIADI(19)
    );
\ram_reg_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(18),
      O => DIADI(18)
    );
\ram_reg_i_15__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(31),
      O => \ap_CS_fsm_reg[16]\(30)
    );
\ram_reg_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(17),
      O => DIADI(17)
    );
\ram_reg_i_16__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(30),
      O => \ap_CS_fsm_reg[16]\(29)
    );
\ram_reg_i_17__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(16),
      O => DIADI(16)
    );
\ram_reg_i_17__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(29),
      O => \ap_CS_fsm_reg[16]\(28)
    );
\ram_reg_i_18__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(15),
      O => DIADI(15)
    );
\ram_reg_i_18__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(28),
      O => \ap_CS_fsm_reg[16]\(27)
    );
\ram_reg_i_19__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(14),
      O => DIADI(14)
    );
\ram_reg_i_19__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(27),
      O => \ap_CS_fsm_reg[16]\(26)
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      I1 => ram_reg(3),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_ce0,
      I3 => ram_reg(2),
      I4 => ram_reg(1),
      O => layer1_activations_ce0
    );
\ram_reg_i_20__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(13),
      O => DIADI(13)
    );
\ram_reg_i_20__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(26),
      O => \ap_CS_fsm_reg[16]\(25)
    );
\ram_reg_i_21__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(12),
      O => DIADI(12)
    );
\ram_reg_i_21__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(25),
      O => \ap_CS_fsm_reg[16]\(24)
    );
\ram_reg_i_22__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(11),
      O => DIADI(11)
    );
\ram_reg_i_22__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(24),
      O => \ap_CS_fsm_reg[16]\(23)
    );
\ram_reg_i_23__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(10),
      O => DIADI(10)
    );
\ram_reg_i_23__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(23),
      O => \ap_CS_fsm_reg[16]\(22)
    );
\ram_reg_i_24__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(9),
      O => DIADI(9)
    );
\ram_reg_i_24__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(22),
      O => \ap_CS_fsm_reg[16]\(21)
    );
\ram_reg_i_25__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(8),
      I1 => ram_reg_1(8),
      I2 => ram_reg(2),
      O => DIADI(8)
    );
\ram_reg_i_25__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(21),
      O => \ap_CS_fsm_reg[16]\(20)
    );
\ram_reg_i_26__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(7),
      I1 => ram_reg_1(7),
      I2 => ram_reg(2),
      O => DIADI(7)
    );
\ram_reg_i_26__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(20),
      O => \ap_CS_fsm_reg[16]\(19)
    );
\ram_reg_i_27__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(6),
      I1 => ram_reg_1(6),
      I2 => ram_reg(2),
      O => DIADI(6)
    );
\ram_reg_i_27__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(19),
      O => \ap_CS_fsm_reg[16]\(18)
    );
\ram_reg_i_28__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(5),
      I1 => ram_reg_1(5),
      I2 => ram_reg(2),
      O => DIADI(5)
    );
\ram_reg_i_28__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(18),
      O => \ap_CS_fsm_reg[16]\(17)
    );
\ram_reg_i_29__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(4),
      I1 => ram_reg_1(4),
      I2 => ram_reg(2),
      O => DIADI(4)
    );
\ram_reg_i_29__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(17),
      O => \ap_CS_fsm_reg[16]\(16)
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(31),
      O => DIADI(31)
    );
\ram_reg_i_30__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(3),
      I1 => ram_reg_1(3),
      I2 => ram_reg(2),
      O => DIADI(3)
    );
\ram_reg_i_30__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(16),
      O => \ap_CS_fsm_reg[16]\(15)
    );
\ram_reg_i_31__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(2),
      I1 => ram_reg_1(2),
      I2 => ram_reg(2),
      O => DIADI(2)
    );
\ram_reg_i_31__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(15),
      O => \ap_CS_fsm_reg[16]\(14)
    );
\ram_reg_i_32__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(1),
      I1 => ram_reg_1(1),
      I2 => ram_reg(2),
      O => DIADI(1)
    );
\ram_reg_i_32__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(14),
      O => \ap_CS_fsm_reg[16]\(13)
    );
\ram_reg_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => icmp_ln113_reg_196_pp0_iter1_reg,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_ce0,
      I2 => icmp_ln113_1_reg_206_pp0_iter1_reg,
      I3 => ram_reg(2),
      I4 => E(0),
      I5 => trunc_ln51_reg_14917,
      O => \icmp_ln113_reg_196_pp0_iter1_reg_reg[0]_0\(0)
    );
\ram_reg_i_33__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(13),
      O => \ap_CS_fsm_reg[16]\(12)
    );
\ram_reg_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(12),
      O => \ap_CS_fsm_reg[16]\(11)
    );
\ram_reg_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(11),
      O => \ap_CS_fsm_reg[16]\(10)
    );
\ram_reg_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(10),
      O => \ap_CS_fsm_reg[16]\(9)
    );
\ram_reg_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(9),
      O => \ap_CS_fsm_reg[16]\(8)
    );
\ram_reg_i_38__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(8),
      I1 => ram_reg_1(8),
      I2 => ram_reg(2),
      O => \ap_CS_fsm_reg[16]\(7)
    );
\ram_reg_i_39__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(7),
      I1 => ram_reg_1(7),
      I2 => ram_reg(2),
      O => \ap_CS_fsm_reg[16]\(6)
    );
\ram_reg_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(30),
      O => DIADI(30)
    );
\ram_reg_i_40__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(6),
      I1 => ram_reg_1(6),
      I2 => ram_reg(2),
      O => \ap_CS_fsm_reg[16]\(5)
    );
\ram_reg_i_41__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(5),
      I1 => ram_reg_1(5),
      I2 => ram_reg(2),
      O => \ap_CS_fsm_reg[16]\(4)
    );
\ram_reg_i_42__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(4),
      I1 => ram_reg_1(4),
      I2 => ram_reg(2),
      O => \ap_CS_fsm_reg[16]\(3)
    );
\ram_reg_i_43__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(3),
      I1 => ram_reg_1(3),
      I2 => ram_reg(2),
      O => \ap_CS_fsm_reg[16]\(2)
    );
\ram_reg_i_44__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(2),
      I1 => ram_reg_1(2),
      I2 => ram_reg(2),
      O => \ap_CS_fsm_reg[16]\(1)
    );
\ram_reg_i_45__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(1),
      I1 => ram_reg_1(1),
      I2 => ram_reg(2),
      O => \ap_CS_fsm_reg[16]\(0)
    );
\ram_reg_i_46__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(0),
      I1 => ram_reg_1(0),
      I2 => ram_reg(2),
      O => DIADI(0)
    );
\ram_reg_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808F8080"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_ce0,
      I1 => icmp_ln113_reg_196_pp0_iter1_reg,
      I2 => ram_reg(2),
      I3 => ram_reg_0(0),
      I4 => ram_reg(1),
      I5 => trunc_ln51_reg_14917,
      O => WEA(0)
    );
\ram_reg_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(29),
      O => DIADI(29)
    );
\ram_reg_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(28),
      O => DIADI(28)
    );
\ram_reg_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(27),
      O => DIADI(27)
    );
\ram_reg_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(26),
      O => DIADI(26)
    );
\ram_reg_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(25),
      O => DIADI(25)
    );
\ram_reg_i_9__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(24),
      O => DIADI(24)
    );
\sub_ln116_1_reg_221[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \X_size_read_reg_14084_reg[0]\
    );
\sub_ln116_1_reg_221_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(9),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(10),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(10),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(11),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(11),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(12),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(12),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(13),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(13),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(14),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(14),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(15),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(15),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(16),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(16),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(17),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(17),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(18),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(18),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(19),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(1),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(19),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(20),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(20),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(21),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(21),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(22),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(22),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(23),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(23),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(24),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(24),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(25),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(25),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(26),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(26),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(27),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(27),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(28),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(28),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(29),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(2),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(29),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(30),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(30),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(31),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(3),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(4),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(4),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(5),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(5),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(6),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(6),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(7),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(7),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(8),
      R => '0'
    );
\sub_ln116_1_reg_221_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_1_fu_178_p2(8),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_2_d0(9),
      R => '0'
    );
\sub_ln116_reg_216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(0),
      R => '0'
    );
\sub_ln116_reg_216_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(9),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(10),
      R => '0'
    );
\sub_ln116_reg_216_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(10),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(11),
      R => '0'
    );
\sub_ln116_reg_216_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(11),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(12),
      R => '0'
    );
\sub_ln116_reg_216_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(12),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(13),
      R => '0'
    );
\sub_ln116_reg_216_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(13),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(14),
      R => '0'
    );
\sub_ln116_reg_216_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(14),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(15),
      R => '0'
    );
\sub_ln116_reg_216_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(15),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(16),
      R => '0'
    );
\sub_ln116_reg_216_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(16),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(17),
      R => '0'
    );
\sub_ln116_reg_216_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(17),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(18),
      R => '0'
    );
\sub_ln116_reg_216_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(18),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(19),
      R => '0'
    );
\sub_ln116_reg_216_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(1),
      R => '0'
    );
\sub_ln116_reg_216_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(19),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(20),
      R => '0'
    );
\sub_ln116_reg_216_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(20),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(21),
      R => '0'
    );
\sub_ln116_reg_216_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(21),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(22),
      R => '0'
    );
\sub_ln116_reg_216_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(22),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(23),
      R => '0'
    );
\sub_ln116_reg_216_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(23),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(24),
      R => '0'
    );
\sub_ln116_reg_216_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(24),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(25),
      R => '0'
    );
\sub_ln116_reg_216_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(25),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(26),
      R => '0'
    );
\sub_ln116_reg_216_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(26),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(27),
      R => '0'
    );
\sub_ln116_reg_216_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(27),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(28),
      R => '0'
    );
\sub_ln116_reg_216_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(28),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(29),
      R => '0'
    );
\sub_ln116_reg_216_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(2),
      R => '0'
    );
\sub_ln116_reg_216_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(29),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(30),
      R => '0'
    );
\sub_ln116_reg_216_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(30),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(31),
      R => '0'
    );
\sub_ln116_reg_216_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(3),
      R => '0'
    );
\sub_ln116_reg_216_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(4),
      R => '0'
    );
\sub_ln116_reg_216_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(4),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(5),
      R => '0'
    );
\sub_ln116_reg_216_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(5),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(6),
      R => '0'
    );
\sub_ln116_reg_216_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(6),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(7),
      R => '0'
    );
\sub_ln116_reg_216_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(7),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(8),
      R => '0'
    );
\sub_ln116_reg_216_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln116_fu_167_p20_out(8),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_d0(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_126_3 is
  port (
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_127_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_126_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_125_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_124_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_123_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_122_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_121_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_120_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_119_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_118_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_117_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_116_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_115_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_114_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_113_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_112_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_111_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_110_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_109_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_108_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_107_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_106_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_105_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_104_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_103_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_102_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_101_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_100_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_99_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_98_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_97_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_96_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_95_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_94_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_93_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_92_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_91_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_90_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_89_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_88_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_87_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_86_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_85_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_84_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_83_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_82_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_81_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_80_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_79_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_78_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_77_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_76_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_75_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_74_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_73_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_72_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_71_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_70_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_69_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_68_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_67_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_66_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_65_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_64_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_63_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_62_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_61_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_60_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_59_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_58_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_57_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_56_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_55_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_54_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_53_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_52_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_51_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_50_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_49_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_48_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_47_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_46_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_45_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_44_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_43_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_42_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_41_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_40_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_39_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_38_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_37_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_36_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_35_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_34_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_33_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_32_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_31_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_30_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_29_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_28_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_27_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_26_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_25_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_24_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_23_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_22_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_21_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_20_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_19_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_18_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_17_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_16_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_15_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_14_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_13_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_12_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_11_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_10_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_9_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_8_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_7_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_6_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_5_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_4_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln126_1_reg_3999_reg[0]_0\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \colsW1_read_reg_14076_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    zext_ln51_reg_14912 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    colsW1_read_reg_14076 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_126_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_126_3 is
  signal add_ln126_fu_2012_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_100_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_101_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_102_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_103_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_104_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_105_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_106_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_107_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_108_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_109_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_10_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_110_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_111_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_112_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_113_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_114_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_115_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_116_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_117_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_118_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_119_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_11_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_120_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_121_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_122_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_123_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_124_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_125_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_126_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_127_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_12_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_13_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_14_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_15_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_16_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_17_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_18_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_19_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_1_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_20_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_21_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_22_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_23_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_24_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_25_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_26_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_27_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_28_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_29_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_2_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_30_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_31_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_32_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_33_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_34_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_35_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_36_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_37_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_38_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_39_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_3_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_40_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_41_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_42_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_43_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_44_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_45_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_46_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_47_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_48_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_49_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_4_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_50_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_51_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_52_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_53_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_54_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_55_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_56_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_57_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_58_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_59_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_5_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_60_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_61_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_62_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_63_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_64_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_65_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_66_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_67_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_68_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_69_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_6_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_70_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_71_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_72_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_73_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_74_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_75_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_76_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_77_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_78_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_79_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_7_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_80_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_81_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_82_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_83_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_84_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_85_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_86_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_87_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_88_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_89_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_8_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_90_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_91_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_92_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_93_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_94_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_95_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_96_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_97_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_98_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_99_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_9_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_2_fu_5500 : STD_LOGIC;
  signal \i_2_fu_550_reg_n_4_[0]\ : STD_LOGIC;
  signal \i_2_fu_550_reg_n_4_[1]\ : STD_LOGIC;
  signal \i_2_fu_550_reg_n_4_[2]\ : STD_LOGIC;
  signal \i_2_fu_550_reg_n_4_[3]\ : STD_LOGIC;
  signal \i_2_fu_550_reg_n_4_[4]\ : STD_LOGIC;
  signal \i_2_fu_550_reg_n_4_[5]\ : STD_LOGIC;
  signal \i_2_fu_550_reg_n_4_[6]\ : STD_LOGIC;
  signal \i_2_fu_550_reg_n_4_[7]\ : STD_LOGIC;
  signal \layer1_quant_100_fu_954[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_101_fu_958[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_101_fu_958[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_102_fu_962[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_103_fu_966[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_103_fu_966[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_104_fu_970[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_105_fu_974[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_105_fu_974[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_106_fu_978[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_107_fu_982[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_107_fu_982[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_108_fu_986[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_109_fu_990[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_109_fu_990[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_10_fu_594[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_110_fu_994[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_111_fu_998[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_111_fu_998[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_112_fu_1002[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_113_fu_1006[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_113_fu_1006[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_114_fu_1010[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_115_fu_1014[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_115_fu_1014[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_116_fu_1018[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_117_fu_1022[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_117_fu_1022[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_118_fu_1026[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_119_fu_1030[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_119_fu_1030[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_11_fu_598[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_120_fu_1034[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_121_fu_1038[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_121_fu_1038[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_122_fu_1042[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_123_fu_1046[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_123_fu_1046[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_124_fu_1050[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_125_fu_1054[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_125_fu_1054[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_126_fu_1058[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_126_fu_1058[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_3_n_4\ : STD_LOGIC;
  signal \layer1_quant_127_fu_1062[0]_i_4_n_4\ : STD_LOGIC;
  signal \layer1_quant_12_fu_602[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_13_fu_606[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_14_fu_610[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_15_fu_614[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_16_fu_618[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_17_fu_622[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_18_fu_626[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_19_fu_630[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_1_fu_558[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_20_fu_634[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_21_fu_638[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_22_fu_642[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_23_fu_646[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_24_fu_650[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_25_fu_654[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_26_fu_658[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_27_fu_662[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_28_fu_666[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_29_fu_670[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_2_fu_562[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_30_fu_674[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_30_fu_674[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_31_fu_678[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_31_fu_678[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_32_fu_682[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_33_fu_686[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_34_fu_690[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_35_fu_694[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_36_fu_698[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_37_fu_702[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_38_fu_706[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_39_fu_710[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_3_fu_566[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_40_fu_714[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_41_fu_718[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_42_fu_722[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_43_fu_726[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_44_fu_730[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_45_fu_734[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_46_fu_738[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_47_fu_742[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_48_fu_746[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_49_fu_750[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_4_fu_570[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_50_fu_754[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_51_fu_758[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_52_fu_762[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_53_fu_766[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_54_fu_770[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_55_fu_774[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_56_fu_778[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_57_fu_782[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_58_fu_786[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_59_fu_790[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_5_fu_574[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_60_fu_794[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_61_fu_798[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_62_fu_802[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_62_fu_802[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_63_fu_806[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_63_fu_806[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_64_fu_810[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_65_fu_814[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_66_fu_818[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_67_fu_822[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_68_fu_826[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_69_fu_830[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_6_fu_578[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_70_fu_834[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_71_fu_838[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_72_fu_842[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_73_fu_846[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_74_fu_850[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_75_fu_854[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_76_fu_858[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_77_fu_862[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_78_fu_866[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_79_fu_870[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_7_fu_582[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_80_fu_874[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_81_fu_878[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_82_fu_882[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_83_fu_886[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_84_fu_890[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_85_fu_894[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_86_fu_898[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_87_fu_902[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_88_fu_906[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_89_fu_910[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_8_fu_586[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_90_fu_914[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_91_fu_918[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_92_fu_922[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_93_fu_926[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_94_fu_930[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_94_fu_930[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_95_fu_934[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_95_fu_934[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_96_fu_938[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_97_fu_942[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_97_fu_942[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_98_fu_946[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_99_fu_950[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_99_fu_950[0]_i_2_n_4\ : STD_LOGIC;
  signal \layer1_quant_9_fu_590[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer1_quant_fu_554[0]_i_1_n_4\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^trunc_ln126_1_reg_3999_reg[0]_0\ : STD_LOGIC;
  signal \trunc_ln126_1_reg_3999_reg_n_4_[1]\ : STD_LOGIC;
  signal \trunc_ln126_1_reg_3999_reg_n_4_[2]\ : STD_LOGIC;
  signal \trunc_ln126_1_reg_3999_reg_n_4_[3]\ : STD_LOGIC;
  signal \trunc_ln126_1_reg_3999_reg_n_4_[4]\ : STD_LOGIC;
  signal \trunc_ln126_1_reg_3999_reg_n_4_[5]\ : STD_LOGIC;
  signal \trunc_ln126_1_reg_3999_reg_n_4_[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \layer1_quant_101_fu_958[0]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \layer1_quant_103_fu_966[0]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \layer1_quant_105_fu_974[0]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \layer1_quant_107_fu_982[0]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \layer1_quant_109_fu_990[0]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \layer1_quant_111_fu_998[0]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \layer1_quant_113_fu_1006[0]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \layer1_quant_115_fu_1014[0]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \layer1_quant_117_fu_1022[0]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \layer1_quant_119_fu_1030[0]_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \layer1_quant_121_fu_1038[0]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \layer1_quant_123_fu_1046[0]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \layer1_quant_125_fu_1054[0]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \layer1_quant_126_fu_1058[0]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \layer1_quant_127_fu_1062[0]_i_3\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \layer1_quant_127_fu_1062[0]_i_4\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \layer1_quant_30_fu_674[0]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \layer1_quant_31_fu_678[0]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \layer1_quant_62_fu_802[0]_i_2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \layer1_quant_63_fu_806[0]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \layer1_quant_94_fu_930[0]_i_2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \layer1_quant_95_fu_934[0]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \layer1_quant_97_fu_942[0]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \layer1_quant_99_fu_950[0]_i_2\ : label is "soft_lutpair350";
begin
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_100_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_100_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_101_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_101_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_102_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_102_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_103_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_103_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_104_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_104_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_105_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_105_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_106_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_106_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_107_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_107_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_108_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_108_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_109_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_109_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_10_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_10_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_110_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_110_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_111_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_111_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_112_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_112_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_113_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_113_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_114_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_114_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_115_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_115_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_116_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_116_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_117_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_117_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_118_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_118_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_119_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_119_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_11_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_11_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_120_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_120_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_121_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_121_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_122_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_122_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_123_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_123_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_124_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_124_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_125_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_125_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_126_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_126_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_127_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_127_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_12_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_12_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_13_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_13_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_14_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_14_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_15_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_15_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_16_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_16_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_17_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_17_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_18_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_18_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_19_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_19_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_1_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_1_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_20_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_20_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_21_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_21_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_22_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_22_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_23_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_23_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_24_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_24_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_25_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_25_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_26_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_26_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_27_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_27_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_28_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_28_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_29_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_29_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_2_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_2_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_30_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_30_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_31_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_31_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_32_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_32_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_33_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_33_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_34_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_34_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_35_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_35_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_36_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_36_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_37_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_37_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_38_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_38_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_39_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_39_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_3_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_3_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_40_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_40_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_41_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_41_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_42_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_42_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_43_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_43_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_44_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_44_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_45_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_45_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_46_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_46_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_47_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_47_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_48_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_48_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_49_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_49_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_4_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_4_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_50_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_50_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_51_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_51_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_52_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_52_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_53_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_53_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_54_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_54_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_55_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_55_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_56_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_56_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_57_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_57_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_58_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_58_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_59_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_59_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_5_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_5_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_60_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_60_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_61_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_61_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_62_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_62_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_63_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_63_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_64_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_64_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_65_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_65_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_66_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_66_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_67_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_67_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_68_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_68_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_69_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_69_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_6_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_6_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_70_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_70_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_71_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_71_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_72_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_72_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_73_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_73_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_74_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_74_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_75_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_75_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_76_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_76_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_77_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_77_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_78_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_78_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_79_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_79_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_7_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_7_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_80_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_80_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_81_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_81_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_82_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_82_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_83_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_83_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_84_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_84_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_85_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_85_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_86_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_86_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_87_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_87_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_88_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_88_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_89_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_89_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_8_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_8_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_90_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_90_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_91_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_91_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_92_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_92_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_93_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_93_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_94_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_94_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_95_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_95_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_96_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_96_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_97_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_97_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_98_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_98_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_99_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_99_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_9_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_9_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_out(0) <= \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_out\(0);
  \trunc_ln126_1_reg_3999_reg[0]_0\ <= \^trunc_ln126_1_reg_3999_reg[0]_0\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_2_fu_5500,
      Q => p_0_in(7),
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => i_2_fu_5500,
      Q(7) => \i_2_fu_550_reg_n_4_[7]\,
      Q(6) => \i_2_fu_550_reg_n_4_[6]\,
      Q(5) => \i_2_fu_550_reg_n_4_[5]\,
      Q(4) => \i_2_fu_550_reg_n_4_[4]\,
      Q(3) => \i_2_fu_550_reg_n_4_[3]\,
      Q(2) => \i_2_fu_550_reg_n_4_[2]\,
      Q(1) => \i_2_fu_550_reg_n_4_[1]\,
      Q(0) => \i_2_fu_550_reg_n_4_[0]\,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_22,
      \ap_CS_fsm_reg[17]\ => \ap_CS_fsm_reg[17]\,
      \ap_CS_fsm_reg[19]\(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_i(0) => ap_sig_allocacmp_i(0),
      colsW1_read_reg_14076(31 downto 0) => colsW1_read_reg_14076(31 downto 0),
      \colsW1_read_reg_14076_reg[30]\(0) => \colsW1_read_reg_14076_reg[30]\(0),
      grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(5 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0(5 downto 0),
      \i_2_fu_550_reg[7]\(7 downto 3) => add_ln126_fu_2012_p2(7 downto 3),
      \i_2_fu_550_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_19,
      \i_2_fu_550_reg[7]\(1 downto 0) => add_ln126_fu_2012_p2(1 downto 0),
      zext_ln51_reg_14912(5 downto 0) => zext_ln51_reg_14912(5 downto 0)
    );
\i_2_fu_550_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5500,
      D => add_ln126_fu_2012_p2(0),
      Q => \i_2_fu_550_reg_n_4_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\i_2_fu_550_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5500,
      D => add_ln126_fu_2012_p2(1),
      Q => \i_2_fu_550_reg_n_4_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\i_2_fu_550_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5500,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \i_2_fu_550_reg_n_4_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\i_2_fu_550_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5500,
      D => add_ln126_fu_2012_p2(3),
      Q => \i_2_fu_550_reg_n_4_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\i_2_fu_550_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5500,
      D => add_ln126_fu_2012_p2(4),
      Q => \i_2_fu_550_reg_n_4_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\i_2_fu_550_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5500,
      D => add_ln126_fu_2012_p2(5),
      Q => \i_2_fu_550_reg_n_4_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\i_2_fu_550_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5500,
      D => add_ln126_fu_2012_p2(6),
      Q => \i_2_fu_550_reg_n_4_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\i_2_fu_550_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5500,
      D => add_ln126_fu_2012_p2(7),
      Q => \i_2_fu_550_reg_n_4_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\layer1_quant_100_fu_954[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_958[0]_i_2_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_100_out\(0),
      O => \layer1_quant_100_fu_954[0]_i_1_n_4\
    );
\layer1_quant_100_fu_954_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_100_fu_954[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_100_out\(0),
      R => '0'
    );
\layer1_quant_101_fu_958[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_958[0]_i_2_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_101_out\(0),
      O => \layer1_quant_101_fu_958[0]_i_1_n_4\
    );
\layer1_quant_101_fu_958[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      O => \layer1_quant_101_fu_958[0]_i_2_n_4\
    );
\layer1_quant_101_fu_958_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_101_fu_958[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_101_out\(0),
      R => '0'
    );
\layer1_quant_102_fu_962[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_966[0]_i_2_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_102_out\(0),
      O => \layer1_quant_102_fu_962[0]_i_1_n_4\
    );
\layer1_quant_102_fu_962_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_102_fu_962[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_102_out\(0),
      R => '0'
    );
\layer1_quant_103_fu_966[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_966[0]_i_2_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_103_out\(0),
      O => \layer1_quant_103_fu_966[0]_i_1_n_4\
    );
\layer1_quant_103_fu_966[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      O => \layer1_quant_103_fu_966[0]_i_2_n_4\
    );
\layer1_quant_103_fu_966_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_103_fu_966[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_103_out\(0),
      R => '0'
    );
\layer1_quant_104_fu_970[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_974[0]_i_2_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_104_out\(0),
      O => \layer1_quant_104_fu_970[0]_i_1_n_4\
    );
\layer1_quant_104_fu_970_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_104_fu_970[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_104_out\(0),
      R => '0'
    );
\layer1_quant_105_fu_974[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_974[0]_i_2_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_105_out\(0),
      O => \layer1_quant_105_fu_974[0]_i_1_n_4\
    );
\layer1_quant_105_fu_974[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      O => \layer1_quant_105_fu_974[0]_i_2_n_4\
    );
\layer1_quant_105_fu_974_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_105_fu_974[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_105_out\(0),
      R => '0'
    );
\layer1_quant_106_fu_978[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_982[0]_i_2_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_106_out\(0),
      O => \layer1_quant_106_fu_978[0]_i_1_n_4\
    );
\layer1_quant_106_fu_978_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_106_fu_978[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_106_out\(0),
      R => '0'
    );
\layer1_quant_107_fu_982[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_982[0]_i_2_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_107_out\(0),
      O => \layer1_quant_107_fu_982[0]_i_1_n_4\
    );
\layer1_quant_107_fu_982[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      O => \layer1_quant_107_fu_982[0]_i_2_n_4\
    );
\layer1_quant_107_fu_982_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_107_fu_982[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_107_out\(0),
      R => '0'
    );
\layer1_quant_108_fu_986[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_990[0]_i_2_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_108_out\(0),
      O => \layer1_quant_108_fu_986[0]_i_1_n_4\
    );
\layer1_quant_108_fu_986_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_108_fu_986[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_108_out\(0),
      R => '0'
    );
\layer1_quant_109_fu_990[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_990[0]_i_2_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_109_out\(0),
      O => \layer1_quant_109_fu_990[0]_i_1_n_4\
    );
\layer1_quant_109_fu_990[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      O => \layer1_quant_109_fu_990[0]_i_2_n_4\
    );
\layer1_quant_109_fu_990_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_109_fu_990[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_109_out\(0),
      R => '0'
    );
\layer1_quant_10_fu_594[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_982[0]_i_2_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_10_out\(0),
      O => \layer1_quant_10_fu_594[0]_i_1_n_4\
    );
\layer1_quant_10_fu_594_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_10_fu_594[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_10_out\(0),
      R => '0'
    );
\layer1_quant_110_fu_994[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_998[0]_i_2_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_110_out\(0),
      O => \layer1_quant_110_fu_994[0]_i_1_n_4\
    );
\layer1_quant_110_fu_994_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_110_fu_994[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_110_out\(0),
      R => '0'
    );
\layer1_quant_111_fu_998[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_998[0]_i_2_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_111_out\(0),
      O => \layer1_quant_111_fu_998[0]_i_1_n_4\
    );
\layer1_quant_111_fu_998[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      O => \layer1_quant_111_fu_998[0]_i_2_n_4\
    );
\layer1_quant_111_fu_998_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_111_fu_998[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_111_out\(0),
      R => '0'
    );
\layer1_quant_112_fu_1002[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1006[0]_i_2_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_112_out\(0),
      O => \layer1_quant_112_fu_1002[0]_i_1_n_4\
    );
\layer1_quant_112_fu_1002_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_112_fu_1002[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_112_out\(0),
      R => '0'
    );
\layer1_quant_113_fu_1006[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1006[0]_i_2_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_113_out\(0),
      O => \layer1_quant_113_fu_1006[0]_i_1_n_4\
    );
\layer1_quant_113_fu_1006[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      O => \layer1_quant_113_fu_1006[0]_i_2_n_4\
    );
\layer1_quant_113_fu_1006_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_113_fu_1006[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_113_out\(0),
      R => '0'
    );
\layer1_quant_114_fu_1010[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1014[0]_i_2_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_114_out\(0),
      O => \layer1_quant_114_fu_1010[0]_i_1_n_4\
    );
\layer1_quant_114_fu_1010_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_114_fu_1010[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_114_out\(0),
      R => '0'
    );
\layer1_quant_115_fu_1014[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1014[0]_i_2_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_115_out\(0),
      O => \layer1_quant_115_fu_1014[0]_i_1_n_4\
    );
\layer1_quant_115_fu_1014[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      O => \layer1_quant_115_fu_1014[0]_i_2_n_4\
    );
\layer1_quant_115_fu_1014_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_115_fu_1014[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_115_out\(0),
      R => '0'
    );
\layer1_quant_116_fu_1018[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1022[0]_i_2_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_116_out\(0),
      O => \layer1_quant_116_fu_1018[0]_i_1_n_4\
    );
\layer1_quant_116_fu_1018_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_116_fu_1018[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_116_out\(0),
      R => '0'
    );
\layer1_quant_117_fu_1022[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1022[0]_i_2_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_117_out\(0),
      O => \layer1_quant_117_fu_1022[0]_i_1_n_4\
    );
\layer1_quant_117_fu_1022[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      O => \layer1_quant_117_fu_1022[0]_i_2_n_4\
    );
\layer1_quant_117_fu_1022_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_117_fu_1022[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_117_out\(0),
      R => '0'
    );
\layer1_quant_118_fu_1026[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1030[0]_i_2_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_118_out\(0),
      O => \layer1_quant_118_fu_1026[0]_i_1_n_4\
    );
\layer1_quant_118_fu_1026_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_118_fu_1026[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_118_out\(0),
      R => '0'
    );
\layer1_quant_119_fu_1030[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1030[0]_i_2_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_119_out\(0),
      O => \layer1_quant_119_fu_1030[0]_i_1_n_4\
    );
\layer1_quant_119_fu_1030[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      O => \layer1_quant_119_fu_1030[0]_i_2_n_4\
    );
\layer1_quant_119_fu_1030_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_119_fu_1030[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_119_out\(0),
      R => '0'
    );
\layer1_quant_11_fu_598[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_982[0]_i_2_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_11_out\(0),
      O => \layer1_quant_11_fu_598[0]_i_1_n_4\
    );
\layer1_quant_11_fu_598_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_11_fu_598[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_11_out\(0),
      R => '0'
    );
\layer1_quant_120_fu_1034[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1038[0]_i_2_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_120_out\(0),
      O => \layer1_quant_120_fu_1034[0]_i_1_n_4\
    );
\layer1_quant_120_fu_1034_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_120_fu_1034[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_120_out\(0),
      R => '0'
    );
\layer1_quant_121_fu_1038[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1038[0]_i_2_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_121_out\(0),
      O => \layer1_quant_121_fu_1038[0]_i_1_n_4\
    );
\layer1_quant_121_fu_1038[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      O => \layer1_quant_121_fu_1038[0]_i_2_n_4\
    );
\layer1_quant_121_fu_1038_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_121_fu_1038[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_121_out\(0),
      R => '0'
    );
\layer1_quant_122_fu_1042[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1046[0]_i_2_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_122_out\(0),
      O => \layer1_quant_122_fu_1042[0]_i_1_n_4\
    );
\layer1_quant_122_fu_1042_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_122_fu_1042[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_122_out\(0),
      R => '0'
    );
\layer1_quant_123_fu_1046[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1046[0]_i_2_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_123_out\(0),
      O => \layer1_quant_123_fu_1046[0]_i_1_n_4\
    );
\layer1_quant_123_fu_1046[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      O => \layer1_quant_123_fu_1046[0]_i_2_n_4\
    );
\layer1_quant_123_fu_1046_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_123_fu_1046[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_123_out\(0),
      R => '0'
    );
\layer1_quant_124_fu_1050[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1054[0]_i_2_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_124_out\(0),
      O => \layer1_quant_124_fu_1050[0]_i_1_n_4\
    );
\layer1_quant_124_fu_1050_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_124_fu_1050[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_124_out\(0),
      R => '0'
    );
\layer1_quant_125_fu_1054[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1054[0]_i_2_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_125_out\(0),
      O => \layer1_quant_125_fu_1054[0]_i_1_n_4\
    );
\layer1_quant_125_fu_1054[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      O => \layer1_quant_125_fu_1054[0]_i_2_n_4\
    );
\layer1_quant_125_fu_1054_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_125_fu_1054[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_125_out\(0),
      R => '0'
    );
\layer1_quant_126_fu_1058[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1062[0]_i_3_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_126_out\(0),
      O => \layer1_quant_126_fu_1058[0]_i_1_n_4\
    );
\layer1_quant_126_fu_1058[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[6]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[5]\,
      I2 => \^trunc_ln126_1_reg_3999_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_126_fu_1058[0]_i_2_n_4\
    );
\layer1_quant_126_fu_1058_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_126_fu_1058[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_126_out\(0),
      R => '0'
    );
\layer1_quant_127_fu_1062[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1062[0]_i_3_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_127_out\(0),
      O => \layer1_quant_127_fu_1062[0]_i_1_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      O => \layer1_quant_127_fu_1062[0]_i_3_n_4\
    );
\layer1_quant_127_fu_1062[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[6]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[5]\,
      I2 => \^trunc_ln126_1_reg_3999_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_127_fu_1062[0]_i_4_n_4\
    );
\layer1_quant_127_fu_1062_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_127_fu_1062[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_127_out\(0),
      R => '0'
    );
\layer1_quant_12_fu_602[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_990[0]_i_2_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_12_out\(0),
      O => \layer1_quant_12_fu_602[0]_i_1_n_4\
    );
\layer1_quant_12_fu_602_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_12_fu_602[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_12_out\(0),
      R => '0'
    );
\layer1_quant_13_fu_606[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_990[0]_i_2_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_13_out\(0),
      O => \layer1_quant_13_fu_606[0]_i_1_n_4\
    );
\layer1_quant_13_fu_606_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_13_fu_606[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_13_out\(0),
      R => '0'
    );
\layer1_quant_14_fu_610[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_998[0]_i_2_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_14_out\(0),
      O => \layer1_quant_14_fu_610[0]_i_1_n_4\
    );
\layer1_quant_14_fu_610_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_14_fu_610[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_14_out\(0),
      R => '0'
    );
\layer1_quant_15_fu_614[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_998[0]_i_2_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_15_out\(0),
      O => \layer1_quant_15_fu_614[0]_i_1_n_4\
    );
\layer1_quant_15_fu_614_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_15_fu_614[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_15_out\(0),
      R => '0'
    );
\layer1_quant_16_fu_618[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1006[0]_i_2_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_16_out\(0),
      O => \layer1_quant_16_fu_618[0]_i_1_n_4\
    );
\layer1_quant_16_fu_618_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_16_fu_618[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_16_out\(0),
      R => '0'
    );
\layer1_quant_17_fu_622[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1006[0]_i_2_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_17_out\(0),
      O => \layer1_quant_17_fu_622[0]_i_1_n_4\
    );
\layer1_quant_17_fu_622_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_17_fu_622[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_17_out\(0),
      R => '0'
    );
\layer1_quant_18_fu_626[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1014[0]_i_2_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_18_out\(0),
      O => \layer1_quant_18_fu_626[0]_i_1_n_4\
    );
\layer1_quant_18_fu_626_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_18_fu_626[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_18_out\(0),
      R => '0'
    );
\layer1_quant_19_fu_630[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1014[0]_i_2_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_19_out\(0),
      O => \layer1_quant_19_fu_630[0]_i_1_n_4\
    );
\layer1_quant_19_fu_630_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_19_fu_630[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_19_out\(0),
      R => '0'
    );
\layer1_quant_1_fu_558[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_942[0]_i_2_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_1_out\(0),
      O => \layer1_quant_1_fu_558[0]_i_1_n_4\
    );
\layer1_quant_1_fu_558_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_1_fu_558[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_1_out\(0),
      R => '0'
    );
\layer1_quant_20_fu_634[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1022[0]_i_2_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_20_out\(0),
      O => \layer1_quant_20_fu_634[0]_i_1_n_4\
    );
\layer1_quant_20_fu_634_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_20_fu_634[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_20_out\(0),
      R => '0'
    );
\layer1_quant_21_fu_638[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1022[0]_i_2_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_21_out\(0),
      O => \layer1_quant_21_fu_638[0]_i_1_n_4\
    );
\layer1_quant_21_fu_638_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_21_fu_638[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_21_out\(0),
      R => '0'
    );
\layer1_quant_22_fu_642[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1030[0]_i_2_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_22_out\(0),
      O => \layer1_quant_22_fu_642[0]_i_1_n_4\
    );
\layer1_quant_22_fu_642_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_22_fu_642[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_22_out\(0),
      R => '0'
    );
\layer1_quant_23_fu_646[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1030[0]_i_2_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_23_out\(0),
      O => \layer1_quant_23_fu_646[0]_i_1_n_4\
    );
\layer1_quant_23_fu_646_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_23_fu_646[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_23_out\(0),
      R => '0'
    );
\layer1_quant_24_fu_650[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1038[0]_i_2_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_24_out\(0),
      O => \layer1_quant_24_fu_650[0]_i_1_n_4\
    );
\layer1_quant_24_fu_650_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_24_fu_650[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_24_out\(0),
      R => '0'
    );
\layer1_quant_25_fu_654[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1038[0]_i_2_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_25_out\(0),
      O => \layer1_quant_25_fu_654[0]_i_1_n_4\
    );
\layer1_quant_25_fu_654_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_25_fu_654[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_25_out\(0),
      R => '0'
    );
\layer1_quant_26_fu_658[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1046[0]_i_2_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_26_out\(0),
      O => \layer1_quant_26_fu_658[0]_i_1_n_4\
    );
\layer1_quant_26_fu_658_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_26_fu_658[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_26_out\(0),
      R => '0'
    );
\layer1_quant_27_fu_662[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1046[0]_i_2_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_27_out\(0),
      O => \layer1_quant_27_fu_662[0]_i_1_n_4\
    );
\layer1_quant_27_fu_662_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_27_fu_662[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_27_out\(0),
      R => '0'
    );
\layer1_quant_28_fu_666[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1054[0]_i_2_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_28_out\(0),
      O => \layer1_quant_28_fu_666[0]_i_1_n_4\
    );
\layer1_quant_28_fu_666_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_28_fu_666[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_28_out\(0),
      R => '0'
    );
\layer1_quant_29_fu_670[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1054[0]_i_2_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_29_out\(0),
      O => \layer1_quant_29_fu_670[0]_i_1_n_4\
    );
\layer1_quant_29_fu_670_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_29_fu_670[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_29_out\(0),
      R => '0'
    );
\layer1_quant_2_fu_562[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_950[0]_i_2_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_2_out\(0),
      O => \layer1_quant_2_fu_562[0]_i_1_n_4\
    );
\layer1_quant_2_fu_562_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_2_fu_562[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_2_out\(0),
      R => '0'
    );
\layer1_quant_30_fu_674[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1062[0]_i_3_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_30_out\(0),
      O => \layer1_quant_30_fu_674[0]_i_1_n_4\
    );
\layer1_quant_30_fu_674[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[6]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[5]\,
      I2 => \^trunc_ln126_1_reg_3999_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_30_fu_674[0]_i_2_n_4\
    );
\layer1_quant_30_fu_674_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_30_fu_674[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_30_out\(0),
      R => '0'
    );
\layer1_quant_31_fu_678[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1062[0]_i_3_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_31_out\(0),
      O => \layer1_quant_31_fu_678[0]_i_1_n_4\
    );
\layer1_quant_31_fu_678[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[6]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[5]\,
      I2 => \^trunc_ln126_1_reg_3999_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_31_fu_678[0]_i_2_n_4\
    );
\layer1_quant_31_fu_678_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_31_fu_678[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_31_out\(0),
      R => '0'
    );
\layer1_quant_32_fu_682[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_942[0]_i_2_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_32_out\(0),
      O => \layer1_quant_32_fu_682[0]_i_1_n_4\
    );
\layer1_quant_32_fu_682_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_32_fu_682[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_32_out\(0),
      R => '0'
    );
\layer1_quant_33_fu_686[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_942[0]_i_2_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_33_out\(0),
      O => \layer1_quant_33_fu_686[0]_i_1_n_4\
    );
\layer1_quant_33_fu_686_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_33_fu_686[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_33_out\(0),
      R => '0'
    );
\layer1_quant_34_fu_690[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_950[0]_i_2_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_34_out\(0),
      O => \layer1_quant_34_fu_690[0]_i_1_n_4\
    );
\layer1_quant_34_fu_690_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_34_fu_690[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_34_out\(0),
      R => '0'
    );
\layer1_quant_35_fu_694[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_950[0]_i_2_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_35_out\(0),
      O => \layer1_quant_35_fu_694[0]_i_1_n_4\
    );
\layer1_quant_35_fu_694_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_35_fu_694[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_35_out\(0),
      R => '0'
    );
\layer1_quant_36_fu_698[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_958[0]_i_2_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_36_out\(0),
      O => \layer1_quant_36_fu_698[0]_i_1_n_4\
    );
\layer1_quant_36_fu_698_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_36_fu_698[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_36_out\(0),
      R => '0'
    );
\layer1_quant_37_fu_702[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_958[0]_i_2_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_37_out\(0),
      O => \layer1_quant_37_fu_702[0]_i_1_n_4\
    );
\layer1_quant_37_fu_702_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_37_fu_702[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_37_out\(0),
      R => '0'
    );
\layer1_quant_38_fu_706[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_966[0]_i_2_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_38_out\(0),
      O => \layer1_quant_38_fu_706[0]_i_1_n_4\
    );
\layer1_quant_38_fu_706_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_38_fu_706[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_38_out\(0),
      R => '0'
    );
\layer1_quant_39_fu_710[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_966[0]_i_2_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_39_out\(0),
      O => \layer1_quant_39_fu_710[0]_i_1_n_4\
    );
\layer1_quant_39_fu_710_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_39_fu_710[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_39_out\(0),
      R => '0'
    );
\layer1_quant_3_fu_566[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_950[0]_i_2_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_3_out\(0),
      O => \layer1_quant_3_fu_566[0]_i_1_n_4\
    );
\layer1_quant_3_fu_566_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_3_fu_566[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_3_out\(0),
      R => '0'
    );
\layer1_quant_40_fu_714[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_974[0]_i_2_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_40_out\(0),
      O => \layer1_quant_40_fu_714[0]_i_1_n_4\
    );
\layer1_quant_40_fu_714_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_40_fu_714[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_40_out\(0),
      R => '0'
    );
\layer1_quant_41_fu_718[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_974[0]_i_2_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_41_out\(0),
      O => \layer1_quant_41_fu_718[0]_i_1_n_4\
    );
\layer1_quant_41_fu_718_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_41_fu_718[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_41_out\(0),
      R => '0'
    );
\layer1_quant_42_fu_722[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_982[0]_i_2_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_42_out\(0),
      O => \layer1_quant_42_fu_722[0]_i_1_n_4\
    );
\layer1_quant_42_fu_722_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_42_fu_722[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_42_out\(0),
      R => '0'
    );
\layer1_quant_43_fu_726[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_982[0]_i_2_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_43_out\(0),
      O => \layer1_quant_43_fu_726[0]_i_1_n_4\
    );
\layer1_quant_43_fu_726_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_43_fu_726[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_43_out\(0),
      R => '0'
    );
\layer1_quant_44_fu_730[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_990[0]_i_2_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_44_out\(0),
      O => \layer1_quant_44_fu_730[0]_i_1_n_4\
    );
\layer1_quant_44_fu_730_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_44_fu_730[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_44_out\(0),
      R => '0'
    );
\layer1_quant_45_fu_734[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_990[0]_i_2_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_45_out\(0),
      O => \layer1_quant_45_fu_734[0]_i_1_n_4\
    );
\layer1_quant_45_fu_734_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_45_fu_734[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_45_out\(0),
      R => '0'
    );
\layer1_quant_46_fu_738[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_998[0]_i_2_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_46_out\(0),
      O => \layer1_quant_46_fu_738[0]_i_1_n_4\
    );
\layer1_quant_46_fu_738_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_46_fu_738[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_46_out\(0),
      R => '0'
    );
\layer1_quant_47_fu_742[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_998[0]_i_2_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_47_out\(0),
      O => \layer1_quant_47_fu_742[0]_i_1_n_4\
    );
\layer1_quant_47_fu_742_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_47_fu_742[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_47_out\(0),
      R => '0'
    );
\layer1_quant_48_fu_746[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1006[0]_i_2_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_48_out\(0),
      O => \layer1_quant_48_fu_746[0]_i_1_n_4\
    );
\layer1_quant_48_fu_746_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_48_fu_746[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_48_out\(0),
      R => '0'
    );
\layer1_quant_49_fu_750[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1006[0]_i_2_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_49_out\(0),
      O => \layer1_quant_49_fu_750[0]_i_1_n_4\
    );
\layer1_quant_49_fu_750_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_49_fu_750[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_49_out\(0),
      R => '0'
    );
\layer1_quant_4_fu_570[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_958[0]_i_2_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_4_out\(0),
      O => \layer1_quant_4_fu_570[0]_i_1_n_4\
    );
\layer1_quant_4_fu_570_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_4_fu_570[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_4_out\(0),
      R => '0'
    );
\layer1_quant_50_fu_754[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1014[0]_i_2_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_50_out\(0),
      O => \layer1_quant_50_fu_754[0]_i_1_n_4\
    );
\layer1_quant_50_fu_754_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_50_fu_754[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_50_out\(0),
      R => '0'
    );
\layer1_quant_51_fu_758[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1014[0]_i_2_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_51_out\(0),
      O => \layer1_quant_51_fu_758[0]_i_1_n_4\
    );
\layer1_quant_51_fu_758_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_51_fu_758[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_51_out\(0),
      R => '0'
    );
\layer1_quant_52_fu_762[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1022[0]_i_2_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_52_out\(0),
      O => \layer1_quant_52_fu_762[0]_i_1_n_4\
    );
\layer1_quant_52_fu_762_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_52_fu_762[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_52_out\(0),
      R => '0'
    );
\layer1_quant_53_fu_766[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1022[0]_i_2_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_53_out\(0),
      O => \layer1_quant_53_fu_766[0]_i_1_n_4\
    );
\layer1_quant_53_fu_766_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_53_fu_766[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_53_out\(0),
      R => '0'
    );
\layer1_quant_54_fu_770[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1030[0]_i_2_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_54_out\(0),
      O => \layer1_quant_54_fu_770[0]_i_1_n_4\
    );
\layer1_quant_54_fu_770_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_54_fu_770[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_54_out\(0),
      R => '0'
    );
\layer1_quant_55_fu_774[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1030[0]_i_2_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_55_out\(0),
      O => \layer1_quant_55_fu_774[0]_i_1_n_4\
    );
\layer1_quant_55_fu_774_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_55_fu_774[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_55_out\(0),
      R => '0'
    );
\layer1_quant_56_fu_778[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1038[0]_i_2_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_56_out\(0),
      O => \layer1_quant_56_fu_778[0]_i_1_n_4\
    );
\layer1_quant_56_fu_778_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_56_fu_778[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_56_out\(0),
      R => '0'
    );
\layer1_quant_57_fu_782[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1038[0]_i_2_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_57_out\(0),
      O => \layer1_quant_57_fu_782[0]_i_1_n_4\
    );
\layer1_quant_57_fu_782_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_57_fu_782[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_57_out\(0),
      R => '0'
    );
\layer1_quant_58_fu_786[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1046[0]_i_2_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_58_out\(0),
      O => \layer1_quant_58_fu_786[0]_i_1_n_4\
    );
\layer1_quant_58_fu_786_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_58_fu_786[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_58_out\(0),
      R => '0'
    );
\layer1_quant_59_fu_790[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1046[0]_i_2_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_59_out\(0),
      O => \layer1_quant_59_fu_790[0]_i_1_n_4\
    );
\layer1_quant_59_fu_790_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_59_fu_790[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_59_out\(0),
      R => '0'
    );
\layer1_quant_5_fu_574[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_958[0]_i_2_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_5_out\(0),
      O => \layer1_quant_5_fu_574[0]_i_1_n_4\
    );
\layer1_quant_5_fu_574_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_5_fu_574[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_5_out\(0),
      R => '0'
    );
\layer1_quant_60_fu_794[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1054[0]_i_2_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_60_out\(0),
      O => \layer1_quant_60_fu_794[0]_i_1_n_4\
    );
\layer1_quant_60_fu_794_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_60_fu_794[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_60_out\(0),
      R => '0'
    );
\layer1_quant_61_fu_798[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1054[0]_i_2_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_61_out\(0),
      O => \layer1_quant_61_fu_798[0]_i_1_n_4\
    );
\layer1_quant_61_fu_798_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_61_fu_798[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_61_out\(0),
      R => '0'
    );
\layer1_quant_62_fu_802[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1062[0]_i_3_n_4\,
      I2 => \layer1_quant_62_fu_802[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_62_out\(0),
      O => \layer1_quant_62_fu_802[0]_i_1_n_4\
    );
\layer1_quant_62_fu_802[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[6]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[5]\,
      I2 => \^trunc_ln126_1_reg_3999_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_62_fu_802[0]_i_2_n_4\
    );
\layer1_quant_62_fu_802_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_62_fu_802[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_62_out\(0),
      R => '0'
    );
\layer1_quant_63_fu_806[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1062[0]_i_3_n_4\,
      I2 => \layer1_quant_63_fu_806[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_63_out\(0),
      O => \layer1_quant_63_fu_806[0]_i_1_n_4\
    );
\layer1_quant_63_fu_806[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[6]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[5]\,
      I2 => \^trunc_ln126_1_reg_3999_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_63_fu_806[0]_i_2_n_4\
    );
\layer1_quant_63_fu_806_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_63_fu_806[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_63_out\(0),
      R => '0'
    );
\layer1_quant_64_fu_810[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_942[0]_i_2_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_64_out\(0),
      O => \layer1_quant_64_fu_810[0]_i_1_n_4\
    );
\layer1_quant_64_fu_810_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_64_fu_810[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_64_out\(0),
      R => '0'
    );
\layer1_quant_65_fu_814[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_942[0]_i_2_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_65_out\(0),
      O => \layer1_quant_65_fu_814[0]_i_1_n_4\
    );
\layer1_quant_65_fu_814_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_65_fu_814[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_65_out\(0),
      R => '0'
    );
\layer1_quant_66_fu_818[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_950[0]_i_2_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_66_out\(0),
      O => \layer1_quant_66_fu_818[0]_i_1_n_4\
    );
\layer1_quant_66_fu_818_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_66_fu_818[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_66_out\(0),
      R => '0'
    );
\layer1_quant_67_fu_822[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_950[0]_i_2_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_67_out\(0),
      O => \layer1_quant_67_fu_822[0]_i_1_n_4\
    );
\layer1_quant_67_fu_822_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_67_fu_822[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_67_out\(0),
      R => '0'
    );
\layer1_quant_68_fu_826[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_958[0]_i_2_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_68_out\(0),
      O => \layer1_quant_68_fu_826[0]_i_1_n_4\
    );
\layer1_quant_68_fu_826_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_68_fu_826[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_68_out\(0),
      R => '0'
    );
\layer1_quant_69_fu_830[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_101_fu_958[0]_i_2_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_69_out\(0),
      O => \layer1_quant_69_fu_830[0]_i_1_n_4\
    );
\layer1_quant_69_fu_830_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_69_fu_830[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_69_out\(0),
      R => '0'
    );
\layer1_quant_6_fu_578[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_966[0]_i_2_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_6_out\(0),
      O => \layer1_quant_6_fu_578[0]_i_1_n_4\
    );
\layer1_quant_6_fu_578_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_6_fu_578[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_6_out\(0),
      R => '0'
    );
\layer1_quant_70_fu_834[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_966[0]_i_2_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_70_out\(0),
      O => \layer1_quant_70_fu_834[0]_i_1_n_4\
    );
\layer1_quant_70_fu_834_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_70_fu_834[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_70_out\(0),
      R => '0'
    );
\layer1_quant_71_fu_838[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_966[0]_i_2_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_71_out\(0),
      O => \layer1_quant_71_fu_838[0]_i_1_n_4\
    );
\layer1_quant_71_fu_838_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_71_fu_838[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_71_out\(0),
      R => '0'
    );
\layer1_quant_72_fu_842[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_974[0]_i_2_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_72_out\(0),
      O => \layer1_quant_72_fu_842[0]_i_1_n_4\
    );
\layer1_quant_72_fu_842_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_72_fu_842[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_72_out\(0),
      R => '0'
    );
\layer1_quant_73_fu_846[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_974[0]_i_2_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_73_out\(0),
      O => \layer1_quant_73_fu_846[0]_i_1_n_4\
    );
\layer1_quant_73_fu_846_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_73_fu_846[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_73_out\(0),
      R => '0'
    );
\layer1_quant_74_fu_850[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_982[0]_i_2_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_74_out\(0),
      O => \layer1_quant_74_fu_850[0]_i_1_n_4\
    );
\layer1_quant_74_fu_850_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_74_fu_850[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_74_out\(0),
      R => '0'
    );
\layer1_quant_75_fu_854[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_107_fu_982[0]_i_2_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_75_out\(0),
      O => \layer1_quant_75_fu_854[0]_i_1_n_4\
    );
\layer1_quant_75_fu_854_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_75_fu_854[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_75_out\(0),
      R => '0'
    );
\layer1_quant_76_fu_858[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_990[0]_i_2_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_76_out\(0),
      O => \layer1_quant_76_fu_858[0]_i_1_n_4\
    );
\layer1_quant_76_fu_858_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_76_fu_858[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_76_out\(0),
      R => '0'
    );
\layer1_quant_77_fu_862[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_109_fu_990[0]_i_2_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_77_out\(0),
      O => \layer1_quant_77_fu_862[0]_i_1_n_4\
    );
\layer1_quant_77_fu_862_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_77_fu_862[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_77_out\(0),
      R => '0'
    );
\layer1_quant_78_fu_866[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_998[0]_i_2_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_78_out\(0),
      O => \layer1_quant_78_fu_866[0]_i_1_n_4\
    );
\layer1_quant_78_fu_866_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_78_fu_866[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_78_out\(0),
      R => '0'
    );
\layer1_quant_79_fu_870[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_111_fu_998[0]_i_2_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_79_out\(0),
      O => \layer1_quant_79_fu_870[0]_i_1_n_4\
    );
\layer1_quant_79_fu_870_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_79_fu_870[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_79_out\(0),
      R => '0'
    );
\layer1_quant_7_fu_582[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_103_fu_966[0]_i_2_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_7_out\(0),
      O => \layer1_quant_7_fu_582[0]_i_1_n_4\
    );
\layer1_quant_7_fu_582_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_7_fu_582[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_7_out\(0),
      R => '0'
    );
\layer1_quant_80_fu_874[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1006[0]_i_2_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_80_out\(0),
      O => \layer1_quant_80_fu_874[0]_i_1_n_4\
    );
\layer1_quant_80_fu_874_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_80_fu_874[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_80_out\(0),
      R => '0'
    );
\layer1_quant_81_fu_878[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_113_fu_1006[0]_i_2_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_81_out\(0),
      O => \layer1_quant_81_fu_878[0]_i_1_n_4\
    );
\layer1_quant_81_fu_878_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_81_fu_878[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_81_out\(0),
      R => '0'
    );
\layer1_quant_82_fu_882[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1014[0]_i_2_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_82_out\(0),
      O => \layer1_quant_82_fu_882[0]_i_1_n_4\
    );
\layer1_quant_82_fu_882_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_82_fu_882[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_82_out\(0),
      R => '0'
    );
\layer1_quant_83_fu_886[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_115_fu_1014[0]_i_2_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_83_out\(0),
      O => \layer1_quant_83_fu_886[0]_i_1_n_4\
    );
\layer1_quant_83_fu_886_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_83_fu_886[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_83_out\(0),
      R => '0'
    );
\layer1_quant_84_fu_890[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1022[0]_i_2_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_84_out\(0),
      O => \layer1_quant_84_fu_890[0]_i_1_n_4\
    );
\layer1_quant_84_fu_890_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_84_fu_890[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_84_out\(0),
      R => '0'
    );
\layer1_quant_85_fu_894[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_117_fu_1022[0]_i_2_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_85_out\(0),
      O => \layer1_quant_85_fu_894[0]_i_1_n_4\
    );
\layer1_quant_85_fu_894_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_85_fu_894[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_85_out\(0),
      R => '0'
    );
\layer1_quant_86_fu_898[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1030[0]_i_2_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_86_out\(0),
      O => \layer1_quant_86_fu_898[0]_i_1_n_4\
    );
\layer1_quant_86_fu_898_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_86_fu_898[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_86_out\(0),
      R => '0'
    );
\layer1_quant_87_fu_902[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_119_fu_1030[0]_i_2_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_87_out\(0),
      O => \layer1_quant_87_fu_902[0]_i_1_n_4\
    );
\layer1_quant_87_fu_902_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_87_fu_902[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_87_out\(0),
      R => '0'
    );
\layer1_quant_88_fu_906[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1038[0]_i_2_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_88_out\(0),
      O => \layer1_quant_88_fu_906[0]_i_1_n_4\
    );
\layer1_quant_88_fu_906_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_88_fu_906[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_88_out\(0),
      R => '0'
    );
\layer1_quant_89_fu_910[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_121_fu_1038[0]_i_2_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_89_out\(0),
      O => \layer1_quant_89_fu_910[0]_i_1_n_4\
    );
\layer1_quant_89_fu_910_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_89_fu_910[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_89_out\(0),
      R => '0'
    );
\layer1_quant_8_fu_586[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_974[0]_i_2_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_8_out\(0),
      O => \layer1_quant_8_fu_586[0]_i_1_n_4\
    );
\layer1_quant_8_fu_586_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_8_fu_586[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_8_out\(0),
      R => '0'
    );
\layer1_quant_90_fu_914[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1046[0]_i_2_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_90_out\(0),
      O => \layer1_quant_90_fu_914[0]_i_1_n_4\
    );
\layer1_quant_90_fu_914_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_90_fu_914[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_90_out\(0),
      R => '0'
    );
\layer1_quant_91_fu_918[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_123_fu_1046[0]_i_2_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_91_out\(0),
      O => \layer1_quant_91_fu_918[0]_i_1_n_4\
    );
\layer1_quant_91_fu_918_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_91_fu_918[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_91_out\(0),
      R => '0'
    );
\layer1_quant_92_fu_922[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1054[0]_i_2_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_92_out\(0),
      O => \layer1_quant_92_fu_922[0]_i_1_n_4\
    );
\layer1_quant_92_fu_922_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_92_fu_922[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_92_out\(0),
      R => '0'
    );
\layer1_quant_93_fu_926[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_125_fu_1054[0]_i_2_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_93_out\(0),
      O => \layer1_quant_93_fu_926[0]_i_1_n_4\
    );
\layer1_quant_93_fu_926_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_93_fu_926[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_93_out\(0),
      R => '0'
    );
\layer1_quant_94_fu_930[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1062[0]_i_3_n_4\,
      I2 => \layer1_quant_94_fu_930[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_94_out\(0),
      O => \layer1_quant_94_fu_930[0]_i_1_n_4\
    );
\layer1_quant_94_fu_930[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[5]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[6]\,
      I2 => \^trunc_ln126_1_reg_3999_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_94_fu_930[0]_i_2_n_4\
    );
\layer1_quant_94_fu_930_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_94_fu_930[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_94_out\(0),
      R => '0'
    );
\layer1_quant_95_fu_934[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_127_fu_1062[0]_i_3_n_4\,
      I2 => \layer1_quant_95_fu_934[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_95_out\(0),
      O => \layer1_quant_95_fu_934[0]_i_1_n_4\
    );
\layer1_quant_95_fu_934[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[5]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[6]\,
      I2 => \^trunc_ln126_1_reg_3999_reg[0]_0\,
      I3 => p_0_in(7),
      O => \layer1_quant_95_fu_934[0]_i_2_n_4\
    );
\layer1_quant_95_fu_934_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_95_fu_934[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_95_out\(0),
      R => '0'
    );
\layer1_quant_96_fu_938[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_942[0]_i_2_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_96_out\(0),
      O => \layer1_quant_96_fu_938[0]_i_1_n_4\
    );
\layer1_quant_96_fu_938_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_96_fu_938[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_96_out\(0),
      R => '0'
    );
\layer1_quant_97_fu_942[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_942[0]_i_2_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_97_out\(0),
      O => \layer1_quant_97_fu_942[0]_i_1_n_4\
    );
\layer1_quant_97_fu_942[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      O => \layer1_quant_97_fu_942[0]_i_2_n_4\
    );
\layer1_quant_97_fu_942_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_97_fu_942[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_97_out\(0),
      R => '0'
    );
\layer1_quant_98_fu_946[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_950[0]_i_2_n_4\,
      I2 => \layer1_quant_126_fu_1058[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_98_out\(0),
      O => \layer1_quant_98_fu_946[0]_i_1_n_4\
    );
\layer1_quant_98_fu_946_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_98_fu_946[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_98_out\(0),
      R => '0'
    );
\layer1_quant_99_fu_950[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_99_fu_950[0]_i_2_n_4\,
      I2 => \layer1_quant_127_fu_1062[0]_i_4_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_99_out\(0),
      O => \layer1_quant_99_fu_950[0]_i_1_n_4\
    );
\layer1_quant_99_fu_950[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      I1 => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      I2 => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      I3 => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      O => \layer1_quant_99_fu_950[0]_i_2_n_4\
    );
\layer1_quant_99_fu_950_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_99_fu_950[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_99_out\(0),
      R => '0'
    );
\layer1_quant_9_fu_590[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_105_fu_974[0]_i_2_n_4\,
      I2 => \layer1_quant_31_fu_678[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_9_out\(0),
      O => \layer1_quant_9_fu_590[0]_i_1_n_4\
    );
\layer1_quant_9_fu_590_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_9_fu_590[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_9_out\(0),
      R => '0'
    );
\layer1_quant_fu_554[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => \layer1_quant_97_fu_942[0]_i_2_n_4\,
      I2 => \layer1_quant_30_fu_674[0]_i_2_n_4\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_out\(0),
      O => \layer1_quant_fu_554[0]_i_1_n_4\
    );
\layer1_quant_fu_554_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer1_quant_fu_554[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_126_3_fu_6654_layer1_quant_out\(0),
      R => '0'
    );
\trunc_ln126_1_reg_3999_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i(0),
      Q => \^trunc_ln126_1_reg_3999_reg[0]_0\,
      R => '0'
    );
\trunc_ln126_1_reg_3999_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0(0),
      Q => \trunc_ln126_1_reg_3999_reg_n_4_[1]\,
      R => '0'
    );
\trunc_ln126_1_reg_3999_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0(1),
      Q => \trunc_ln126_1_reg_3999_reg_n_4_[2]\,
      R => '0'
    );
\trunc_ln126_1_reg_3999_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0(2),
      Q => \trunc_ln126_1_reg_3999_reg_n_4_[3]\,
      R => '0'
    );
\trunc_ln126_1_reg_3999_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0(3),
      Q => \trunc_ln126_1_reg_3999_reg_n_4_[4]\,
      R => '0'
    );
\trunc_ln126_1_reg_3999_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0(4),
      Q => \trunc_ln126_1_reg_3999_reg_n_4_[5]\,
      R => '0'
    );
\trunc_ln126_1_reg_3999_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_activations_address0(5),
      Q => \trunc_ln126_1_reg_3999_reg_n_4_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_141_5 is
  port (
    \colsW1_read_reg_14076_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[32]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    layer2_activations_6_ce0 : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[32]_2\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[32]_3\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[32]_4\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[20]\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg : in STD_LOGIC;
    colsW1_read_reg_14076 : in STD_LOGIC_VECTOR ( 0 to 0 );
    colsW2_read_reg_14068 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trunc_ln51_1_reg_14990 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[32]_i_2\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \sub_ln144_3_reg_363_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O133 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O134 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    O135 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_141_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_141_5 is
  signal add_ln141_fu_238_p2 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal ap_condition_364 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_ready : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_we0 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_we0 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_ce0 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_we0 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_we0 : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[10]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[11]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[12]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[13]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[14]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[15]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[16]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[17]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[18]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[19]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[20]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[21]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[22]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[23]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[24]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[25]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[26]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[27]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[28]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[29]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[2]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[30]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[31]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[3]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[4]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[5]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[6]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[7]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[8]\ : STD_LOGIC;
  signal \i_3_fu_56_reg_n_4_[9]\ : STD_LOGIC;
  signal icmp_ln141_1_fu_194_p2 : STD_LOGIC;
  signal icmp_ln141_1_reg_318 : STD_LOGIC;
  signal \icmp_ln141_1_reg_318[0]_i_21_n_4\ : STD_LOGIC;
  signal icmp_ln141_1_reg_318_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln141_2_fu_218_p2 : STD_LOGIC;
  signal icmp_ln141_2_reg_328 : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_18_n_4\ : STD_LOGIC;
  signal \icmp_ln141_2_reg_328[0]_i_22_n_4\ : STD_LOGIC;
  signal icmp_ln141_2_reg_328_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln141_3_fu_232_p2 : STD_LOGIC;
  signal icmp_ln141_3_reg_338 : STD_LOGIC;
  signal icmp_ln141_3_reg_338_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln141_fu_152_p2 : STD_LOGIC;
  signal icmp_ln141_reg_308 : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_21_n_4\ : STD_LOGIC;
  signal \icmp_ln141_reg_308[0]_i_25_n_4\ : STD_LOGIC;
  signal icmp_ln141_reg_308_pp0_iter1_reg : STD_LOGIC;
  signal layer2_activations_addr_reg_312 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_i_33 : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \ram_reg_i_33__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of ram_reg_i_34 : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of ram_reg_i_47 : label is "soft_lutpair360";
begin
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_ce0,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8
     port map (
      ADDRBWRADDR(4 downto 0) => ADDRBWRADDR(4 downto 0),
      CO(0) => icmp_ln141_fu_152_p2,
      D(29 downto 0) => add_ln141_fu_238_p2(31 downto 2),
      DI(0) => \icmp_ln141_2_reg_328[0]_i_18_n_4\,
      E(0) => ap_condition_364,
      Q(29) => \i_3_fu_56_reg_n_4_[31]\,
      Q(28) => \i_3_fu_56_reg_n_4_[30]\,
      Q(27) => \i_3_fu_56_reg_n_4_[29]\,
      Q(26) => \i_3_fu_56_reg_n_4_[28]\,
      Q(25) => \i_3_fu_56_reg_n_4_[27]\,
      Q(24) => \i_3_fu_56_reg_n_4_[26]\,
      Q(23) => \i_3_fu_56_reg_n_4_[25]\,
      Q(22) => \i_3_fu_56_reg_n_4_[24]\,
      Q(21) => \i_3_fu_56_reg_n_4_[23]\,
      Q(20) => \i_3_fu_56_reg_n_4_[22]\,
      Q(19) => \i_3_fu_56_reg_n_4_[21]\,
      Q(18) => \i_3_fu_56_reg_n_4_[20]\,
      Q(17) => \i_3_fu_56_reg_n_4_[19]\,
      Q(16) => \i_3_fu_56_reg_n_4_[18]\,
      Q(15) => \i_3_fu_56_reg_n_4_[17]\,
      Q(14) => \i_3_fu_56_reg_n_4_[16]\,
      Q(13) => \i_3_fu_56_reg_n_4_[15]\,
      Q(12) => \i_3_fu_56_reg_n_4_[14]\,
      Q(11) => \i_3_fu_56_reg_n_4_[13]\,
      Q(10) => \i_3_fu_56_reg_n_4_[12]\,
      Q(9) => \i_3_fu_56_reg_n_4_[11]\,
      Q(8) => \i_3_fu_56_reg_n_4_[10]\,
      Q(7) => \i_3_fu_56_reg_n_4_[9]\,
      Q(6) => \i_3_fu_56_reg_n_4_[8]\,
      Q(5) => \i_3_fu_56_reg_n_4_[7]\,
      Q(4) => \i_3_fu_56_reg_n_4_[6]\,
      Q(3) => \i_3_fu_56_reg_n_4_[5]\,
      Q(2) => \i_3_fu_56_reg_n_4_[4]\,
      Q(1) => \i_3_fu_56_reg_n_4_[3]\,
      Q(0) => \i_3_fu_56_reg_n_4_[2]\,
      S(0) => \icmp_ln141_1_reg_318[0]_i_21_n_4\,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_40,
      \ap_CS_fsm_reg[20]\ => \ap_CS_fsm_reg[20]\,
      \ap_CS_fsm_reg[32]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[32]_i_2_0\(30 downto 0) => \ap_CS_fsm_reg[32]_i_2\(30 downto 0),
      \ap_CS_fsm_reg[33]\(1) => Q(2),
      \ap_CS_fsm_reg[33]\(0) => Q(0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_init => ap_loop_init,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      colsW2_read_reg_14068(30 downto 0) => colsW2_read_reg_14068(30 downto 0),
      \colsW2_read_reg_14068_reg[30]\(0) => icmp_ln141_1_fu_194_p2,
      \colsW2_read_reg_14068_reg[30]_0\(0) => icmp_ln141_3_fu_232_p2,
      \colsW2_read_reg_14068_reg[30]_1\(0) => icmp_ln141_2_fu_218_p2,
      \colsW2_read_reg_14068_reg[30]_2\(0) => CO(0),
      grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_ready,
      grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      \icmp_ln141_2_reg_328_reg[0]_i_8_0\(0) => \icmp_ln141_2_reg_328[0]_i_22_n_4\,
      \icmp_ln141_reg_308_reg[0]_i_9_0\(0) => \icmp_ln141_reg_308[0]_i_21_n_4\,
      \icmp_ln141_reg_308_reg[0]_i_9_1\(0) => \icmp_ln141_reg_308[0]_i_25_n_4\
    );
\i_3_fu_56_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(10),
      Q => \i_3_fu_56_reg_n_4_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(11),
      Q => \i_3_fu_56_reg_n_4_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(12),
      Q => \i_3_fu_56_reg_n_4_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(13),
      Q => \i_3_fu_56_reg_n_4_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(14),
      Q => \i_3_fu_56_reg_n_4_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(15),
      Q => \i_3_fu_56_reg_n_4_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(16),
      Q => \i_3_fu_56_reg_n_4_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(17),
      Q => \i_3_fu_56_reg_n_4_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(18),
      Q => \i_3_fu_56_reg_n_4_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(19),
      Q => \i_3_fu_56_reg_n_4_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(20),
      Q => \i_3_fu_56_reg_n_4_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(21),
      Q => \i_3_fu_56_reg_n_4_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(22),
      Q => \i_3_fu_56_reg_n_4_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(23),
      Q => \i_3_fu_56_reg_n_4_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(24),
      Q => \i_3_fu_56_reg_n_4_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(25),
      Q => \i_3_fu_56_reg_n_4_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(26),
      Q => \i_3_fu_56_reg_n_4_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(27),
      Q => \i_3_fu_56_reg_n_4_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(28),
      Q => \i_3_fu_56_reg_n_4_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(29),
      Q => \i_3_fu_56_reg_n_4_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(2),
      Q => \i_3_fu_56_reg_n_4_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(30),
      Q => \i_3_fu_56_reg_n_4_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(31),
      Q => \i_3_fu_56_reg_n_4_[31]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(3),
      Q => \i_3_fu_56_reg_n_4_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(4),
      Q => \i_3_fu_56_reg_n_4_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(5),
      Q => \i_3_fu_56_reg_n_4_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(6),
      Q => \i_3_fu_56_reg_n_4_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(7),
      Q => \i_3_fu_56_reg_n_4_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(8),
      Q => \i_3_fu_56_reg_n_4_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\i_3_fu_56_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_364,
      D => add_ln141_fu_238_p2(9),
      Q => \i_3_fu_56_reg_n_4_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_40
    );
\icmp_ln141_1_reg_318[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => colsW2_read_reg_14068(0),
      I1 => colsW2_read_reg_14068(1),
      O => \icmp_ln141_1_reg_318[0]_i_21_n_4\
    );
\icmp_ln141_1_reg_318_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln141_1_reg_318,
      Q => icmp_ln141_1_reg_318_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln141_1_reg_318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln141_1_fu_194_p2,
      Q => icmp_ln141_1_reg_318,
      R => '0'
    );
\icmp_ln141_2_reg_328[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => colsW2_read_reg_14068(0),
      I1 => colsW2_read_reg_14068(1),
      O => \icmp_ln141_2_reg_328[0]_i_18_n_4\
    );
\icmp_ln141_2_reg_328[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => colsW2_read_reg_14068(1),
      I1 => colsW2_read_reg_14068(0),
      O => \icmp_ln141_2_reg_328[0]_i_22_n_4\
    );
\icmp_ln141_2_reg_328_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln141_2_reg_328,
      Q => icmp_ln141_2_reg_328_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln141_2_reg_328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln141_2_fu_218_p2,
      Q => icmp_ln141_2_reg_328,
      R => '0'
    );
\icmp_ln141_3_reg_338_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln141_3_reg_338,
      Q => icmp_ln141_3_reg_338_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln141_3_reg_338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln141_3_fu_232_p2,
      Q => icmp_ln141_3_reg_338,
      R => '0'
    );
\icmp_ln141_reg_308[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colsW2_read_reg_14068(0),
      I1 => colsW2_read_reg_14068(1),
      O => \icmp_ln141_reg_308[0]_i_21_n_4\
    );
\icmp_ln141_reg_308[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(0),
      I1 => colsW2_read_reg_14068(1),
      O => \icmp_ln141_reg_308[0]_i_25_n_4\
    );
\icmp_ln141_reg_308_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln141_reg_308,
      Q => icmp_ln141_reg_308_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln141_reg_308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln141_fu_152_p2,
      Q => icmp_ln141_reg_308,
      R => '0'
    );
\layer2_activations_4_addr_reg_322_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer2_activations_addr_reg_312(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(0),
      R => '0'
    );
\layer2_activations_4_addr_reg_322_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer2_activations_addr_reg_312(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(1),
      R => '0'
    );
\layer2_activations_4_addr_reg_322_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer2_activations_addr_reg_312(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(2),
      R => '0'
    );
\layer2_activations_4_addr_reg_322_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer2_activations_addr_reg_312(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(3),
      R => '0'
    );
\layer2_activations_4_addr_reg_322_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer2_activations_addr_reg_312(4),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(4),
      R => '0'
    );
\layer2_activations_4_addr_reg_322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_3_fu_56_reg_n_4_[2]\,
      Q => layer2_activations_addr_reg_312(0),
      R => ap_loop_init
    );
\layer2_activations_4_addr_reg_322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_3_fu_56_reg_n_4_[3]\,
      Q => layer2_activations_addr_reg_312(1),
      R => ap_loop_init
    );
\layer2_activations_4_addr_reg_322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_3_fu_56_reg_n_4_[4]\,
      Q => layer2_activations_addr_reg_312(2),
      R => ap_loop_init
    );
\layer2_activations_4_addr_reg_322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_3_fu_56_reg_n_4_[5]\,
      Q => layer2_activations_addr_reg_312(3),
      R => ap_loop_init
    );
\layer2_activations_4_addr_reg_322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_3_fu_56_reg_n_4_[6]\,
      Q => layer2_activations_addr_reg_312(4),
      R => ap_loop_init
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(23),
      I1 => \out\(23),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(22)
    );
\ram_reg_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(22),
      I1 => \out\(22),
      I2 => Q(2),
      O => DIADI(22)
    );
\ram_reg_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(22),
      I1 => \out\(22),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(21)
    );
\ram_reg_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(22),
      I1 => \out\(22),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(21)
    );
\ram_reg_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(21),
      I1 => \out\(21),
      I2 => Q(2),
      O => DIADI(21)
    );
\ram_reg_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(21),
      I1 => \out\(21),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(20)
    );
\ram_reg_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(21),
      I1 => \out\(21),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(20)
    );
\ram_reg_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(20),
      I1 => \out\(20),
      I2 => Q(2),
      O => DIADI(20)
    );
\ram_reg_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(20),
      I1 => \out\(20),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(19)
    );
\ram_reg_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(20),
      I1 => \out\(20),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(19)
    );
\ram_reg_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(19),
      I1 => \out\(19),
      I2 => Q(2),
      O => DIADI(19)
    );
\ram_reg_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(19),
      I1 => \out\(19),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(18)
    );
\ram_reg_i_13__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(31),
      O => \ap_CS_fsm_reg[32]_3\(30)
    );
\ram_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(30),
      I1 => \out\(30),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(29)
    );
\ram_reg_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(19),
      I1 => \out\(19),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(18)
    );
\ram_reg_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(18),
      I1 => \out\(18),
      I2 => Q(2),
      O => DIADI(18)
    );
\ram_reg_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(18),
      I1 => \out\(18),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(17)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(29),
      I1 => \out\(29),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(28)
    );
\ram_reg_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(18),
      I1 => \out\(18),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(17)
    );
\ram_reg_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(17),
      I1 => \out\(17),
      I2 => Q(2),
      O => DIADI(17)
    );
\ram_reg_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(17),
      I1 => \out\(17),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(16)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(28),
      I1 => \out\(28),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(27)
    );
\ram_reg_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(17),
      I1 => \out\(17),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(16)
    );
\ram_reg_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(16),
      I1 => \out\(16),
      I2 => Q(2),
      O => DIADI(16)
    );
\ram_reg_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(16),
      I1 => \out\(16),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(15)
    );
ram_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(27),
      I1 => \out\(27),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(26)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(16),
      I1 => \out\(16),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(15)
    );
\ram_reg_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(15),
      I1 => \out\(15),
      I2 => Q(2),
      O => DIADI(15)
    );
\ram_reg_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(15),
      I1 => \out\(15),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(14)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(26),
      I1 => \out\(26),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(25)
    );
\ram_reg_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(15),
      I1 => \out\(15),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(14)
    );
\ram_reg_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(14),
      I1 => \out\(14),
      I2 => Q(2),
      O => DIADI(14)
    );
\ram_reg_i_18__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(14),
      I1 => \out\(14),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(13)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(25),
      I1 => \out\(25),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(24)
    );
\ram_reg_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(14),
      I1 => \out\(14),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(13)
    );
\ram_reg_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(13),
      I1 => \out\(13),
      I2 => Q(2),
      O => DIADI(13)
    );
\ram_reg_i_19__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(13),
      I1 => \out\(13),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(12)
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      I1 => Q(3),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_ce0,
      I3 => Q(2),
      I4 => Q(1),
      O => layer2_activations_6_ce0
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(31),
      O => DIADI(31)
    );
\ram_reg_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(31),
      O => \ap_CS_fsm_reg[32]_2\(30)
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(24),
      I1 => \out\(24),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(23)
    );
\ram_reg_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(13),
      I1 => \out\(13),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(12)
    );
\ram_reg_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(12),
      I1 => \out\(12),
      I2 => Q(2),
      O => DIADI(12)
    );
\ram_reg_i_20__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(12),
      I1 => \out\(12),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(11)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(23),
      I1 => \out\(23),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(22)
    );
\ram_reg_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(12),
      I1 => \out\(12),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(11)
    );
\ram_reg_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(11),
      I1 => \out\(11),
      I2 => Q(2),
      O => DIADI(11)
    );
\ram_reg_i_21__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(11),
      I1 => \out\(11),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(10)
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(22),
      I1 => \out\(22),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(21)
    );
\ram_reg_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(11),
      I1 => \out\(11),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(10)
    );
\ram_reg_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(10),
      I1 => \out\(10),
      I2 => Q(2),
      O => DIADI(10)
    );
\ram_reg_i_22__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(10),
      I1 => \out\(10),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(9)
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(21),
      I1 => \out\(21),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(20)
    );
\ram_reg_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(10),
      I1 => \out\(10),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(9)
    );
\ram_reg_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(9),
      I1 => \out\(9),
      I2 => Q(2),
      O => DIADI(9)
    );
\ram_reg_i_23__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(9),
      I1 => \out\(9),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(8)
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(20),
      I1 => \out\(20),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(19)
    );
\ram_reg_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(9),
      I1 => \out\(9),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(8)
    );
\ram_reg_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(8),
      I1 => \out\(8),
      I2 => Q(2),
      O => DIADI(8)
    );
\ram_reg_i_24__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(8),
      I1 => \out\(8),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(7)
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(19),
      I1 => \out\(19),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(18)
    );
\ram_reg_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(8),
      I1 => \out\(8),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(7)
    );
\ram_reg_i_25__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(7),
      I1 => \out\(7),
      I2 => Q(2),
      O => DIADI(7)
    );
\ram_reg_i_25__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(7),
      I1 => \out\(7),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(6)
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(18),
      I1 => \out\(18),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(17)
    );
\ram_reg_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(7),
      I1 => \out\(7),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(6)
    );
\ram_reg_i_26__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(6),
      I1 => \out\(6),
      I2 => Q(2),
      O => DIADI(6)
    );
\ram_reg_i_26__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(6),
      I1 => \out\(6),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(5)
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(17),
      I1 => \out\(17),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(16)
    );
\ram_reg_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(6),
      I1 => \out\(6),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(5)
    );
\ram_reg_i_27__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(5),
      I1 => \out\(5),
      I2 => Q(2),
      O => DIADI(5)
    );
\ram_reg_i_27__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(5),
      I1 => \out\(5),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(4)
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(16),
      I1 => \out\(16),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(15)
    );
\ram_reg_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(5),
      I1 => \out\(5),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(4)
    );
\ram_reg_i_28__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(4),
      I1 => \out\(4),
      I2 => Q(2),
      O => DIADI(4)
    );
\ram_reg_i_28__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(4),
      I1 => \out\(4),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(3)
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(15),
      I1 => \out\(15),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(14)
    );
\ram_reg_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(4),
      I1 => \out\(4),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(3)
    );
\ram_reg_i_29__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(3),
      I1 => \out\(3),
      I2 => Q(2),
      O => DIADI(3)
    );
\ram_reg_i_29__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(3),
      I1 => \out\(3),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(2)
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(30),
      I1 => \out\(30),
      I2 => Q(2),
      O => DIADI(30)
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(30),
      I1 => \out\(30),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(29)
    );
\ram_reg_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(31),
      O => \ap_CS_fsm_reg[32]_4\(30)
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(14),
      I1 => \out\(14),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(13)
    );
\ram_reg_i_30__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(3),
      I1 => \out\(3),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(2)
    );
\ram_reg_i_30__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(2),
      I1 => \out\(2),
      I2 => Q(2),
      O => DIADI(2)
    );
\ram_reg_i_30__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(2),
      I1 => \out\(2),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(1)
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(13),
      I1 => \out\(13),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(12)
    );
\ram_reg_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(2),
      I1 => \out\(2),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(1)
    );
\ram_reg_i_31__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(1),
      I1 => \out\(1),
      I2 => Q(2),
      O => DIADI(1)
    );
\ram_reg_i_31__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(1),
      I1 => \out\(1),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(0)
    );
ram_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888B888888888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_we0,
      I1 => Q(2),
      I2 => Q(1),
      I3 => trunc_ln51_1_reg_14990(1),
      I4 => ram_reg(0),
      I5 => trunc_ln51_1_reg_14990(0),
      O => \ap_CS_fsm_reg[32]\(0)
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B88888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_we0,
      I1 => Q(2),
      I2 => Q(1),
      I3 => trunc_ln51_1_reg_14990(0),
      I4 => trunc_ln51_1_reg_14990(1),
      I5 => ram_reg(0),
      O => \ap_CS_fsm_reg[32]_0\(0)
    );
\ram_reg_i_32__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(12),
      I1 => \out\(12),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(11)
    );
\ram_reg_i_32__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(1),
      I1 => \out\(1),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(0)
    );
ram_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => icmp_ln141_2_reg_328_pp0_iter1_reg,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_ce0,
      I2 => icmp_ln141_reg_308_pp0_iter1_reg,
      I3 => icmp_ln141_1_reg_318_pp0_iter1_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_we0
    );
\ram_reg_i_33__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln141_1_reg_318_pp0_iter1_reg,
      I1 => icmp_ln141_reg_308_pp0_iter1_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_ce0,
      O => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_we0
    );
\ram_reg_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8888888888888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_we0,
      I1 => Q(2),
      I2 => trunc_ln51_1_reg_14990(1),
      I3 => ram_reg(0),
      I4 => trunc_ln51_1_reg_14990(0),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[32]_1\(0)
    );
\ram_reg_i_33__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(11),
      I1 => \out\(11),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(10)
    );
ram_reg_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => icmp_ln141_1_reg_318_pp0_iter1_reg,
      I1 => icmp_ln141_2_reg_328_pp0_iter1_reg,
      I2 => icmp_ln141_3_reg_338_pp0_iter1_reg,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_ce0,
      I4 => icmp_ln141_reg_308_pp0_iter1_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_we0
    );
\ram_reg_i_34__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(10),
      I1 => \out\(10),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(9)
    );
\ram_reg_i_35__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(9),
      I1 => \out\(9),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(8)
    );
\ram_reg_i_36__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(8),
      I1 => \out\(8),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(7)
    );
\ram_reg_i_37__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(7),
      I1 => \out\(7),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(6)
    );
\ram_reg_i_38__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(6),
      I1 => \out\(6),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(5)
    );
\ram_reg_i_39__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(5),
      I1 => \out\(5),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(4)
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(30),
      I1 => \out\(30),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(29)
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(29),
      I1 => \out\(29),
      I2 => Q(2),
      O => DIADI(29)
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(29),
      I1 => \out\(29),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(28)
    );
\ram_reg_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(4),
      I1 => \out\(4),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(3)
    );
\ram_reg_i_41__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(3),
      I1 => \out\(3),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(2)
    );
\ram_reg_i_42__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(2),
      I1 => \out\(2),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(1)
    );
\ram_reg_i_43__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(1),
      I1 => \out\(1),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_3\(0)
    );
\ram_reg_i_44__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(0),
      I1 => \out\(0),
      I2 => Q(2),
      O => DIADI(0)
    );
ram_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888B8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_we0,
      I1 => Q(2),
      I2 => Q(1),
      I3 => trunc_ln51_1_reg_14990(0),
      I4 => trunc_ln51_1_reg_14990(1),
      I5 => ram_reg(0),
      O => WEA(0)
    );
ram_reg_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_ce0,
      I1 => icmp_ln141_reg_308_pp0_iter1_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_we0
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(29),
      I1 => \out\(29),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(28)
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(28),
      I1 => \out\(28),
      I2 => Q(2),
      O => DIADI(28)
    );
\ram_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(28),
      I1 => \out\(28),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(27)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(28),
      I1 => \out\(28),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(27)
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(27),
      I1 => \out\(27),
      I2 => Q(2),
      O => DIADI(27)
    );
\ram_reg_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(27),
      I1 => \out\(27),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(26)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(27),
      I1 => \out\(27),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(26)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(26),
      I1 => \out\(26),
      I2 => Q(2),
      O => DIADI(26)
    );
\ram_reg_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(26),
      I1 => \out\(26),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(25)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(26),
      I1 => \out\(26),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(25)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(25),
      I1 => \out\(25),
      I2 => Q(2),
      O => DIADI(25)
    );
\ram_reg_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(25),
      I1 => \out\(25),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(24)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(25),
      I1 => \out\(25),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(24)
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(24),
      I1 => \out\(24),
      I2 => Q(2),
      O => DIADI(24)
    );
\ram_reg_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(24),
      I1 => \out\(24),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(23)
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(24),
      I1 => \out\(24),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_4\(23)
    );
\ram_reg_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(23),
      I1 => \out\(23),
      I2 => Q(2),
      O => DIADI(23)
    );
\ram_reg_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(23),
      I1 => \out\(23),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[32]_2\(22)
    );
\sub_ln144_1_reg_353_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(9),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(10),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(10),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(11),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(11),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(12),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(12),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(13),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(13),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(14),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(14),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(15),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(15),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(16),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(16),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(17),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(17),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(18),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(18),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(19),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(1),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(19),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(20),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(20),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(21),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(21),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(22),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(22),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(23),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(23),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(24),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(24),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(25),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(25),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(26),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(26),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(27),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(27),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(28),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(28),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(29),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(2),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(29),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(30),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(30),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(31),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(3),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(4),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(4),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(5),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(5),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(6),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(6),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(7),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(7),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(8),
      R => '0'
    );
\sub_ln144_1_reg_353_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O134(8),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_4_d0(9),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(9),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(10),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(10),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(11),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(11),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(12),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(12),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(13),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(13),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(14),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(14),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(15),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(15),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(16),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(16),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(17),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(17),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(18),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(18),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(19),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(1),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(19),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(20),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(20),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(21),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(21),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(22),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(22),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(23),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(23),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(24),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(24),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(25),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(25),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(26),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(26),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(27),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(27),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(28),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(28),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(29),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(2),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(29),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(30),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(30),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(31),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(3),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(4),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(4),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(5),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(5),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(6),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(6),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(7),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(7),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(8),
      R => '0'
    );
\sub_ln144_2_reg_358_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O133(8),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_5_d0(9),
      R => '0'
    );
\sub_ln144_3_reg_363[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW1_read_reg_14076(0),
      O => \colsW1_read_reg_14076_reg[0]\
    );
\sub_ln144_3_reg_363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => colsW1_read_reg_14076(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(0),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(9),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(10),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(10),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(11),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(11),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(12),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(12),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(13),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(13),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(14),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(14),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(15),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(15),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(16),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(16),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(17),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(17),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(18),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(18),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(19),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(1),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(19),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(20),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(20),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(21),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(21),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(22),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(22),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(23),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(23),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(24),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(24),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(25),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(25),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(26),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(26),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(27),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(27),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(28),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(28),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(29),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(2),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(29),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(30),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(30),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(31),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(3),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(4),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(4),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(5),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(5),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(6),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(6),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(7),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(7),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(8),
      R => '0'
    );
\sub_ln144_3_reg_363_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln144_3_reg_363_reg[31]_0\(8),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_d0(9),
      R => '0'
    );
\sub_ln144_reg_348_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(9),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(10),
      R => '0'
    );
\sub_ln144_reg_348_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(10),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(11),
      R => '0'
    );
\sub_ln144_reg_348_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(11),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(12),
      R => '0'
    );
\sub_ln144_reg_348_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(12),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(13),
      R => '0'
    );
\sub_ln144_reg_348_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(13),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(14),
      R => '0'
    );
\sub_ln144_reg_348_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(14),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(15),
      R => '0'
    );
\sub_ln144_reg_348_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(15),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(16),
      R => '0'
    );
\sub_ln144_reg_348_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(16),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(17),
      R => '0'
    );
\sub_ln144_reg_348_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(17),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(18),
      R => '0'
    );
\sub_ln144_reg_348_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(18),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(19),
      R => '0'
    );
\sub_ln144_reg_348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(1),
      R => '0'
    );
\sub_ln144_reg_348_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(19),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(20),
      R => '0'
    );
\sub_ln144_reg_348_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(20),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(21),
      R => '0'
    );
\sub_ln144_reg_348_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(21),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(22),
      R => '0'
    );
\sub_ln144_reg_348_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(22),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(23),
      R => '0'
    );
\sub_ln144_reg_348_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(23),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(24),
      R => '0'
    );
\sub_ln144_reg_348_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(24),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(25),
      R => '0'
    );
\sub_ln144_reg_348_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(25),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(26),
      R => '0'
    );
\sub_ln144_reg_348_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(26),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(27),
      R => '0'
    );
\sub_ln144_reg_348_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(27),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(28),
      R => '0'
    );
\sub_ln144_reg_348_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(28),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(29),
      R => '0'
    );
\sub_ln144_reg_348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(2),
      R => '0'
    );
\sub_ln144_reg_348_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(29),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(30),
      R => '0'
    );
\sub_ln144_reg_348_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(30),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(31),
      R => '0'
    );
\sub_ln144_reg_348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(3),
      R => '0'
    );
\sub_ln144_reg_348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(4),
      R => '0'
    );
\sub_ln144_reg_348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(4),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(5),
      R => '0'
    );
\sub_ln144_reg_348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(5),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(6),
      R => '0'
    );
\sub_ln144_reg_348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(6),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(7),
      R => '0'
    );
\sub_ln144_reg_348_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(7),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(8),
      R => '0'
    );
\sub_ln144_reg_348_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => O135(8),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_d0(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_147_6 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[33]\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_127_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_126_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_125_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_124_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_123_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_122_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_121_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_120_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_119_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_118_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_117_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_116_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_115_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_114_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_113_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_112_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_111_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_110_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_109_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_108_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_107_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_106_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_105_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_104_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_103_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_102_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_101_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_100_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_99_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_98_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_97_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_96_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_95_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_94_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_93_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_92_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_91_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_90_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_89_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_88_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_87_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_86_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_85_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_84_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_83_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_82_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_81_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_80_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_79_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_78_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_77_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_76_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_75_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_74_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_73_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_72_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_71_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_70_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_69_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_68_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_67_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_66_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_65_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_64_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_63_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_62_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_61_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_60_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_59_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_58_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_57_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_56_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_55_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_54_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_53_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_52_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_51_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_50_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_49_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_48_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_47_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_46_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_45_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_44_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_43_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_42_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_41_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_40_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_39_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_38_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_37_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_36_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_35_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_34_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_33_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_32_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_31_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_30_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_29_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_28_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_27_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_26_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_25_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_24_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_23_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_22_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_21_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_20_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_19_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_18_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_17_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_16_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_15_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_14_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_13_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_12_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_11_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_10_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_9_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_8_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_7_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_6_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_5_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_4_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    zext_ln51_3_reg_14985 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg : in STD_LOGIC;
    colsW2_read_reg_14068 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x_assign_2_reg_4085_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x_assign_2_reg_4085_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \x_assign_2_reg_4085_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_147_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_147_6 is
  signal add_ln147_fu_2056_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_predicate_pred1000_state3 : STD_LOGIC;
  signal ap_predicate_pred1009_state3 : STD_LOGIC;
  signal ap_predicate_pred1018_state3 : STD_LOGIC;
  signal ap_predicate_pred1027_state3 : STD_LOGIC;
  signal ap_predicate_pred1036_state3 : STD_LOGIC;
  signal ap_predicate_pred1045_state3 : STD_LOGIC;
  signal ap_predicate_pred1045_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1054_state3 : STD_LOGIC;
  signal ap_predicate_pred1063_state3 : STD_LOGIC;
  signal ap_predicate_pred1072_state3 : STD_LOGIC;
  signal ap_predicate_pred1081_state3 : STD_LOGIC;
  signal ap_predicate_pred1090_state3 : STD_LOGIC;
  signal ap_predicate_pred1099_state3 : STD_LOGIC;
  signal ap_predicate_pred1108_state3 : STD_LOGIC;
  signal ap_predicate_pred1117_state3 : STD_LOGIC;
  signal ap_predicate_pred1126_state3 : STD_LOGIC;
  signal ap_predicate_pred1135_state3 : STD_LOGIC;
  signal ap_predicate_pred1144_state3 : STD_LOGIC;
  signal ap_predicate_pred1153_state3 : STD_LOGIC;
  signal ap_predicate_pred1162_state3 : STD_LOGIC;
  signal ap_predicate_pred1171_state3 : STD_LOGIC;
  signal ap_predicate_pred1180_state3 : STD_LOGIC;
  signal ap_predicate_pred1189_state3 : STD_LOGIC;
  signal ap_predicate_pred1189_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1198_state3 : STD_LOGIC;
  signal ap_predicate_pred1207_state3 : STD_LOGIC;
  signal ap_predicate_pred1216_state3 : STD_LOGIC;
  signal ap_predicate_pred1225_state3 : STD_LOGIC;
  signal ap_predicate_pred1234_state3 : STD_LOGIC;
  signal ap_predicate_pred1243_state3 : STD_LOGIC;
  signal ap_predicate_pred1252_state3 : STD_LOGIC;
  signal ap_predicate_pred1261_state3 : STD_LOGIC;
  signal ap_predicate_pred1270_state3 : STD_LOGIC;
  signal ap_predicate_pred1279_state3 : STD_LOGIC;
  signal ap_predicate_pred1288_state3 : STD_LOGIC;
  signal ap_predicate_pred1297_state3 : STD_LOGIC;
  signal ap_predicate_pred1306_state3 : STD_LOGIC;
  signal ap_predicate_pred1315_state3 : STD_LOGIC;
  signal ap_predicate_pred1324_state3 : STD_LOGIC;
  signal ap_predicate_pred1333_state3 : STD_LOGIC;
  signal ap_predicate_pred1333_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1342_state3 : STD_LOGIC;
  signal ap_predicate_pred1351_state3 : STD_LOGIC;
  signal ap_predicate_pred1360_state3 : STD_LOGIC;
  signal ap_predicate_pred1369_state3 : STD_LOGIC;
  signal ap_predicate_pred1378_state3 : STD_LOGIC;
  signal ap_predicate_pred1387_state3 : STD_LOGIC;
  signal ap_predicate_pred1396_state3 : STD_LOGIC;
  signal ap_predicate_pred1405_state3 : STD_LOGIC;
  signal ap_predicate_pred1414_state3 : STD_LOGIC;
  signal ap_predicate_pred1423_state3 : STD_LOGIC;
  signal ap_predicate_pred1432_state3 : STD_LOGIC;
  signal ap_predicate_pred1441_state3 : STD_LOGIC;
  signal ap_predicate_pred1450_state3 : STD_LOGIC;
  signal ap_predicate_pred1459_state3 : STD_LOGIC;
  signal ap_predicate_pred1468_state3 : STD_LOGIC;
  signal ap_predicate_pred1477_state3 : STD_LOGIC;
  signal ap_predicate_pred1477_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1486_state3 : STD_LOGIC;
  signal ap_predicate_pred1495_state3 : STD_LOGIC;
  signal ap_predicate_pred1504_state3 : STD_LOGIC;
  signal ap_predicate_pred1513_state3 : STD_LOGIC;
  signal ap_predicate_pred1522_state3 : STD_LOGIC;
  signal ap_predicate_pred1531_state3 : STD_LOGIC;
  signal ap_predicate_pred1540_state3 : STD_LOGIC;
  signal ap_predicate_pred1549_state3 : STD_LOGIC;
  signal ap_predicate_pred1558_state3 : STD_LOGIC;
  signal ap_predicate_pred1567_state3 : STD_LOGIC;
  signal ap_predicate_pred1576_state3 : STD_LOGIC;
  signal ap_predicate_pred1585_state3 : STD_LOGIC;
  signal ap_predicate_pred1594_state3 : STD_LOGIC;
  signal ap_predicate_pred1603_state3 : STD_LOGIC;
  signal ap_predicate_pred1612_state3 : STD_LOGIC;
  signal ap_predicate_pred1621_state3 : STD_LOGIC;
  signal ap_predicate_pred1621_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1630_state3 : STD_LOGIC;
  signal ap_predicate_pred1630_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1639_state3 : STD_LOGIC;
  signal ap_predicate_pred1639_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1648_state3 : STD_LOGIC;
  signal ap_predicate_pred1648_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1657_state3 : STD_LOGIC;
  signal ap_predicate_pred1657_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1666_state3 : STD_LOGIC;
  signal ap_predicate_pred1666_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1675_state3 : STD_LOGIC;
  signal ap_predicate_pred1675_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1684_state3 : STD_LOGIC;
  signal ap_predicate_pred1684_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1693_state3 : STD_LOGIC;
  signal ap_predicate_pred1693_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1702_state3 : STD_LOGIC;
  signal ap_predicate_pred1702_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1711_state3 : STD_LOGIC;
  signal ap_predicate_pred1711_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1720_state3 : STD_LOGIC;
  signal ap_predicate_pred1720_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1729_state3 : STD_LOGIC;
  signal ap_predicate_pred1729_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1738_state3 : STD_LOGIC;
  signal ap_predicate_pred1738_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1747_state3 : STD_LOGIC;
  signal ap_predicate_pred1747_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1756_state3 : STD_LOGIC;
  signal ap_predicate_pred1756_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1765_state3 : STD_LOGIC;
  signal ap_predicate_pred1765_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1774_state3 : STD_LOGIC;
  signal ap_predicate_pred1774_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1783_state3 : STD_LOGIC;
  signal ap_predicate_pred1783_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1792_state3 : STD_LOGIC;
  signal ap_predicate_pred1792_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1801_state3 : STD_LOGIC;
  signal ap_predicate_pred1801_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1810_state3 : STD_LOGIC;
  signal ap_predicate_pred1810_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1819_state3 : STD_LOGIC;
  signal ap_predicate_pred1819_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1828_state3 : STD_LOGIC;
  signal ap_predicate_pred1828_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1837_state3 : STD_LOGIC;
  signal ap_predicate_pred1837_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1846_state3 : STD_LOGIC;
  signal ap_predicate_pred1846_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1855_state3 : STD_LOGIC;
  signal ap_predicate_pred1855_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1864_state3 : STD_LOGIC;
  signal ap_predicate_pred1864_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1873_state3 : STD_LOGIC;
  signal ap_predicate_pred1873_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1882_state3 : STD_LOGIC;
  signal ap_predicate_pred1882_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1891_state3 : STD_LOGIC;
  signal ap_predicate_pred1891_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1900_state3 : STD_LOGIC;
  signal ap_predicate_pred1900_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1900_state3_i_2_n_4 : STD_LOGIC;
  signal ap_predicate_pred1909_state3 : STD_LOGIC;
  signal ap_predicate_pred1909_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred1909_state3_i_2_n_4 : STD_LOGIC;
  signal ap_predicate_pred760_state3 : STD_LOGIC;
  signal ap_predicate_pred775_state3 : STD_LOGIC;
  signal ap_predicate_pred784_state3 : STD_LOGIC;
  signal ap_predicate_pred793_state3 : STD_LOGIC;
  signal ap_predicate_pred802_state3 : STD_LOGIC;
  signal ap_predicate_pred811_state3 : STD_LOGIC;
  signal ap_predicate_pred820_state3 : STD_LOGIC;
  signal ap_predicate_pred829_state3 : STD_LOGIC;
  signal ap_predicate_pred838_state3 : STD_LOGIC;
  signal ap_predicate_pred847_state3 : STD_LOGIC;
  signal ap_predicate_pred856_state3 : STD_LOGIC;
  signal ap_predicate_pred865_state3 : STD_LOGIC;
  signal ap_predicate_pred874_state3 : STD_LOGIC;
  signal ap_predicate_pred883_state3 : STD_LOGIC;
  signal ap_predicate_pred892_state3 : STD_LOGIC;
  signal ap_predicate_pred901_state3 : STD_LOGIC;
  signal ap_predicate_pred901_state3_i_1_n_4 : STD_LOGIC;
  signal ap_predicate_pred910_state3 : STD_LOGIC;
  signal ap_predicate_pred919_state3 : STD_LOGIC;
  signal ap_predicate_pred928_state3 : STD_LOGIC;
  signal ap_predicate_pred937_state3 : STD_LOGIC;
  signal ap_predicate_pred946_state3 : STD_LOGIC;
  signal ap_predicate_pred955_state3 : STD_LOGIC;
  signal ap_predicate_pred964_state3 : STD_LOGIC;
  signal ap_predicate_pred973_state3 : STD_LOGIC;
  signal ap_predicate_pred982_state3 : STD_LOGIC;
  signal ap_predicate_pred991_state3 : STD_LOGIC;
  signal ap_sig_allocacmp_i_3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dout_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_ready : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_100_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_101_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_102_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_103_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_104_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_105_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_106_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_107_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_108_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_109_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_10_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_110_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_111_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_112_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_113_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_114_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_115_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_116_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_117_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_118_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_119_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_11_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_120_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_121_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_122_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_123_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_124_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_125_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_126_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_127_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_12_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_13_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_14_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_15_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_16_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_17_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_18_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_19_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_1_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_20_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_21_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_22_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_23_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_24_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_25_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_26_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_27_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_28_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_29_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_2_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_30_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_31_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_32_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_33_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_34_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_35_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_36_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_37_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_38_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_39_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_3_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_40_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_41_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_42_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_43_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_44_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_45_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_46_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_47_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_48_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_49_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_4_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_50_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_51_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_52_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_53_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_54_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_55_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_56_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_57_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_58_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_59_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_5_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_60_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_61_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_62_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_63_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_64_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_65_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_66_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_67_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_68_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_69_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_6_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_70_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_71_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_72_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_73_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_74_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_75_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_76_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_77_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_78_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_79_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_7_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_80_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_81_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_82_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_83_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_84_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_85_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_86_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_87_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_88_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_89_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_8_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_90_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_91_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_92_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_93_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_94_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_95_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_96_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_97_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_98_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_99_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_9_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_fu_5680 : STD_LOGIC;
  signal \i_fu_568[7]_i_11_n_4\ : STD_LOGIC;
  signal \i_fu_568[7]_i_12_n_4\ : STD_LOGIC;
  signal \i_fu_568[7]_i_13_n_4\ : STD_LOGIC;
  signal \i_fu_568[7]_i_14_n_4\ : STD_LOGIC;
  signal \i_fu_568[7]_i_15_n_4\ : STD_LOGIC;
  signal \i_fu_568[7]_i_7_n_4\ : STD_LOGIC;
  signal \i_fu_568[7]_i_8_n_4\ : STD_LOGIC;
  signal \i_fu_568[7]_i_9_n_4\ : STD_LOGIC;
  signal \i_fu_568_reg_n_4_[0]\ : STD_LOGIC;
  signal \i_fu_568_reg_n_4_[1]\ : STD_LOGIC;
  signal \i_fu_568_reg_n_4_[2]\ : STD_LOGIC;
  signal \i_fu_568_reg_n_4_[3]\ : STD_LOGIC;
  signal \i_fu_568_reg_n_4_[4]\ : STD_LOGIC;
  signal \i_fu_568_reg_n_4_[5]\ : STD_LOGIC;
  signal \i_fu_568_reg_n_4_[6]\ : STD_LOGIC;
  signal \i_fu_568_reg_n_4_[7]\ : STD_LOGIC;
  signal \layer3_quant_100_fu_972[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_101_fu_976[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_102_fu_980[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_103_fu_984[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_104_fu_988[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_105_fu_992[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_106_fu_996[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_107_fu_1000[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_108_fu_1004[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_109_fu_1008[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_10_fu_612[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_110_fu_1012[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_111_fu_1016[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_112_fu_1020[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_113_fu_1024[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_114_fu_1028[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_115_fu_1032[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_116_fu_1036[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_117_fu_1040[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_118_fu_1044[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_119_fu_1048[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_11_fu_616[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_120_fu_1052[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_121_fu_1056[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_122_fu_1060[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_123_fu_1064[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_124_fu_1068[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_125_fu_1072[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_126_fu_1076[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_10_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_11_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_12_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_14_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_15_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_16_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_17_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_18_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_19_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_20_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_21_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_22_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_4_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_5_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_6_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_7_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080[0]_i_9_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080_reg[0]_i_13_n_6\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080_reg[0]_i_13_n_7\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080_reg[0]_i_8_n_6\ : STD_LOGIC;
  signal \layer3_quant_127_fu_1080_reg[0]_i_8_n_7\ : STD_LOGIC;
  signal layer3_quant_128_fu_2116_p2 : STD_LOGIC;
  signal \layer3_quant_12_fu_620[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_13_fu_624[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_14_fu_628[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_15_fu_632[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_16_fu_636[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_17_fu_640[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_18_fu_644[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_19_fu_648[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_1_fu_576[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_20_fu_652[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_21_fu_656[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_22_fu_660[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_23_fu_664[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_24_fu_668[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_25_fu_672[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_26_fu_676[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_27_fu_680[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_28_fu_684[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_29_fu_688[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_2_fu_580[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_30_fu_692[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_31_fu_696[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_32_fu_700[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_33_fu_704[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_34_fu_708[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_35_fu_712[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_36_fu_716[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_37_fu_720[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_38_fu_724[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_39_fu_728[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_3_fu_584[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_40_fu_732[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_41_fu_736[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_42_fu_740[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_43_fu_744[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_44_fu_748[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_45_fu_752[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_46_fu_756[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_47_fu_760[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_48_fu_764[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_49_fu_768[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_4_fu_588[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_50_fu_772[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_51_fu_776[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_52_fu_780[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_53_fu_784[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_54_fu_788[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_55_fu_792[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_56_fu_796[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_57_fu_800[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_58_fu_804[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_59_fu_808[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_5_fu_592[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_60_fu_812[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_61_fu_816[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_62_fu_820[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_63_fu_824[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_64_fu_828[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_65_fu_832[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_66_fu_836[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_67_fu_840[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_68_fu_844[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_69_fu_848[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_6_fu_596[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_70_fu_852[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_71_fu_856[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_72_fu_860[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_73_fu_864[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_74_fu_868[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_75_fu_872[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_76_fu_876[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_77_fu_880[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_78_fu_884[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_79_fu_888[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_7_fu_600[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_80_fu_892[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_81_fu_896[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_82_fu_900[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_83_fu_904[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_84_fu_908[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_85_fu_912[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_86_fu_916[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_87_fu_920[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_88_fu_924[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_89_fu_928[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_8_fu_604[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_90_fu_932[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_91_fu_936[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_92_fu_940[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_93_fu_944[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_94_fu_948[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_95_fu_952[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_96_fu_956[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_97_fu_960[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_98_fu_964[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_99_fu_968[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_9_fu_608[0]_i_1_n_4\ : STD_LOGIC;
  signal \layer3_quant_fu_572[0]_i_1_n_4\ : STD_LOGIC;
  signal trunc_ln147_1_reg_4061 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal x_assign_2_reg_4085 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_layer3_quant_127_fu_1080_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_layer3_quant_127_fu_1080_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_layer3_quant_127_fu_1080_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_layer3_quant_127_fu_1080_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_predicate_pred1045_state3_i_1 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of ap_predicate_pred1189_state3_i_1 : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of ap_predicate_pred1333_state3_i_1 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of ap_predicate_pred1477_state3_i_1 : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of ap_predicate_pred1621_state3_i_1 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of ap_predicate_pred1765_state3_i_1 : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of ap_predicate_pred1774_state3_i_1 : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of ap_predicate_pred1783_state3_i_1 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of ap_predicate_pred1801_state3_i_1 : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of ap_predicate_pred1810_state3_i_1 : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of ap_predicate_pred1819_state3_i_1 : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of ap_predicate_pred1828_state3_i_1 : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of ap_predicate_pred1837_state3_i_1 : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of ap_predicate_pred1846_state3_i_1 : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of ap_predicate_pred1855_state3_i_1 : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of ap_predicate_pred1864_state3_i_1 : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of ap_predicate_pred1873_state3_i_1 : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of ap_predicate_pred1882_state3_i_1 : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of ap_predicate_pred1891_state3_i_1 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of ap_predicate_pred1900_state3_i_2 : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of ap_predicate_pred1909_state3_i_2 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of ap_predicate_pred901_state3_i_1 : label is "soft_lutpair380";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \layer3_quant_127_fu_1080_reg[0]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \layer3_quant_127_fu_1080_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \layer3_quant_127_fu_1080_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \layer3_quant_127_fu_1080_reg[0]_i_8\ : label is 11;
begin
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_100_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_100_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_101_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_101_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_102_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_102_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_103_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_103_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_104_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_104_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_105_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_105_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_106_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_106_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_107_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_107_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_108_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_108_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_109_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_109_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_10_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_10_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_110_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_110_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_111_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_111_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_112_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_112_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_113_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_113_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_114_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_114_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_115_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_115_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_116_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_116_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_117_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_117_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_118_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_118_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_119_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_119_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_11_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_11_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_120_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_120_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_121_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_121_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_122_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_122_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_123_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_123_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_124_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_124_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_125_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_125_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_126_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_126_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_127_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_127_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_12_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_12_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_13_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_13_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_14_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_14_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_15_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_15_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_16_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_16_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_17_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_17_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_18_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_18_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_19_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_19_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_1_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_1_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_20_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_20_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_21_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_21_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_22_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_22_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_23_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_23_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_24_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_24_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_25_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_25_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_26_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_26_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_27_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_27_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_28_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_28_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_29_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_29_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_2_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_2_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_30_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_30_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_31_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_31_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_32_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_32_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_33_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_33_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_34_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_34_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_35_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_35_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_36_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_36_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_37_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_37_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_38_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_38_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_39_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_39_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_3_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_3_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_40_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_40_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_41_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_41_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_42_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_42_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_43_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_43_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_44_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_44_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_45_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_45_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_46_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_46_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_47_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_47_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_48_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_48_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_49_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_49_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_4_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_4_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_50_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_50_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_51_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_51_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_52_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_52_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_53_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_53_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_54_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_54_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_55_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_55_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_56_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_56_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_57_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_57_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_58_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_58_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_59_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_59_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_5_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_5_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_60_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_60_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_61_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_61_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_62_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_62_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_63_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_63_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_64_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_64_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_65_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_65_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_66_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_66_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_67_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_67_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_68_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_68_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_69_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_69_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_6_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_6_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_70_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_70_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_71_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_71_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_72_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_72_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_73_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_73_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_74_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_74_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_75_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_75_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_76_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_76_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_77_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_77_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_78_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_78_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_79_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_79_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_7_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_7_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_80_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_80_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_81_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_81_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_82_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_82_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_83_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_83_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_84_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_84_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_85_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_85_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_86_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_86_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_87_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_87_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_88_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_88_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_89_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_89_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_8_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_8_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_90_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_90_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_91_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_91_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_92_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_92_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_93_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_93_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_94_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_94_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_95_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_95_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_96_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_96_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_97_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_97_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_98_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_98_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_99_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_99_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_9_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_9_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_out(0) <= \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_out\(0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_5680,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_predicate_pred1000_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred1000_state3,
      R => ap_predicate_pred1720_state3_i_1_n_4
    );
ap_predicate_pred1009_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred1009_state3,
      R => ap_predicate_pred1729_state3_i_1_n_4
    );
ap_predicate_pred1018_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred1018_state3,
      R => ap_predicate_pred1738_state3_i_1_n_4
    );
ap_predicate_pred1027_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred1027_state3,
      R => ap_predicate_pred1747_state3_i_1_n_4
    );
ap_predicate_pred1036_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred1036_state3,
      R => ap_predicate_pred1756_state3_i_1_n_4
    );
ap_predicate_pred1045_state3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(5),
      I1 => trunc_ln147_1_reg_4061(4),
      I2 => trunc_ln147_1_reg_4061(6),
      O => ap_predicate_pred1045_state3_i_1_n_4
    );
ap_predicate_pred1045_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred1045_state3,
      R => ap_predicate_pred1909_state3_i_1_n_4
    );
ap_predicate_pred1054_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1054_state3,
      R => ap_predicate_pred1630_state3_i_1_n_4
    );
ap_predicate_pred1063_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1063_state3,
      R => ap_predicate_pred1639_state3_i_1_n_4
    );
ap_predicate_pred1072_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1072_state3,
      R => ap_predicate_pred1648_state3_i_1_n_4
    );
ap_predicate_pred1081_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1081_state3,
      R => ap_predicate_pred1657_state3_i_1_n_4
    );
ap_predicate_pred1090_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1090_state3,
      R => ap_predicate_pred1666_state3_i_1_n_4
    );
ap_predicate_pred1099_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1099_state3,
      R => ap_predicate_pred1675_state3_i_1_n_4
    );
ap_predicate_pred1108_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1108_state3,
      R => ap_predicate_pred1684_state3_i_1_n_4
    );
ap_predicate_pred1117_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1117_state3,
      R => ap_predicate_pred1693_state3_i_1_n_4
    );
ap_predicate_pred1126_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1126_state3,
      R => ap_predicate_pred1702_state3_i_1_n_4
    );
ap_predicate_pred1135_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1135_state3,
      R => ap_predicate_pred1711_state3_i_1_n_4
    );
ap_predicate_pred1144_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1144_state3,
      R => ap_predicate_pred1720_state3_i_1_n_4
    );
ap_predicate_pred1153_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1153_state3,
      R => ap_predicate_pred1729_state3_i_1_n_4
    );
ap_predicate_pred1162_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1162_state3,
      R => ap_predicate_pred1738_state3_i_1_n_4
    );
ap_predicate_pred1171_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1171_state3,
      R => ap_predicate_pred1747_state3_i_1_n_4
    );
ap_predicate_pred1180_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1180_state3,
      R => ap_predicate_pred1756_state3_i_1_n_4
    );
ap_predicate_pred1189_state3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(4),
      I1 => trunc_ln147_1_reg_4061(5),
      I2 => trunc_ln147_1_reg_4061(6),
      O => ap_predicate_pred1189_state3_i_1_n_4
    );
ap_predicate_pred1189_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1189_state3_i_1_n_4,
      Q => ap_predicate_pred1189_state3,
      R => ap_predicate_pred1909_state3_i_1_n_4
    );
ap_predicate_pred1198_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1198_state3,
      R => ap_predicate_pred1630_state3_i_1_n_4
    );
ap_predicate_pred1207_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1207_state3,
      R => ap_predicate_pred1639_state3_i_1_n_4
    );
ap_predicate_pred1216_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1216_state3,
      R => ap_predicate_pred1648_state3_i_1_n_4
    );
ap_predicate_pred1225_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1225_state3,
      R => ap_predicate_pred1657_state3_i_1_n_4
    );
ap_predicate_pred1234_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1234_state3,
      R => ap_predicate_pred1666_state3_i_1_n_4
    );
ap_predicate_pred1243_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1243_state3,
      R => ap_predicate_pred1675_state3_i_1_n_4
    );
ap_predicate_pred1252_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1252_state3,
      R => ap_predicate_pred1684_state3_i_1_n_4
    );
ap_predicate_pred1261_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1261_state3,
      R => ap_predicate_pred1693_state3_i_1_n_4
    );
ap_predicate_pred1270_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1270_state3,
      R => ap_predicate_pred1702_state3_i_1_n_4
    );
ap_predicate_pred1279_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1279_state3,
      R => ap_predicate_pred1711_state3_i_1_n_4
    );
ap_predicate_pred1288_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1288_state3,
      R => ap_predicate_pred1720_state3_i_1_n_4
    );
ap_predicate_pred1297_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1297_state3,
      R => ap_predicate_pred1729_state3_i_1_n_4
    );
ap_predicate_pred1306_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1306_state3,
      R => ap_predicate_pred1738_state3_i_1_n_4
    );
ap_predicate_pred1315_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1315_state3,
      R => ap_predicate_pred1747_state3_i_1_n_4
    );
ap_predicate_pred1324_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1324_state3,
      R => ap_predicate_pred1756_state3_i_1_n_4
    );
ap_predicate_pred1333_state3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(5),
      I1 => trunc_ln147_1_reg_4061(4),
      I2 => trunc_ln147_1_reg_4061(6),
      O => ap_predicate_pred1333_state3_i_1_n_4
    );
ap_predicate_pred1333_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1333_state3_i_1_n_4,
      Q => ap_predicate_pred1333_state3,
      R => ap_predicate_pred1909_state3_i_1_n_4
    );
ap_predicate_pred1342_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1342_state3,
      R => ap_predicate_pred1630_state3_i_1_n_4
    );
ap_predicate_pred1351_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1351_state3,
      R => ap_predicate_pred1639_state3_i_1_n_4
    );
ap_predicate_pred1360_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1360_state3,
      R => ap_predicate_pred1648_state3_i_1_n_4
    );
ap_predicate_pred1369_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1369_state3,
      R => ap_predicate_pred1657_state3_i_1_n_4
    );
ap_predicate_pred1378_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1378_state3,
      R => ap_predicate_pred1666_state3_i_1_n_4
    );
ap_predicate_pred1387_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1387_state3,
      R => ap_predicate_pred1675_state3_i_1_n_4
    );
ap_predicate_pred1396_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1396_state3,
      R => ap_predicate_pred1684_state3_i_1_n_4
    );
ap_predicate_pred1405_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1405_state3,
      R => ap_predicate_pred1693_state3_i_1_n_4
    );
ap_predicate_pred1414_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1414_state3,
      R => ap_predicate_pred1702_state3_i_1_n_4
    );
ap_predicate_pred1423_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1423_state3,
      R => ap_predicate_pred1711_state3_i_1_n_4
    );
ap_predicate_pred1432_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1432_state3,
      R => ap_predicate_pred1720_state3_i_1_n_4
    );
ap_predicate_pred1441_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1441_state3,
      R => ap_predicate_pred1729_state3_i_1_n_4
    );
ap_predicate_pred1450_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1450_state3,
      R => ap_predicate_pred1738_state3_i_1_n_4
    );
ap_predicate_pred1459_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1459_state3,
      R => ap_predicate_pred1747_state3_i_1_n_4
    );
ap_predicate_pred1468_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1468_state3,
      R => ap_predicate_pred1756_state3_i_1_n_4
    );
ap_predicate_pred1477_state3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(5),
      I1 => trunc_ln147_1_reg_4061(4),
      I2 => trunc_ln147_1_reg_4061(6),
      O => ap_predicate_pred1477_state3_i_1_n_4
    );
ap_predicate_pred1477_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1477_state3_i_1_n_4,
      Q => ap_predicate_pred1477_state3,
      R => ap_predicate_pred1909_state3_i_1_n_4
    );
ap_predicate_pred1486_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1486_state3,
      R => ap_predicate_pred1630_state3_i_1_n_4
    );
ap_predicate_pred1495_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1495_state3,
      R => ap_predicate_pred1639_state3_i_1_n_4
    );
ap_predicate_pred1504_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1504_state3,
      R => ap_predicate_pred1648_state3_i_1_n_4
    );
ap_predicate_pred1513_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1513_state3,
      R => ap_predicate_pred1657_state3_i_1_n_4
    );
ap_predicate_pred1522_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1522_state3,
      R => ap_predicate_pred1666_state3_i_1_n_4
    );
ap_predicate_pred1531_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1531_state3,
      R => ap_predicate_pred1675_state3_i_1_n_4
    );
ap_predicate_pred1540_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1540_state3,
      R => ap_predicate_pred1684_state3_i_1_n_4
    );
ap_predicate_pred1549_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1549_state3,
      R => ap_predicate_pred1693_state3_i_1_n_4
    );
ap_predicate_pred1558_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1558_state3,
      R => ap_predicate_pred1702_state3_i_1_n_4
    );
ap_predicate_pred1567_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1567_state3,
      R => ap_predicate_pred1711_state3_i_1_n_4
    );
ap_predicate_pred1576_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1576_state3,
      R => ap_predicate_pred1720_state3_i_1_n_4
    );
ap_predicate_pred1585_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1585_state3,
      R => ap_predicate_pred1729_state3_i_1_n_4
    );
ap_predicate_pred1594_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1594_state3,
      R => ap_predicate_pred1738_state3_i_1_n_4
    );
ap_predicate_pred1603_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1603_state3,
      R => ap_predicate_pred1747_state3_i_1_n_4
    );
ap_predicate_pred1612_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1612_state3,
      R => ap_predicate_pred1756_state3_i_1_n_4
    );
ap_predicate_pred1621_state3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(5),
      I1 => trunc_ln147_1_reg_4061(4),
      I2 => trunc_ln147_1_reg_4061(6),
      O => ap_predicate_pred1621_state3_i_1_n_4
    );
ap_predicate_pred1621_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1621_state3_i_1_n_4,
      Q => ap_predicate_pred1621_state3,
      R => ap_predicate_pred1909_state3_i_1_n_4
    );
ap_predicate_pred1630_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(0),
      I1 => trunc_ln147_1_reg_4061(1),
      I2 => trunc_ln147_1_reg_4061(2),
      I3 => trunc_ln147_1_reg_4061(3),
      O => ap_predicate_pred1630_state3_i_1_n_4
    );
ap_predicate_pred1630_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1630_state3,
      R => ap_predicate_pred1630_state3_i_1_n_4
    );
ap_predicate_pred1639_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(0),
      I1 => trunc_ln147_1_reg_4061(1),
      I2 => trunc_ln147_1_reg_4061(2),
      I3 => trunc_ln147_1_reg_4061(3),
      O => ap_predicate_pred1639_state3_i_1_n_4
    );
ap_predicate_pred1639_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1639_state3,
      R => ap_predicate_pred1639_state3_i_1_n_4
    );
ap_predicate_pred1648_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(1),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(2),
      I3 => trunc_ln147_1_reg_4061(3),
      O => ap_predicate_pred1648_state3_i_1_n_4
    );
ap_predicate_pred1648_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1648_state3,
      R => ap_predicate_pred1648_state3_i_1_n_4
    );
ap_predicate_pred1657_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(0),
      I1 => trunc_ln147_1_reg_4061(1),
      I2 => trunc_ln147_1_reg_4061(2),
      I3 => trunc_ln147_1_reg_4061(3),
      O => ap_predicate_pred1657_state3_i_1_n_4
    );
ap_predicate_pred1657_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1657_state3,
      R => ap_predicate_pred1657_state3_i_1_n_4
    );
ap_predicate_pred1666_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(0),
      I1 => trunc_ln147_1_reg_4061(1),
      I2 => trunc_ln147_1_reg_4061(2),
      I3 => trunc_ln147_1_reg_4061(3),
      O => ap_predicate_pred1666_state3_i_1_n_4
    );
ap_predicate_pred1666_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1666_state3,
      R => ap_predicate_pred1666_state3_i_1_n_4
    );
ap_predicate_pred1675_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(0),
      I1 => trunc_ln147_1_reg_4061(1),
      I2 => trunc_ln147_1_reg_4061(2),
      I3 => trunc_ln147_1_reg_4061(3),
      O => ap_predicate_pred1675_state3_i_1_n_4
    );
ap_predicate_pred1675_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1675_state3,
      R => ap_predicate_pred1675_state3_i_1_n_4
    );
ap_predicate_pred1684_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(1),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(2),
      I3 => trunc_ln147_1_reg_4061(3),
      O => ap_predicate_pred1684_state3_i_1_n_4
    );
ap_predicate_pred1684_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1684_state3,
      R => ap_predicate_pred1684_state3_i_1_n_4
    );
ap_predicate_pred1693_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(0),
      I1 => trunc_ln147_1_reg_4061(1),
      I2 => trunc_ln147_1_reg_4061(2),
      I3 => trunc_ln147_1_reg_4061(3),
      O => ap_predicate_pred1693_state3_i_1_n_4
    );
ap_predicate_pred1693_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1693_state3,
      R => ap_predicate_pred1693_state3_i_1_n_4
    );
ap_predicate_pred1702_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(0),
      I1 => trunc_ln147_1_reg_4061(1),
      I2 => trunc_ln147_1_reg_4061(3),
      I3 => trunc_ln147_1_reg_4061(2),
      O => ap_predicate_pred1702_state3_i_1_n_4
    );
ap_predicate_pred1702_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1702_state3,
      R => ap_predicate_pred1702_state3_i_1_n_4
    );
ap_predicate_pred1711_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(0),
      I1 => trunc_ln147_1_reg_4061(1),
      I2 => trunc_ln147_1_reg_4061(3),
      I3 => trunc_ln147_1_reg_4061(2),
      O => ap_predicate_pred1711_state3_i_1_n_4
    );
ap_predicate_pred1711_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1711_state3,
      R => ap_predicate_pred1711_state3_i_1_n_4
    );
ap_predicate_pred1720_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(1),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(3),
      I3 => trunc_ln147_1_reg_4061(2),
      O => ap_predicate_pred1720_state3_i_1_n_4
    );
ap_predicate_pred1720_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1720_state3,
      R => ap_predicate_pred1720_state3_i_1_n_4
    );
ap_predicate_pred1729_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(0),
      I1 => trunc_ln147_1_reg_4061(1),
      I2 => trunc_ln147_1_reg_4061(3),
      I3 => trunc_ln147_1_reg_4061(2),
      O => ap_predicate_pred1729_state3_i_1_n_4
    );
ap_predicate_pred1729_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1729_state3,
      R => ap_predicate_pred1729_state3_i_1_n_4
    );
ap_predicate_pred1738_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(0),
      I1 => trunc_ln147_1_reg_4061(1),
      I2 => trunc_ln147_1_reg_4061(2),
      I3 => trunc_ln147_1_reg_4061(3),
      O => ap_predicate_pred1738_state3_i_1_n_4
    );
ap_predicate_pred1738_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1738_state3,
      R => ap_predicate_pred1738_state3_i_1_n_4
    );
ap_predicate_pred1747_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(0),
      I1 => trunc_ln147_1_reg_4061(1),
      I2 => trunc_ln147_1_reg_4061(2),
      I3 => trunc_ln147_1_reg_4061(3),
      O => ap_predicate_pred1747_state3_i_1_n_4
    );
ap_predicate_pred1747_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1747_state3,
      R => ap_predicate_pred1747_state3_i_1_n_4
    );
ap_predicate_pred1756_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(1),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(2),
      I3 => trunc_ln147_1_reg_4061(3),
      O => ap_predicate_pred1756_state3_i_1_n_4
    );
ap_predicate_pred1756_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1756_state3,
      R => ap_predicate_pred1756_state3_i_1_n_4
    );
ap_predicate_pred1765_state3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(4),
      I1 => trunc_ln147_1_reg_4061(5),
      I2 => trunc_ln147_1_reg_4061(6),
      O => ap_predicate_pred1765_state3_i_1_n_4
    );
ap_predicate_pred1765_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1765_state3_i_1_n_4,
      Q => ap_predicate_pred1765_state3,
      R => ap_predicate_pred1909_state3_i_1_n_4
    );
ap_predicate_pred1774_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(3),
      I1 => trunc_ln147_1_reg_4061(2),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => trunc_ln147_1_reg_4061(0),
      O => ap_predicate_pred1774_state3_i_1_n_4
    );
ap_predicate_pred1774_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1774_state3_i_1_n_4,
      Q => ap_predicate_pred1774_state3,
      R => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1783_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(3),
      I1 => trunc_ln147_1_reg_4061(2),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => trunc_ln147_1_reg_4061(0),
      O => ap_predicate_pred1783_state3_i_1_n_4
    );
ap_predicate_pred1783_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1783_state3_i_1_n_4,
      Q => ap_predicate_pred1783_state3,
      R => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1792_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(3),
      I1 => trunc_ln147_1_reg_4061(2),
      I2 => trunc_ln147_1_reg_4061(0),
      I3 => trunc_ln147_1_reg_4061(1),
      O => ap_predicate_pred1792_state3_i_1_n_4
    );
ap_predicate_pred1792_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1792_state3_i_1_n_4,
      Q => ap_predicate_pred1792_state3,
      R => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1801_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(3),
      I1 => trunc_ln147_1_reg_4061(2),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => trunc_ln147_1_reg_4061(0),
      O => ap_predicate_pred1801_state3_i_1_n_4
    );
ap_predicate_pred1801_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1801_state3_i_1_n_4,
      Q => ap_predicate_pred1801_state3,
      R => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1810_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(3),
      I1 => trunc_ln147_1_reg_4061(2),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => trunc_ln147_1_reg_4061(0),
      O => ap_predicate_pred1810_state3_i_1_n_4
    );
ap_predicate_pred1810_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1810_state3_i_1_n_4,
      Q => ap_predicate_pred1810_state3,
      R => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1819_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(3),
      I1 => trunc_ln147_1_reg_4061(2),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => trunc_ln147_1_reg_4061(0),
      O => ap_predicate_pred1819_state3_i_1_n_4
    );
ap_predicate_pred1819_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1819_state3_i_1_n_4,
      Q => ap_predicate_pred1819_state3,
      R => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1828_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(3),
      I1 => trunc_ln147_1_reg_4061(2),
      I2 => trunc_ln147_1_reg_4061(0),
      I3 => trunc_ln147_1_reg_4061(1),
      O => ap_predicate_pred1828_state3_i_1_n_4
    );
ap_predicate_pred1828_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1828_state3_i_1_n_4,
      Q => ap_predicate_pred1828_state3,
      R => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1837_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(3),
      I1 => trunc_ln147_1_reg_4061(2),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => trunc_ln147_1_reg_4061(0),
      O => ap_predicate_pred1837_state3_i_1_n_4
    );
ap_predicate_pred1837_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1837_state3_i_1_n_4,
      Q => ap_predicate_pred1837_state3,
      R => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1846_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(2),
      I1 => trunc_ln147_1_reg_4061(3),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => trunc_ln147_1_reg_4061(0),
      O => ap_predicate_pred1846_state3_i_1_n_4
    );
ap_predicate_pred1846_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1846_state3_i_1_n_4,
      Q => ap_predicate_pred1846_state3,
      R => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1855_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(2),
      I1 => trunc_ln147_1_reg_4061(3),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => trunc_ln147_1_reg_4061(0),
      O => ap_predicate_pred1855_state3_i_1_n_4
    );
ap_predicate_pred1855_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1855_state3_i_1_n_4,
      Q => ap_predicate_pred1855_state3,
      R => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1864_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(2),
      I1 => trunc_ln147_1_reg_4061(3),
      I2 => trunc_ln147_1_reg_4061(0),
      I3 => trunc_ln147_1_reg_4061(1),
      O => ap_predicate_pred1864_state3_i_1_n_4
    );
ap_predicate_pred1864_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1864_state3_i_1_n_4,
      Q => ap_predicate_pred1864_state3,
      R => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1873_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(2),
      I1 => trunc_ln147_1_reg_4061(3),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => trunc_ln147_1_reg_4061(0),
      O => ap_predicate_pred1873_state3_i_1_n_4
    );
ap_predicate_pred1873_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1873_state3_i_1_n_4,
      Q => ap_predicate_pred1873_state3,
      R => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1882_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(3),
      I1 => trunc_ln147_1_reg_4061(2),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => trunc_ln147_1_reg_4061(0),
      O => ap_predicate_pred1882_state3_i_1_n_4
    );
ap_predicate_pred1882_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1882_state3_i_1_n_4,
      Q => ap_predicate_pred1882_state3,
      R => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1891_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(3),
      I1 => trunc_ln147_1_reg_4061(2),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => trunc_ln147_1_reg_4061(0),
      O => ap_predicate_pred1891_state3_i_1_n_4
    );
ap_predicate_pred1891_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1891_state3_i_1_n_4,
      Q => ap_predicate_pred1891_state3,
      R => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1900_state3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(6),
      I1 => trunc_ln147_1_reg_4061(4),
      I2 => trunc_ln147_1_reg_4061(5),
      O => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1900_state3_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(3),
      I1 => trunc_ln147_1_reg_4061(2),
      I2 => trunc_ln147_1_reg_4061(0),
      I3 => trunc_ln147_1_reg_4061(1),
      O => ap_predicate_pred1900_state3_i_2_n_4
    );
ap_predicate_pred1900_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1900_state3_i_2_n_4,
      Q => ap_predicate_pred1900_state3,
      R => ap_predicate_pred1900_state3_i_1_n_4
    );
ap_predicate_pred1909_state3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(3),
      I1 => trunc_ln147_1_reg_4061(2),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => trunc_ln147_1_reg_4061(0),
      O => ap_predicate_pred1909_state3_i_1_n_4
    );
ap_predicate_pred1909_state3_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(5),
      I1 => trunc_ln147_1_reg_4061(4),
      I2 => trunc_ln147_1_reg_4061(6),
      O => ap_predicate_pred1909_state3_i_2_n_4
    );
ap_predicate_pred1909_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1909_state3_i_2_n_4,
      Q => ap_predicate_pred1909_state3,
      R => ap_predicate_pred1909_state3_i_1_n_4
    );
ap_predicate_pred760_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred760_state3,
      R => ap_predicate_pred1630_state3_i_1_n_4
    );
ap_predicate_pred775_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred775_state3,
      R => ap_predicate_pred1639_state3_i_1_n_4
    );
ap_predicate_pred784_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred784_state3,
      R => ap_predicate_pred1648_state3_i_1_n_4
    );
ap_predicate_pred793_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred793_state3,
      R => ap_predicate_pred1657_state3_i_1_n_4
    );
ap_predicate_pred802_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred802_state3,
      R => ap_predicate_pred1666_state3_i_1_n_4
    );
ap_predicate_pred811_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred811_state3,
      R => ap_predicate_pred1675_state3_i_1_n_4
    );
ap_predicate_pred820_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred820_state3,
      R => ap_predicate_pred1684_state3_i_1_n_4
    );
ap_predicate_pred829_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred829_state3,
      R => ap_predicate_pred1693_state3_i_1_n_4
    );
ap_predicate_pred838_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred838_state3,
      R => ap_predicate_pred1702_state3_i_1_n_4
    );
ap_predicate_pred847_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred847_state3,
      R => ap_predicate_pred1711_state3_i_1_n_4
    );
ap_predicate_pred856_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred856_state3,
      R => ap_predicate_pred1720_state3_i_1_n_4
    );
ap_predicate_pred865_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred865_state3,
      R => ap_predicate_pred1729_state3_i_1_n_4
    );
ap_predicate_pred874_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred874_state3,
      R => ap_predicate_pred1738_state3_i_1_n_4
    );
ap_predicate_pred883_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred883_state3,
      R => ap_predicate_pred1747_state3_i_1_n_4
    );
ap_predicate_pred892_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred892_state3,
      R => ap_predicate_pred1756_state3_i_1_n_4
    );
ap_predicate_pred901_state3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln147_1_reg_4061(5),
      I1 => trunc_ln147_1_reg_4061(4),
      I2 => trunc_ln147_1_reg_4061(6),
      O => ap_predicate_pred901_state3_i_1_n_4
    );
ap_predicate_pred901_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred901_state3_i_1_n_4,
      Q => ap_predicate_pred901_state3,
      R => ap_predicate_pred1909_state3_i_1_n_4
    );
ap_predicate_pred910_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred910_state3,
      R => ap_predicate_pred1630_state3_i_1_n_4
    );
ap_predicate_pred919_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred919_state3,
      R => ap_predicate_pred1639_state3_i_1_n_4
    );
ap_predicate_pred928_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred928_state3,
      R => ap_predicate_pred1648_state3_i_1_n_4
    );
ap_predicate_pred937_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred937_state3,
      R => ap_predicate_pred1657_state3_i_1_n_4
    );
ap_predicate_pred946_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred946_state3,
      R => ap_predicate_pred1666_state3_i_1_n_4
    );
ap_predicate_pred955_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred955_state3,
      R => ap_predicate_pred1675_state3_i_1_n_4
    );
ap_predicate_pred964_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred964_state3,
      R => ap_predicate_pred1684_state3_i_1_n_4
    );
ap_predicate_pred973_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred973_state3,
      R => ap_predicate_pred1693_state3_i_1_n_4
    );
ap_predicate_pred982_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred982_state3,
      R => ap_predicate_pred1702_state3_i_1_n_4
    );
ap_predicate_pred991_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1045_state3_i_1_n_4,
      Q => ap_predicate_pred991_state3,
      R => ap_predicate_pred1711_state3_i_1_n_4
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7
     port map (
      ADDRARDADDR(4 downto 0) => ADDRARDADDR(4 downto 0),
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => i_fu_5680,
      Q(7) => \i_fu_568_reg_n_4_[7]\,
      Q(6) => \i_fu_568_reg_n_4_[6]\,
      Q(5) => \i_fu_568_reg_n_4_[5]\,
      Q(4) => \i_fu_568_reg_n_4_[4]\,
      Q(3) => \i_fu_568_reg_n_4_[3]\,
      Q(2) => \i_fu_568_reg_n_4_[2]\,
      Q(1) => \i_fu_568_reg_n_4_[1]\,
      Q(0) => \i_fu_568_reg_n_4_[0]\,
      S(0) => \i_fu_568[7]_i_15_n_4\,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_22,
      \ap_CS_fsm_reg[33]\ => \ap_CS_fsm_reg[33]\,
      \ap_CS_fsm_reg[35]\(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg(2) => \i_fu_568[7]_i_7_n_4\,
      ap_loop_exit_ready_pp0_iter1_reg_reg(1) => \i_fu_568[7]_i_8_n_4\,
      ap_loop_exit_ready_pp0_iter1_reg_reg(0) => \i_fu_568[7]_i_9_n_4\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_i_3(1 downto 0) => ap_sig_allocacmp_i_3(1 downto 0),
      colsW2_read_reg_14068(31 downto 0) => colsW2_read_reg_14068(31 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(4 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(4 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_ready,
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0(4 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0(4 downto 0),
      \i_fu_568_reg[7]\(7 downto 3) => add_ln147_fu_2056_p2(7 downto 3),
      \i_fu_568_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_18,
      \i_fu_568_reg[7]\(1 downto 0) => add_ln147_fu_2056_p2(1 downto 0),
      \i_fu_568_reg[7]_i_4_0\(3) => \i_fu_568[7]_i_11_n_4\,
      \i_fu_568_reg[7]_i_4_0\(2) => \i_fu_568[7]_i_12_n_4\,
      \i_fu_568_reg[7]_i_4_0\(1) => \i_fu_568[7]_i_13_n_4\,
      \i_fu_568_reg[7]_i_4_0\(0) => \i_fu_568[7]_i_14_n_4\,
      zext_ln51_3_reg_14985(4 downto 0) => zext_ln51_3_reg_14985(4 downto 0)
    );
\i_fu_568[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => colsW2_read_reg_14068(22),
      I1 => colsW2_read_reg_14068(21),
      I2 => colsW2_read_reg_14068(23),
      O => \i_fu_568[7]_i_11_n_4\
    );
\i_fu_568[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => colsW2_read_reg_14068(19),
      I1 => colsW2_read_reg_14068(18),
      I2 => colsW2_read_reg_14068(20),
      O => \i_fu_568[7]_i_12_n_4\
    );
\i_fu_568[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => colsW2_read_reg_14068(16),
      I1 => colsW2_read_reg_14068(15),
      I2 => colsW2_read_reg_14068(17),
      O => \i_fu_568[7]_i_13_n_4\
    );
\i_fu_568[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => colsW2_read_reg_14068(13),
      I1 => colsW2_read_reg_14068(12),
      I2 => colsW2_read_reg_14068(14),
      O => \i_fu_568[7]_i_14_n_4\
    );
\i_fu_568[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => colsW2_read_reg_14068(10),
      I1 => colsW2_read_reg_14068(9),
      I2 => colsW2_read_reg_14068(11),
      O => \i_fu_568[7]_i_15_n_4\
    );
\i_fu_568[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(30),
      O => \i_fu_568[7]_i_7_n_4\
    );
\i_fu_568[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => colsW2_read_reg_14068(28),
      I1 => colsW2_read_reg_14068(27),
      I2 => colsW2_read_reg_14068(29),
      O => \i_fu_568[7]_i_8_n_4\
    );
\i_fu_568[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => colsW2_read_reg_14068(25),
      I1 => colsW2_read_reg_14068(24),
      I2 => colsW2_read_reg_14068(26),
      O => \i_fu_568[7]_i_9_n_4\
    );
\i_fu_568_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_5680,
      D => add_ln147_fu_2056_p2(0),
      Q => \i_fu_568_reg_n_4_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\i_fu_568_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_5680,
      D => add_ln147_fu_2056_p2(1),
      Q => \i_fu_568_reg_n_4_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\i_fu_568_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_5680,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \i_fu_568_reg_n_4_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\i_fu_568_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_5680,
      D => add_ln147_fu_2056_p2(3),
      Q => \i_fu_568_reg_n_4_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\i_fu_568_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_5680,
      D => add_ln147_fu_2056_p2(4),
      Q => \i_fu_568_reg_n_4_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\i_fu_568_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_5680,
      D => add_ln147_fu_2056_p2(5),
      Q => \i_fu_568_reg_n_4_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\i_fu_568_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_5680,
      D => add_ln147_fu_2056_p2(6),
      Q => \i_fu_568_reg_n_4_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\i_fu_568_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_5680,
      D => add_ln147_fu_2056_p2(7),
      Q => \i_fu_568_reg_n_4_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\layer3_quant_100_fu_972[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1666_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_100_out\(0),
      O => \layer3_quant_100_fu_972[0]_i_1_n_4\
    );
\layer3_quant_100_fu_972_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_100_fu_972[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_100_out\(0),
      R => '0'
    );
\layer3_quant_101_fu_976[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1675_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_101_out\(0),
      O => \layer3_quant_101_fu_976[0]_i_1_n_4\
    );
\layer3_quant_101_fu_976_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_101_fu_976[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_101_out\(0),
      R => '0'
    );
\layer3_quant_102_fu_980[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1684_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_102_out\(0),
      O => \layer3_quant_102_fu_980[0]_i_1_n_4\
    );
\layer3_quant_102_fu_980_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_102_fu_980[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_102_out\(0),
      R => '0'
    );
\layer3_quant_103_fu_984[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1693_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_103_out\(0),
      O => \layer3_quant_103_fu_984[0]_i_1_n_4\
    );
\layer3_quant_103_fu_984_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_103_fu_984[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_103_out\(0),
      R => '0'
    );
\layer3_quant_104_fu_988[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1702_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_104_out\(0),
      O => \layer3_quant_104_fu_988[0]_i_1_n_4\
    );
\layer3_quant_104_fu_988_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_104_fu_988[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_104_out\(0),
      R => '0'
    );
\layer3_quant_105_fu_992[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1711_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_105_out\(0),
      O => \layer3_quant_105_fu_992[0]_i_1_n_4\
    );
\layer3_quant_105_fu_992_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_105_fu_992[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_105_out\(0),
      R => '0'
    );
\layer3_quant_106_fu_996[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1720_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_106_out\(0),
      O => \layer3_quant_106_fu_996[0]_i_1_n_4\
    );
\layer3_quant_106_fu_996_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_106_fu_996[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_106_out\(0),
      R => '0'
    );
\layer3_quant_107_fu_1000[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1729_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_107_out\(0),
      O => \layer3_quant_107_fu_1000[0]_i_1_n_4\
    );
\layer3_quant_107_fu_1000_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_107_fu_1000[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_107_out\(0),
      R => '0'
    );
\layer3_quant_108_fu_1004[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1738_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_108_out\(0),
      O => \layer3_quant_108_fu_1004[0]_i_1_n_4\
    );
\layer3_quant_108_fu_1004_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_108_fu_1004[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_108_out\(0),
      R => '0'
    );
\layer3_quant_109_fu_1008[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1747_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_109_out\(0),
      O => \layer3_quant_109_fu_1008[0]_i_1_n_4\
    );
\layer3_quant_109_fu_1008_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_109_fu_1008[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_109_out\(0),
      R => '0'
    );
\layer3_quant_10_fu_612[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred856_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_10_out\(0),
      O => \layer3_quant_10_fu_612[0]_i_1_n_4\
    );
\layer3_quant_10_fu_612_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_10_fu_612[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_10_out\(0),
      R => '0'
    );
\layer3_quant_110_fu_1012[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1756_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_110_out\(0),
      O => \layer3_quant_110_fu_1012[0]_i_1_n_4\
    );
\layer3_quant_110_fu_1012_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_110_fu_1012[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_110_out\(0),
      R => '0'
    );
\layer3_quant_111_fu_1016[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1765_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_111_out\(0),
      O => \layer3_quant_111_fu_1016[0]_i_1_n_4\
    );
\layer3_quant_111_fu_1016_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_111_fu_1016[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_111_out\(0),
      R => '0'
    );
\layer3_quant_112_fu_1020[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1774_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_112_out\(0),
      O => \layer3_quant_112_fu_1020[0]_i_1_n_4\
    );
\layer3_quant_112_fu_1020_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_112_fu_1020[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_112_out\(0),
      R => '0'
    );
\layer3_quant_113_fu_1024[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1783_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_113_out\(0),
      O => \layer3_quant_113_fu_1024[0]_i_1_n_4\
    );
\layer3_quant_113_fu_1024_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_113_fu_1024[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_113_out\(0),
      R => '0'
    );
\layer3_quant_114_fu_1028[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1792_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_114_out\(0),
      O => \layer3_quant_114_fu_1028[0]_i_1_n_4\
    );
\layer3_quant_114_fu_1028_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_114_fu_1028[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_114_out\(0),
      R => '0'
    );
\layer3_quant_115_fu_1032[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1801_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_115_out\(0),
      O => \layer3_quant_115_fu_1032[0]_i_1_n_4\
    );
\layer3_quant_115_fu_1032_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_115_fu_1032[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_115_out\(0),
      R => '0'
    );
\layer3_quant_116_fu_1036[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1810_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_116_out\(0),
      O => \layer3_quant_116_fu_1036[0]_i_1_n_4\
    );
\layer3_quant_116_fu_1036_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_116_fu_1036[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_116_out\(0),
      R => '0'
    );
\layer3_quant_117_fu_1040[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1819_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_117_out\(0),
      O => \layer3_quant_117_fu_1040[0]_i_1_n_4\
    );
\layer3_quant_117_fu_1040_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_117_fu_1040[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_117_out\(0),
      R => '0'
    );
\layer3_quant_118_fu_1044[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1828_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_118_out\(0),
      O => \layer3_quant_118_fu_1044[0]_i_1_n_4\
    );
\layer3_quant_118_fu_1044_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_118_fu_1044[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_118_out\(0),
      R => '0'
    );
\layer3_quant_119_fu_1048[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1837_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_119_out\(0),
      O => \layer3_quant_119_fu_1048[0]_i_1_n_4\
    );
\layer3_quant_119_fu_1048_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_119_fu_1048[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_119_out\(0),
      R => '0'
    );
\layer3_quant_11_fu_616[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred865_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_11_out\(0),
      O => \layer3_quant_11_fu_616[0]_i_1_n_4\
    );
\layer3_quant_11_fu_616_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_11_fu_616[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_11_out\(0),
      R => '0'
    );
\layer3_quant_120_fu_1052[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1846_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_120_out\(0),
      O => \layer3_quant_120_fu_1052[0]_i_1_n_4\
    );
\layer3_quant_120_fu_1052_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_120_fu_1052[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_120_out\(0),
      R => '0'
    );
\layer3_quant_121_fu_1056[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1855_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_121_out\(0),
      O => \layer3_quant_121_fu_1056[0]_i_1_n_4\
    );
\layer3_quant_121_fu_1056_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_121_fu_1056[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_121_out\(0),
      R => '0'
    );
\layer3_quant_122_fu_1060[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1864_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_122_out\(0),
      O => \layer3_quant_122_fu_1060[0]_i_1_n_4\
    );
\layer3_quant_122_fu_1060_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_122_fu_1060[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_122_out\(0),
      R => '0'
    );
\layer3_quant_123_fu_1064[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1873_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_123_out\(0),
      O => \layer3_quant_123_fu_1064[0]_i_1_n_4\
    );
\layer3_quant_123_fu_1064_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_123_fu_1064[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_123_out\(0),
      R => '0'
    );
\layer3_quant_124_fu_1068[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1882_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_124_out\(0),
      O => \layer3_quant_124_fu_1068[0]_i_1_n_4\
    );
\layer3_quant_124_fu_1068_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_124_fu_1068[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_124_out\(0),
      R => '0'
    );
\layer3_quant_125_fu_1072[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1891_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_125_out\(0),
      O => \layer3_quant_125_fu_1072[0]_i_1_n_4\
    );
\layer3_quant_125_fu_1072_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_125_fu_1072[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_125_out\(0),
      R => '0'
    );
\layer3_quant_126_fu_1076[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1900_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_126_out\(0),
      O => \layer3_quant_126_fu_1076[0]_i_1_n_4\
    );
\layer3_quant_126_fu_1076_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_126_fu_1076[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_126_out\(0),
      R => '0'
    );
\layer3_quant_127_fu_1080[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1909_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_127_out\(0),
      O => \layer3_quant_127_fu_1080[0]_i_1_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(20),
      I1 => x_assign_2_reg_4085(21),
      O => \layer3_quant_127_fu_1080[0]_i_10_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(18),
      I1 => x_assign_2_reg_4085(19),
      O => \layer3_quant_127_fu_1080[0]_i_11_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(16),
      I1 => x_assign_2_reg_4085(17),
      O => \layer3_quant_127_fu_1080[0]_i_12_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(14),
      I1 => x_assign_2_reg_4085(15),
      O => \layer3_quant_127_fu_1080[0]_i_14_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(12),
      I1 => x_assign_2_reg_4085(13),
      O => \layer3_quant_127_fu_1080[0]_i_15_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(10),
      I1 => x_assign_2_reg_4085(11),
      O => \layer3_quant_127_fu_1080[0]_i_16_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(8),
      I1 => x_assign_2_reg_4085(9),
      O => \layer3_quant_127_fu_1080[0]_i_17_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(0),
      I1 => x_assign_2_reg_4085(1),
      O => \layer3_quant_127_fu_1080[0]_i_18_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(6),
      I1 => x_assign_2_reg_4085(7),
      O => \layer3_quant_127_fu_1080[0]_i_19_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(4),
      I1 => x_assign_2_reg_4085(5),
      O => \layer3_quant_127_fu_1080[0]_i_20_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(2),
      I1 => x_assign_2_reg_4085(3),
      O => \layer3_quant_127_fu_1080[0]_i_21_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_assign_2_reg_4085(0),
      I1 => x_assign_2_reg_4085(1),
      O => \layer3_quant_127_fu_1080[0]_i_22_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(30),
      I1 => x_assign_2_reg_4085(31),
      O => \layer3_quant_127_fu_1080[0]_i_4_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(28),
      I1 => x_assign_2_reg_4085(29),
      O => \layer3_quant_127_fu_1080[0]_i_5_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(26),
      I1 => x_assign_2_reg_4085(27),
      O => \layer3_quant_127_fu_1080[0]_i_6_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(24),
      I1 => x_assign_2_reg_4085(25),
      O => \layer3_quant_127_fu_1080[0]_i_7_n_4\
    );
\layer3_quant_127_fu_1080[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_assign_2_reg_4085(22),
      I1 => x_assign_2_reg_4085(23),
      O => \layer3_quant_127_fu_1080[0]_i_9_n_4\
    );
\layer3_quant_127_fu_1080_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_127_fu_1080[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_127_out\(0),
      R => '0'
    );
\layer3_quant_127_fu_1080_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \layer3_quant_127_fu_1080_reg[0]_i_13_n_4\,
      CO(2) => \layer3_quant_127_fu_1080_reg[0]_i_13_n_5\,
      CO(1) => \layer3_quant_127_fu_1080_reg[0]_i_13_n_6\,
      CO(0) => \layer3_quant_127_fu_1080_reg[0]_i_13_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \layer3_quant_127_fu_1080[0]_i_18_n_4\,
      O(3 downto 0) => \NLW_layer3_quant_127_fu_1080_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer3_quant_127_fu_1080[0]_i_19_n_4\,
      S(2) => \layer3_quant_127_fu_1080[0]_i_20_n_4\,
      S(1) => \layer3_quant_127_fu_1080[0]_i_21_n_4\,
      S(0) => \layer3_quant_127_fu_1080[0]_i_22_n_4\
    );
\layer3_quant_127_fu_1080_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \layer3_quant_127_fu_1080_reg[0]_i_3_n_4\,
      CO(3) => layer3_quant_128_fu_2116_p2,
      CO(2) => \layer3_quant_127_fu_1080_reg[0]_i_2_n_5\,
      CO(1) => \layer3_quant_127_fu_1080_reg[0]_i_2_n_6\,
      CO(0) => \layer3_quant_127_fu_1080_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => x_assign_2_reg_4085(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_layer3_quant_127_fu_1080_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer3_quant_127_fu_1080[0]_i_4_n_4\,
      S(2) => \layer3_quant_127_fu_1080[0]_i_5_n_4\,
      S(1) => \layer3_quant_127_fu_1080[0]_i_6_n_4\,
      S(0) => \layer3_quant_127_fu_1080[0]_i_7_n_4\
    );
\layer3_quant_127_fu_1080_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \layer3_quant_127_fu_1080_reg[0]_i_8_n_4\,
      CO(3) => \layer3_quant_127_fu_1080_reg[0]_i_3_n_4\,
      CO(2) => \layer3_quant_127_fu_1080_reg[0]_i_3_n_5\,
      CO(1) => \layer3_quant_127_fu_1080_reg[0]_i_3_n_6\,
      CO(0) => \layer3_quant_127_fu_1080_reg[0]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_layer3_quant_127_fu_1080_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer3_quant_127_fu_1080[0]_i_9_n_4\,
      S(2) => \layer3_quant_127_fu_1080[0]_i_10_n_4\,
      S(1) => \layer3_quant_127_fu_1080[0]_i_11_n_4\,
      S(0) => \layer3_quant_127_fu_1080[0]_i_12_n_4\
    );
\layer3_quant_127_fu_1080_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \layer3_quant_127_fu_1080_reg[0]_i_13_n_4\,
      CO(3) => \layer3_quant_127_fu_1080_reg[0]_i_8_n_4\,
      CO(2) => \layer3_quant_127_fu_1080_reg[0]_i_8_n_5\,
      CO(1) => \layer3_quant_127_fu_1080_reg[0]_i_8_n_6\,
      CO(0) => \layer3_quant_127_fu_1080_reg[0]_i_8_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_layer3_quant_127_fu_1080_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \layer3_quant_127_fu_1080[0]_i_14_n_4\,
      S(2) => \layer3_quant_127_fu_1080[0]_i_15_n_4\,
      S(1) => \layer3_quant_127_fu_1080[0]_i_16_n_4\,
      S(0) => \layer3_quant_127_fu_1080[0]_i_17_n_4\
    );
\layer3_quant_12_fu_620[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred874_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_12_out\(0),
      O => \layer3_quant_12_fu_620[0]_i_1_n_4\
    );
\layer3_quant_12_fu_620_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_12_fu_620[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_12_out\(0),
      R => '0'
    );
\layer3_quant_13_fu_624[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred883_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_13_out\(0),
      O => \layer3_quant_13_fu_624[0]_i_1_n_4\
    );
\layer3_quant_13_fu_624_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_13_fu_624[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_13_out\(0),
      R => '0'
    );
\layer3_quant_14_fu_628[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred892_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_14_out\(0),
      O => \layer3_quant_14_fu_628[0]_i_1_n_4\
    );
\layer3_quant_14_fu_628_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_14_fu_628[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_14_out\(0),
      R => '0'
    );
\layer3_quant_15_fu_632[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred901_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_15_out\(0),
      O => \layer3_quant_15_fu_632[0]_i_1_n_4\
    );
\layer3_quant_15_fu_632_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_15_fu_632[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_15_out\(0),
      R => '0'
    );
\layer3_quant_16_fu_636[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred910_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_16_out\(0),
      O => \layer3_quant_16_fu_636[0]_i_1_n_4\
    );
\layer3_quant_16_fu_636_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_16_fu_636[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_16_out\(0),
      R => '0'
    );
\layer3_quant_17_fu_640[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred919_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_17_out\(0),
      O => \layer3_quant_17_fu_640[0]_i_1_n_4\
    );
\layer3_quant_17_fu_640_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_17_fu_640[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_17_out\(0),
      R => '0'
    );
\layer3_quant_18_fu_644[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred928_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_18_out\(0),
      O => \layer3_quant_18_fu_644[0]_i_1_n_4\
    );
\layer3_quant_18_fu_644_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_18_fu_644[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_18_out\(0),
      R => '0'
    );
\layer3_quant_19_fu_648[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred937_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_19_out\(0),
      O => \layer3_quant_19_fu_648[0]_i_1_n_4\
    );
\layer3_quant_19_fu_648_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_19_fu_648[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_19_out\(0),
      R => '0'
    );
\layer3_quant_1_fu_576[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred775_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_1_out\(0),
      O => \layer3_quant_1_fu_576[0]_i_1_n_4\
    );
\layer3_quant_1_fu_576_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_1_fu_576[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_1_out\(0),
      R => '0'
    );
\layer3_quant_20_fu_652[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred946_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_20_out\(0),
      O => \layer3_quant_20_fu_652[0]_i_1_n_4\
    );
\layer3_quant_20_fu_652_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_20_fu_652[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_20_out\(0),
      R => '0'
    );
\layer3_quant_21_fu_656[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred955_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_21_out\(0),
      O => \layer3_quant_21_fu_656[0]_i_1_n_4\
    );
\layer3_quant_21_fu_656_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_21_fu_656[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_21_out\(0),
      R => '0'
    );
\layer3_quant_22_fu_660[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred964_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_22_out\(0),
      O => \layer3_quant_22_fu_660[0]_i_1_n_4\
    );
\layer3_quant_22_fu_660_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_22_fu_660[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_22_out\(0),
      R => '0'
    );
\layer3_quant_23_fu_664[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred973_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_23_out\(0),
      O => \layer3_quant_23_fu_664[0]_i_1_n_4\
    );
\layer3_quant_23_fu_664_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_23_fu_664[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_23_out\(0),
      R => '0'
    );
\layer3_quant_24_fu_668[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred982_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_24_out\(0),
      O => \layer3_quant_24_fu_668[0]_i_1_n_4\
    );
\layer3_quant_24_fu_668_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_24_fu_668[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_24_out\(0),
      R => '0'
    );
\layer3_quant_25_fu_672[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred991_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_25_out\(0),
      O => \layer3_quant_25_fu_672[0]_i_1_n_4\
    );
\layer3_quant_25_fu_672_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_25_fu_672[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_25_out\(0),
      R => '0'
    );
\layer3_quant_26_fu_676[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1000_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_26_out\(0),
      O => \layer3_quant_26_fu_676[0]_i_1_n_4\
    );
\layer3_quant_26_fu_676_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_26_fu_676[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_26_out\(0),
      R => '0'
    );
\layer3_quant_27_fu_680[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1009_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_27_out\(0),
      O => \layer3_quant_27_fu_680[0]_i_1_n_4\
    );
\layer3_quant_27_fu_680_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_27_fu_680[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_27_out\(0),
      R => '0'
    );
\layer3_quant_28_fu_684[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1018_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_28_out\(0),
      O => \layer3_quant_28_fu_684[0]_i_1_n_4\
    );
\layer3_quant_28_fu_684_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_28_fu_684[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_28_out\(0),
      R => '0'
    );
\layer3_quant_29_fu_688[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1027_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_29_out\(0),
      O => \layer3_quant_29_fu_688[0]_i_1_n_4\
    );
\layer3_quant_29_fu_688_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_29_fu_688[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_29_out\(0),
      R => '0'
    );
\layer3_quant_2_fu_580[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred784_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_2_out\(0),
      O => \layer3_quant_2_fu_580[0]_i_1_n_4\
    );
\layer3_quant_2_fu_580_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_2_fu_580[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_2_out\(0),
      R => '0'
    );
\layer3_quant_30_fu_692[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1036_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_30_out\(0),
      O => \layer3_quant_30_fu_692[0]_i_1_n_4\
    );
\layer3_quant_30_fu_692_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_30_fu_692[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_30_out\(0),
      R => '0'
    );
\layer3_quant_31_fu_696[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1045_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_31_out\(0),
      O => \layer3_quant_31_fu_696[0]_i_1_n_4\
    );
\layer3_quant_31_fu_696_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_31_fu_696[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_31_out\(0),
      R => '0'
    );
\layer3_quant_32_fu_700[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1054_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_32_out\(0),
      O => \layer3_quant_32_fu_700[0]_i_1_n_4\
    );
\layer3_quant_32_fu_700_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_32_fu_700[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_32_out\(0),
      R => '0'
    );
\layer3_quant_33_fu_704[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1063_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_33_out\(0),
      O => \layer3_quant_33_fu_704[0]_i_1_n_4\
    );
\layer3_quant_33_fu_704_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_33_fu_704[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_33_out\(0),
      R => '0'
    );
\layer3_quant_34_fu_708[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1072_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_34_out\(0),
      O => \layer3_quant_34_fu_708[0]_i_1_n_4\
    );
\layer3_quant_34_fu_708_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_34_fu_708[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_34_out\(0),
      R => '0'
    );
\layer3_quant_35_fu_712[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1081_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_35_out\(0),
      O => \layer3_quant_35_fu_712[0]_i_1_n_4\
    );
\layer3_quant_35_fu_712_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_35_fu_712[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_35_out\(0),
      R => '0'
    );
\layer3_quant_36_fu_716[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1090_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_36_out\(0),
      O => \layer3_quant_36_fu_716[0]_i_1_n_4\
    );
\layer3_quant_36_fu_716_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_36_fu_716[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_36_out\(0),
      R => '0'
    );
\layer3_quant_37_fu_720[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1099_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_37_out\(0),
      O => \layer3_quant_37_fu_720[0]_i_1_n_4\
    );
\layer3_quant_37_fu_720_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_37_fu_720[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_37_out\(0),
      R => '0'
    );
\layer3_quant_38_fu_724[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1108_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_38_out\(0),
      O => \layer3_quant_38_fu_724[0]_i_1_n_4\
    );
\layer3_quant_38_fu_724_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_38_fu_724[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_38_out\(0),
      R => '0'
    );
\layer3_quant_39_fu_728[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1117_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_39_out\(0),
      O => \layer3_quant_39_fu_728[0]_i_1_n_4\
    );
\layer3_quant_39_fu_728_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_39_fu_728[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_39_out\(0),
      R => '0'
    );
\layer3_quant_3_fu_584[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred793_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_3_out\(0),
      O => \layer3_quant_3_fu_584[0]_i_1_n_4\
    );
\layer3_quant_3_fu_584_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_3_fu_584[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_3_out\(0),
      R => '0'
    );
\layer3_quant_40_fu_732[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1126_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_40_out\(0),
      O => \layer3_quant_40_fu_732[0]_i_1_n_4\
    );
\layer3_quant_40_fu_732_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_40_fu_732[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_40_out\(0),
      R => '0'
    );
\layer3_quant_41_fu_736[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1135_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_41_out\(0),
      O => \layer3_quant_41_fu_736[0]_i_1_n_4\
    );
\layer3_quant_41_fu_736_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_41_fu_736[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_41_out\(0),
      R => '0'
    );
\layer3_quant_42_fu_740[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1144_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_42_out\(0),
      O => \layer3_quant_42_fu_740[0]_i_1_n_4\
    );
\layer3_quant_42_fu_740_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_42_fu_740[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_42_out\(0),
      R => '0'
    );
\layer3_quant_43_fu_744[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1153_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_43_out\(0),
      O => \layer3_quant_43_fu_744[0]_i_1_n_4\
    );
\layer3_quant_43_fu_744_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_43_fu_744[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_43_out\(0),
      R => '0'
    );
\layer3_quant_44_fu_748[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1162_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_44_out\(0),
      O => \layer3_quant_44_fu_748[0]_i_1_n_4\
    );
\layer3_quant_44_fu_748_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_44_fu_748[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_44_out\(0),
      R => '0'
    );
\layer3_quant_45_fu_752[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1171_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_45_out\(0),
      O => \layer3_quant_45_fu_752[0]_i_1_n_4\
    );
\layer3_quant_45_fu_752_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_45_fu_752[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_45_out\(0),
      R => '0'
    );
\layer3_quant_46_fu_756[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1180_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_46_out\(0),
      O => \layer3_quant_46_fu_756[0]_i_1_n_4\
    );
\layer3_quant_46_fu_756_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_46_fu_756[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_46_out\(0),
      R => '0'
    );
\layer3_quant_47_fu_760[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1189_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_47_out\(0),
      O => \layer3_quant_47_fu_760[0]_i_1_n_4\
    );
\layer3_quant_47_fu_760_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_47_fu_760[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_47_out\(0),
      R => '0'
    );
\layer3_quant_48_fu_764[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1198_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_48_out\(0),
      O => \layer3_quant_48_fu_764[0]_i_1_n_4\
    );
\layer3_quant_48_fu_764_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_48_fu_764[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_48_out\(0),
      R => '0'
    );
\layer3_quant_49_fu_768[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1207_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_49_out\(0),
      O => \layer3_quant_49_fu_768[0]_i_1_n_4\
    );
\layer3_quant_49_fu_768_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_49_fu_768[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_49_out\(0),
      R => '0'
    );
\layer3_quant_4_fu_588[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred802_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_4_out\(0),
      O => \layer3_quant_4_fu_588[0]_i_1_n_4\
    );
\layer3_quant_4_fu_588_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_4_fu_588[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_4_out\(0),
      R => '0'
    );
\layer3_quant_50_fu_772[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1216_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_50_out\(0),
      O => \layer3_quant_50_fu_772[0]_i_1_n_4\
    );
\layer3_quant_50_fu_772_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_50_fu_772[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_50_out\(0),
      R => '0'
    );
\layer3_quant_51_fu_776[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1225_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_51_out\(0),
      O => \layer3_quant_51_fu_776[0]_i_1_n_4\
    );
\layer3_quant_51_fu_776_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_51_fu_776[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_51_out\(0),
      R => '0'
    );
\layer3_quant_52_fu_780[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1234_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_52_out\(0),
      O => \layer3_quant_52_fu_780[0]_i_1_n_4\
    );
\layer3_quant_52_fu_780_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_52_fu_780[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_52_out\(0),
      R => '0'
    );
\layer3_quant_53_fu_784[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1243_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_53_out\(0),
      O => \layer3_quant_53_fu_784[0]_i_1_n_4\
    );
\layer3_quant_53_fu_784_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_53_fu_784[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_53_out\(0),
      R => '0'
    );
\layer3_quant_54_fu_788[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1252_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_54_out\(0),
      O => \layer3_quant_54_fu_788[0]_i_1_n_4\
    );
\layer3_quant_54_fu_788_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_54_fu_788[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_54_out\(0),
      R => '0'
    );
\layer3_quant_55_fu_792[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1261_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_55_out\(0),
      O => \layer3_quant_55_fu_792[0]_i_1_n_4\
    );
\layer3_quant_55_fu_792_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_55_fu_792[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_55_out\(0),
      R => '0'
    );
\layer3_quant_56_fu_796[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1270_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_56_out\(0),
      O => \layer3_quant_56_fu_796[0]_i_1_n_4\
    );
\layer3_quant_56_fu_796_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_56_fu_796[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_56_out\(0),
      R => '0'
    );
\layer3_quant_57_fu_800[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1279_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_57_out\(0),
      O => \layer3_quant_57_fu_800[0]_i_1_n_4\
    );
\layer3_quant_57_fu_800_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_57_fu_800[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_57_out\(0),
      R => '0'
    );
\layer3_quant_58_fu_804[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1288_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_58_out\(0),
      O => \layer3_quant_58_fu_804[0]_i_1_n_4\
    );
\layer3_quant_58_fu_804_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_58_fu_804[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_58_out\(0),
      R => '0'
    );
\layer3_quant_59_fu_808[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1297_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_59_out\(0),
      O => \layer3_quant_59_fu_808[0]_i_1_n_4\
    );
\layer3_quant_59_fu_808_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_59_fu_808[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_59_out\(0),
      R => '0'
    );
\layer3_quant_5_fu_592[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred811_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_5_out\(0),
      O => \layer3_quant_5_fu_592[0]_i_1_n_4\
    );
\layer3_quant_5_fu_592_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_5_fu_592[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_5_out\(0),
      R => '0'
    );
\layer3_quant_60_fu_812[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1306_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_60_out\(0),
      O => \layer3_quant_60_fu_812[0]_i_1_n_4\
    );
\layer3_quant_60_fu_812_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_60_fu_812[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_60_out\(0),
      R => '0'
    );
\layer3_quant_61_fu_816[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1315_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_61_out\(0),
      O => \layer3_quant_61_fu_816[0]_i_1_n_4\
    );
\layer3_quant_61_fu_816_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_61_fu_816[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_61_out\(0),
      R => '0'
    );
\layer3_quant_62_fu_820[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1324_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_62_out\(0),
      O => \layer3_quant_62_fu_820[0]_i_1_n_4\
    );
\layer3_quant_62_fu_820_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_62_fu_820[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_62_out\(0),
      R => '0'
    );
\layer3_quant_63_fu_824[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1333_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_63_out\(0),
      O => \layer3_quant_63_fu_824[0]_i_1_n_4\
    );
\layer3_quant_63_fu_824_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_63_fu_824[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_63_out\(0),
      R => '0'
    );
\layer3_quant_64_fu_828[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1342_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_64_out\(0),
      O => \layer3_quant_64_fu_828[0]_i_1_n_4\
    );
\layer3_quant_64_fu_828_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_64_fu_828[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_64_out\(0),
      R => '0'
    );
\layer3_quant_65_fu_832[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1351_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_65_out\(0),
      O => \layer3_quant_65_fu_832[0]_i_1_n_4\
    );
\layer3_quant_65_fu_832_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_65_fu_832[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_65_out\(0),
      R => '0'
    );
\layer3_quant_66_fu_836[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1360_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_66_out\(0),
      O => \layer3_quant_66_fu_836[0]_i_1_n_4\
    );
\layer3_quant_66_fu_836_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_66_fu_836[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_66_out\(0),
      R => '0'
    );
\layer3_quant_67_fu_840[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1369_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_67_out\(0),
      O => \layer3_quant_67_fu_840[0]_i_1_n_4\
    );
\layer3_quant_67_fu_840_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_67_fu_840[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_67_out\(0),
      R => '0'
    );
\layer3_quant_68_fu_844[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1378_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_68_out\(0),
      O => \layer3_quant_68_fu_844[0]_i_1_n_4\
    );
\layer3_quant_68_fu_844_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_68_fu_844[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_68_out\(0),
      R => '0'
    );
\layer3_quant_69_fu_848[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1387_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_69_out\(0),
      O => \layer3_quant_69_fu_848[0]_i_1_n_4\
    );
\layer3_quant_69_fu_848_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_69_fu_848[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_69_out\(0),
      R => '0'
    );
\layer3_quant_6_fu_596[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred820_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_6_out\(0),
      O => \layer3_quant_6_fu_596[0]_i_1_n_4\
    );
\layer3_quant_6_fu_596_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_6_fu_596[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_6_out\(0),
      R => '0'
    );
\layer3_quant_70_fu_852[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1396_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_70_out\(0),
      O => \layer3_quant_70_fu_852[0]_i_1_n_4\
    );
\layer3_quant_70_fu_852_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_70_fu_852[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_70_out\(0),
      R => '0'
    );
\layer3_quant_71_fu_856[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1405_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_71_out\(0),
      O => \layer3_quant_71_fu_856[0]_i_1_n_4\
    );
\layer3_quant_71_fu_856_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_71_fu_856[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_71_out\(0),
      R => '0'
    );
\layer3_quant_72_fu_860[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1414_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_72_out\(0),
      O => \layer3_quant_72_fu_860[0]_i_1_n_4\
    );
\layer3_quant_72_fu_860_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_72_fu_860[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_72_out\(0),
      R => '0'
    );
\layer3_quant_73_fu_864[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1423_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_73_out\(0),
      O => \layer3_quant_73_fu_864[0]_i_1_n_4\
    );
\layer3_quant_73_fu_864_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_73_fu_864[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_73_out\(0),
      R => '0'
    );
\layer3_quant_74_fu_868[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1432_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_74_out\(0),
      O => \layer3_quant_74_fu_868[0]_i_1_n_4\
    );
\layer3_quant_74_fu_868_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_74_fu_868[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_74_out\(0),
      R => '0'
    );
\layer3_quant_75_fu_872[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1441_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_75_out\(0),
      O => \layer3_quant_75_fu_872[0]_i_1_n_4\
    );
\layer3_quant_75_fu_872_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_75_fu_872[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_75_out\(0),
      R => '0'
    );
\layer3_quant_76_fu_876[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1450_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_76_out\(0),
      O => \layer3_quant_76_fu_876[0]_i_1_n_4\
    );
\layer3_quant_76_fu_876_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_76_fu_876[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_76_out\(0),
      R => '0'
    );
\layer3_quant_77_fu_880[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1459_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_77_out\(0),
      O => \layer3_quant_77_fu_880[0]_i_1_n_4\
    );
\layer3_quant_77_fu_880_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_77_fu_880[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_77_out\(0),
      R => '0'
    );
\layer3_quant_78_fu_884[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1468_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_78_out\(0),
      O => \layer3_quant_78_fu_884[0]_i_1_n_4\
    );
\layer3_quant_78_fu_884_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_78_fu_884[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_78_out\(0),
      R => '0'
    );
\layer3_quant_79_fu_888[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1477_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_79_out\(0),
      O => \layer3_quant_79_fu_888[0]_i_1_n_4\
    );
\layer3_quant_79_fu_888_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_79_fu_888[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_79_out\(0),
      R => '0'
    );
\layer3_quant_7_fu_600[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred829_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_7_out\(0),
      O => \layer3_quant_7_fu_600[0]_i_1_n_4\
    );
\layer3_quant_7_fu_600_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_7_fu_600[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_7_out\(0),
      R => '0'
    );
\layer3_quant_80_fu_892[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1486_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_80_out\(0),
      O => \layer3_quant_80_fu_892[0]_i_1_n_4\
    );
\layer3_quant_80_fu_892_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_80_fu_892[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_80_out\(0),
      R => '0'
    );
\layer3_quant_81_fu_896[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1495_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_81_out\(0),
      O => \layer3_quant_81_fu_896[0]_i_1_n_4\
    );
\layer3_quant_81_fu_896_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_81_fu_896[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_81_out\(0),
      R => '0'
    );
\layer3_quant_82_fu_900[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1504_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_82_out\(0),
      O => \layer3_quant_82_fu_900[0]_i_1_n_4\
    );
\layer3_quant_82_fu_900_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_82_fu_900[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_82_out\(0),
      R => '0'
    );
\layer3_quant_83_fu_904[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1513_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_83_out\(0),
      O => \layer3_quant_83_fu_904[0]_i_1_n_4\
    );
\layer3_quant_83_fu_904_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_83_fu_904[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_83_out\(0),
      R => '0'
    );
\layer3_quant_84_fu_908[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1522_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_84_out\(0),
      O => \layer3_quant_84_fu_908[0]_i_1_n_4\
    );
\layer3_quant_84_fu_908_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_84_fu_908[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_84_out\(0),
      R => '0'
    );
\layer3_quant_85_fu_912[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1531_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_85_out\(0),
      O => \layer3_quant_85_fu_912[0]_i_1_n_4\
    );
\layer3_quant_85_fu_912_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_85_fu_912[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_85_out\(0),
      R => '0'
    );
\layer3_quant_86_fu_916[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1540_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_86_out\(0),
      O => \layer3_quant_86_fu_916[0]_i_1_n_4\
    );
\layer3_quant_86_fu_916_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_86_fu_916[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_86_out\(0),
      R => '0'
    );
\layer3_quant_87_fu_920[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1549_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_87_out\(0),
      O => \layer3_quant_87_fu_920[0]_i_1_n_4\
    );
\layer3_quant_87_fu_920_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_87_fu_920[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_87_out\(0),
      R => '0'
    );
\layer3_quant_88_fu_924[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1558_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_88_out\(0),
      O => \layer3_quant_88_fu_924[0]_i_1_n_4\
    );
\layer3_quant_88_fu_924_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_88_fu_924[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_88_out\(0),
      R => '0'
    );
\layer3_quant_89_fu_928[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1567_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_89_out\(0),
      O => \layer3_quant_89_fu_928[0]_i_1_n_4\
    );
\layer3_quant_89_fu_928_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_89_fu_928[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_89_out\(0),
      R => '0'
    );
\layer3_quant_8_fu_604[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred838_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_8_out\(0),
      O => \layer3_quant_8_fu_604[0]_i_1_n_4\
    );
\layer3_quant_8_fu_604_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_8_fu_604[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_8_out\(0),
      R => '0'
    );
\layer3_quant_90_fu_932[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1576_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_90_out\(0),
      O => \layer3_quant_90_fu_932[0]_i_1_n_4\
    );
\layer3_quant_90_fu_932_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_90_fu_932[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_90_out\(0),
      R => '0'
    );
\layer3_quant_91_fu_936[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1585_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_91_out\(0),
      O => \layer3_quant_91_fu_936[0]_i_1_n_4\
    );
\layer3_quant_91_fu_936_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_91_fu_936[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_91_out\(0),
      R => '0'
    );
\layer3_quant_92_fu_940[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1594_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_92_out\(0),
      O => \layer3_quant_92_fu_940[0]_i_1_n_4\
    );
\layer3_quant_92_fu_940_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_92_fu_940[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_92_out\(0),
      R => '0'
    );
\layer3_quant_93_fu_944[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1603_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_93_out\(0),
      O => \layer3_quant_93_fu_944[0]_i_1_n_4\
    );
\layer3_quant_93_fu_944_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_93_fu_944[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_93_out\(0),
      R => '0'
    );
\layer3_quant_94_fu_948[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1612_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_94_out\(0),
      O => \layer3_quant_94_fu_948[0]_i_1_n_4\
    );
\layer3_quant_94_fu_948_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_94_fu_948[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_94_out\(0),
      R => '0'
    );
\layer3_quant_95_fu_952[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1621_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_95_out\(0),
      O => \layer3_quant_95_fu_952[0]_i_1_n_4\
    );
\layer3_quant_95_fu_952_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_95_fu_952[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_95_out\(0),
      R => '0'
    );
\layer3_quant_96_fu_956[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1630_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_96_out\(0),
      O => \layer3_quant_96_fu_956[0]_i_1_n_4\
    );
\layer3_quant_96_fu_956_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_96_fu_956[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_96_out\(0),
      R => '0'
    );
\layer3_quant_97_fu_960[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_predicate_pred1639_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_97_out\(0),
      O => \layer3_quant_97_fu_960[0]_i_1_n_4\
    );
\layer3_quant_97_fu_960_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_97_fu_960[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_97_out\(0),
      R => '0'
    );
\layer3_quant_98_fu_964[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1648_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_98_out\(0),
      O => \layer3_quant_98_fu_964[0]_i_1_n_4\
    );
\layer3_quant_98_fu_964_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_98_fu_964[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_98_out\(0),
      R => '0'
    );
\layer3_quant_99_fu_968[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred1657_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_99_out\(0),
      O => \layer3_quant_99_fu_968[0]_i_1_n_4\
    );
\layer3_quant_99_fu_968_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_99_fu_968[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_99_out\(0),
      R => '0'
    );
\layer3_quant_9_fu_608[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred847_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_9_out\(0),
      O => \layer3_quant_9_fu_608[0]_i_1_n_4\
    );
\layer3_quant_9_fu_608_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_9_fu_608[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_9_out\(0),
      R => '0'
    );
\layer3_quant_fu_572[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => layer3_quant_128_fu_2116_p2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred760_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_out\(0),
      O => \layer3_quant_fu_572[0]_i_1_n_4\
    );
\layer3_quant_fu_572_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \layer3_quant_fu_572[0]_i_1_n_4\,
      Q => \^grp_feedforward_pipeline_vitis_loop_147_6_fu_6799_layer3_quant_out\(0),
      R => '0'
    );
\trunc_ln147_1_reg_4061_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_3(0),
      Q => trunc_ln147_1_reg_4061(0),
      R => '0'
    );
\trunc_ln147_1_reg_4061_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_3(1),
      Q => trunc_ln147_1_reg_4061(1),
      R => '0'
    );
\trunc_ln147_1_reg_4061_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0(0),
      Q => trunc_ln147_1_reg_4061(2),
      R => '0'
    );
\trunc_ln147_1_reg_4061_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0(1),
      Q => trunc_ln147_1_reg_4061(3),
      R => '0'
    );
\trunc_ln147_1_reg_4061_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0(2),
      Q => trunc_ln147_1_reg_4061(4),
      R => '0'
    );
\trunc_ln147_1_reg_4061_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0(3),
      Q => trunc_ln147_1_reg_4061(5),
      R => '0'
    );
\trunc_ln147_1_reg_4061_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer2_activations_6_address0(4),
      Q => trunc_ln147_1_reg_4061(6),
      R => '0'
    );
\x_assign_2_reg_4085[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(0),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(0),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(0),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(0),
      O => dout_tmp(0)
    );
\x_assign_2_reg_4085[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(10),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(10),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(10),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(10),
      O => dout_tmp(10)
    );
\x_assign_2_reg_4085[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(11),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(11),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(11),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(11),
      O => dout_tmp(11)
    );
\x_assign_2_reg_4085[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(12),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(12),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(12),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(12),
      O => dout_tmp(12)
    );
\x_assign_2_reg_4085[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(13),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(13),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(13),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(13),
      O => dout_tmp(13)
    );
\x_assign_2_reg_4085[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(14),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(14),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(14),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(14),
      O => dout_tmp(14)
    );
\x_assign_2_reg_4085[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(15),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(15),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(15),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(15),
      O => dout_tmp(15)
    );
\x_assign_2_reg_4085[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(16),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(16),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(16),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(16),
      O => dout_tmp(16)
    );
\x_assign_2_reg_4085[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(17),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(17),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(17),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(17),
      O => dout_tmp(17)
    );
\x_assign_2_reg_4085[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(18),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(18),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(18),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(18),
      O => dout_tmp(18)
    );
\x_assign_2_reg_4085[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(19),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(19),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(19),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(19),
      O => dout_tmp(19)
    );
\x_assign_2_reg_4085[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(1),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(1),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(1),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(1),
      O => dout_tmp(1)
    );
\x_assign_2_reg_4085[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(20),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(20),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(20),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(20),
      O => dout_tmp(20)
    );
\x_assign_2_reg_4085[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(21),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(21),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(21),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(21),
      O => dout_tmp(21)
    );
\x_assign_2_reg_4085[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(22),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(22),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(22),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(22),
      O => dout_tmp(22)
    );
\x_assign_2_reg_4085[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(23),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(23),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(23),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(23),
      O => dout_tmp(23)
    );
\x_assign_2_reg_4085[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(24),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(24),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(24),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(24),
      O => dout_tmp(24)
    );
\x_assign_2_reg_4085[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(25),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(25),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(25),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(25),
      O => dout_tmp(25)
    );
\x_assign_2_reg_4085[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(26),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(26),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(26),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(26),
      O => dout_tmp(26)
    );
\x_assign_2_reg_4085[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(27),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(27),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(27),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(27),
      O => dout_tmp(27)
    );
\x_assign_2_reg_4085[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(28),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(28),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(28),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(28),
      O => dout_tmp(28)
    );
\x_assign_2_reg_4085[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(29),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(29),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(29),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(29),
      O => dout_tmp(29)
    );
\x_assign_2_reg_4085[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(2),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(2),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(2),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(2),
      O => dout_tmp(2)
    );
\x_assign_2_reg_4085[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(30),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(30),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(30),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(30),
      O => dout_tmp(30)
    );
\x_assign_2_reg_4085[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(31),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(31),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(31),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(31),
      O => dout_tmp(31)
    );
\x_assign_2_reg_4085[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(3),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(3),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(3),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(3),
      O => dout_tmp(3)
    );
\x_assign_2_reg_4085[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(4),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(4),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(4),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(4),
      O => dout_tmp(4)
    );
\x_assign_2_reg_4085[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(5),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(5),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(5),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(5),
      O => dout_tmp(5)
    );
\x_assign_2_reg_4085[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(6),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(6),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(6),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(6),
      O => dout_tmp(6)
    );
\x_assign_2_reg_4085[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(7),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(7),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(7),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(7),
      O => dout_tmp(7)
    );
\x_assign_2_reg_4085[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(8),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(8),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(8),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(8),
      O => dout_tmp(8)
    );
\x_assign_2_reg_4085[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => DOADO(9),
      I1 => trunc_ln147_1_reg_4061(0),
      I2 => trunc_ln147_1_reg_4061(1),
      I3 => \x_assign_2_reg_4085_reg[31]_0\(9),
      I4 => \x_assign_2_reg_4085_reg[31]_1\(9),
      I5 => \x_assign_2_reg_4085_reg[31]_2\(9),
      O => dout_tmp(9)
    );
\x_assign_2_reg_4085_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(0),
      Q => x_assign_2_reg_4085(0),
      R => '0'
    );
\x_assign_2_reg_4085_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(10),
      Q => x_assign_2_reg_4085(10),
      R => '0'
    );
\x_assign_2_reg_4085_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(11),
      Q => x_assign_2_reg_4085(11),
      R => '0'
    );
\x_assign_2_reg_4085_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(12),
      Q => x_assign_2_reg_4085(12),
      R => '0'
    );
\x_assign_2_reg_4085_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(13),
      Q => x_assign_2_reg_4085(13),
      R => '0'
    );
\x_assign_2_reg_4085_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(14),
      Q => x_assign_2_reg_4085(14),
      R => '0'
    );
\x_assign_2_reg_4085_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(15),
      Q => x_assign_2_reg_4085(15),
      R => '0'
    );
\x_assign_2_reg_4085_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(16),
      Q => x_assign_2_reg_4085(16),
      R => '0'
    );
\x_assign_2_reg_4085_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(17),
      Q => x_assign_2_reg_4085(17),
      R => '0'
    );
\x_assign_2_reg_4085_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(18),
      Q => x_assign_2_reg_4085(18),
      R => '0'
    );
\x_assign_2_reg_4085_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(19),
      Q => x_assign_2_reg_4085(19),
      R => '0'
    );
\x_assign_2_reg_4085_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(1),
      Q => x_assign_2_reg_4085(1),
      R => '0'
    );
\x_assign_2_reg_4085_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(20),
      Q => x_assign_2_reg_4085(20),
      R => '0'
    );
\x_assign_2_reg_4085_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(21),
      Q => x_assign_2_reg_4085(21),
      R => '0'
    );
\x_assign_2_reg_4085_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(22),
      Q => x_assign_2_reg_4085(22),
      R => '0'
    );
\x_assign_2_reg_4085_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(23),
      Q => x_assign_2_reg_4085(23),
      R => '0'
    );
\x_assign_2_reg_4085_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(24),
      Q => x_assign_2_reg_4085(24),
      R => '0'
    );
\x_assign_2_reg_4085_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(25),
      Q => x_assign_2_reg_4085(25),
      R => '0'
    );
\x_assign_2_reg_4085_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(26),
      Q => x_assign_2_reg_4085(26),
      R => '0'
    );
\x_assign_2_reg_4085_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(27),
      Q => x_assign_2_reg_4085(27),
      R => '0'
    );
\x_assign_2_reg_4085_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(28),
      Q => x_assign_2_reg_4085(28),
      R => '0'
    );
\x_assign_2_reg_4085_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(29),
      Q => x_assign_2_reg_4085(29),
      R => '0'
    );
\x_assign_2_reg_4085_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(2),
      Q => x_assign_2_reg_4085(2),
      R => '0'
    );
\x_assign_2_reg_4085_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(30),
      Q => x_assign_2_reg_4085(30),
      R => '0'
    );
\x_assign_2_reg_4085_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(31),
      Q => x_assign_2_reg_4085(31),
      R => '0'
    );
\x_assign_2_reg_4085_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(3),
      Q => x_assign_2_reg_4085(3),
      R => '0'
    );
\x_assign_2_reg_4085_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(4),
      Q => x_assign_2_reg_4085(4),
      R => '0'
    );
\x_assign_2_reg_4085_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(5),
      Q => x_assign_2_reg_4085(5),
      R => '0'
    );
\x_assign_2_reg_4085_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(6),
      Q => x_assign_2_reg_4085(6),
      R => '0'
    );
\x_assign_2_reg_4085_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(7),
      Q => x_assign_2_reg_4085(7),
      R => '0'
    );
\x_assign_2_reg_4085_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(8),
      Q => x_assign_2_reg_4085(8),
      R => '0'
    );
\x_assign_2_reg_4085_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(9),
      Q => x_assign_2_reg_4085(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_156_7 is
  port (
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0 : out STD_LOGIC;
    \colsW2_read_reg_14068_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln51_2_reg_15052_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[36]\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    colsW2_read_reg_14068 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln51_4_reg_15036 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \icmp_ln51_4_reg_15036_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[48]_i_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln51_2_reg_15052 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \sub_ln159_reg_132_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_156_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_156_7 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln156_fu_83_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready : STD_LOGIC;
  signal \^grp_feedforward_pipeline_vitis_loop_156_7_fu_6936_layer3_activations_ce0\ : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_fu_360 : STD_LOGIC;
  signal \i_fu_36_reg_n_4_[0]\ : STD_LOGIC;
  signal \i_fu_36_reg_n_4_[1]\ : STD_LOGIC;
  signal \i_fu_36_reg_n_4_[2]\ : STD_LOGIC;
  signal \i_fu_36_reg_n_4_[3]\ : STD_LOGIC;
  signal \i_fu_36_reg_n_4_[4]\ : STD_LOGIC;
  signal \i_fu_36_reg_n_4_[5]\ : STD_LOGIC;
  signal \i_fu_36_reg_n_4_[6]\ : STD_LOGIC;
  signal \i_fu_36_reg_n_4_[7]\ : STD_LOGIC;
  signal layer3_activations_addr_reg_126 : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
  ADDRBWRADDR(6 downto 0) <= \^addrbwraddr\(6 downto 0);
  grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0 <= \^grp_feedforward_pipeline_vitis_loop_156_7_fu_6936_layer3_activations_ce0\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => \^grp_feedforward_pipeline_vitis_loop_156_7_fu_6936_layer3_activations_ce0\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6
     port map (
      ADDRBWRADDR(6 downto 0) => \^addrbwraddr\(6 downto 0),
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => i_fu_360,
      Q(2) => Q(3),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      \ap_CS_fsm_reg[36]\ => \ap_CS_fsm_reg[36]\,
      \ap_CS_fsm_reg[48]_i_8_0\(7 downto 0) => \ap_CS_fsm_reg[48]_i_8\(7 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_ready,
      grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_11,
      \i_fu_36_reg[5]\(7 downto 0) => add_ln156_fu_83_p2(7 downto 0),
      \i_fu_36_reg[7]\(7) => \i_fu_36_reg_n_4_[7]\,
      \i_fu_36_reg[7]\(6) => \i_fu_36_reg_n_4_[6]\,
      \i_fu_36_reg[7]\(5) => \i_fu_36_reg_n_4_[5]\,
      \i_fu_36_reg[7]\(4) => \i_fu_36_reg_n_4_[4]\,
      \i_fu_36_reg[7]\(3) => \i_fu_36_reg_n_4_[3]\,
      \i_fu_36_reg[7]\(2) => \i_fu_36_reg_n_4_[2]\,
      \i_fu_36_reg[7]\(1) => \i_fu_36_reg_n_4_[1]\,
      \i_fu_36_reg[7]\(0) => \i_fu_36_reg_n_4_[0]\,
      icmp_ln51_4_reg_15036 => icmp_ln51_4_reg_15036,
      \icmp_ln51_4_reg_15036_reg[0]\(31 downto 0) => \icmp_ln51_4_reg_15036_reg[0]\(31 downto 0),
      trunc_ln51_2_reg_15052(30 downto 0) => trunc_ln51_2_reg_15052(30 downto 0),
      \trunc_ln51_2_reg_15052_reg[30]\(0) => \trunc_ln51_2_reg_15052_reg[30]\(0)
    );
\i_fu_36_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_360,
      D => add_ln156_fu_83_p2(0),
      Q => \i_fu_36_reg_n_4_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\i_fu_36_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_360,
      D => add_ln156_fu_83_p2(1),
      Q => \i_fu_36_reg_n_4_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\i_fu_36_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_360,
      D => add_ln156_fu_83_p2(2),
      Q => \i_fu_36_reg_n_4_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\i_fu_36_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_360,
      D => add_ln156_fu_83_p2(3),
      Q => \i_fu_36_reg_n_4_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\i_fu_36_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_360,
      D => add_ln156_fu_83_p2(4),
      Q => \i_fu_36_reg_n_4_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\i_fu_36_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_360,
      D => add_ln156_fu_83_p2(5),
      Q => \i_fu_36_reg_n_4_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\i_fu_36_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_360,
      D => add_ln156_fu_83_p2(6),
      Q => \i_fu_36_reg_n_4_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\i_fu_36_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_360,
      D => add_ln156_fu_83_p2(7),
      Q => \i_fu_36_reg_n_4_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\layer3_activations_addr_reg_126_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer3_activations_addr_reg_126(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(0),
      R => '0'
    );
\layer3_activations_addr_reg_126_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer3_activations_addr_reg_126(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(1),
      R => '0'
    );
\layer3_activations_addr_reg_126_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer3_activations_addr_reg_126(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(2),
      R => '0'
    );
\layer3_activations_addr_reg_126_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer3_activations_addr_reg_126(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(3),
      R => '0'
    );
\layer3_activations_addr_reg_126_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer3_activations_addr_reg_126(4),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(4),
      R => '0'
    );
\layer3_activations_addr_reg_126_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer3_activations_addr_reg_126(5),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(5),
      R => '0'
    );
\layer3_activations_addr_reg_126_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer3_activations_addr_reg_126(6),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(6),
      R => '0'
    );
\layer3_activations_addr_reg_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(0),
      Q => layer3_activations_addr_reg_126(0),
      R => '0'
    );
\layer3_activations_addr_reg_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(1),
      Q => layer3_activations_addr_reg_126(1),
      R => '0'
    );
\layer3_activations_addr_reg_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(2),
      Q => layer3_activations_addr_reg_126(2),
      R => '0'
    );
\layer3_activations_addr_reg_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(3),
      Q => layer3_activations_addr_reg_126(3),
      R => '0'
    );
\layer3_activations_addr_reg_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(4),
      Q => layer3_activations_addr_reg_126(4),
      R => '0'
    );
\layer3_activations_addr_reg_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(5),
      Q => layer3_activations_addr_reg_126(5),
      R => '0'
    );
\layer3_activations_addr_reg_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(6),
      Q => layer3_activations_addr_reg_126(6),
      R => '0'
    );
\ram_reg_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln51_4_reg_15036,
      I1 => Q(3),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(31),
      O => DIADI(31)
    );
ram_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(30),
      I1 => \out\(30),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(30)
    );
ram_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(29),
      I1 => \out\(29),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(29)
    );
ram_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(28),
      I1 => \out\(28),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(28)
    );
ram_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(27),
      I1 => \out\(27),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(27)
    );
ram_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(26),
      I1 => \out\(26),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(26)
    );
ram_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(25),
      I1 => \out\(25),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(25)
    );
ram_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(24),
      I1 => \out\(24),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(24)
    );
ram_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(23),
      I1 => \out\(23),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(23)
    );
ram_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(22),
      I1 => \out\(22),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(22)
    );
ram_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(21),
      I1 => \out\(21),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(21)
    );
ram_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(20),
      I1 => \out\(20),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(20)
    );
ram_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(19),
      I1 => \out\(19),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(19)
    );
ram_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(18),
      I1 => \out\(18),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(18)
    );
ram_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(17),
      I1 => \out\(17),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(17)
    );
\ram_reg_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(16),
      I1 => \out\(16),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(16)
    );
\ram_reg_i_33__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(15),
      I1 => \out\(15),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(15)
    );
\ram_reg_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(14),
      I1 => \out\(14),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(14)
    );
ram_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(13),
      I1 => \out\(13),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(13)
    );
ram_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(12),
      I1 => \out\(12),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(12)
    );
ram_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(11),
      I1 => \out\(11),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(11)
    );
ram_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(10),
      I1 => \out\(10),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(10)
    );
ram_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(9),
      I1 => \out\(9),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(9)
    );
ram_reg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(8),
      I1 => \out\(8),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(8)
    );
ram_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(7),
      I1 => \out\(7),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(7)
    );
ram_reg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(6),
      I1 => \out\(6),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(6)
    );
ram_reg_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(5),
      I1 => \out\(5),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(5)
    );
ram_reg_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(4),
      I1 => \out\(4),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(4)
    );
\ram_reg_i_45__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(3),
      I1 => \out\(3),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(3)
    );
\ram_reg_i_46__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(2),
      I1 => \out\(2),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(2)
    );
\ram_reg_i_47__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(1),
      I1 => \out\(1),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(1)
    );
\ram_reg_i_48__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(0),
      I1 => \out\(0),
      I2 => Q(3),
      I3 => icmp_ln51_4_reg_15036,
      O => DIADI(0)
    );
ram_reg_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \^grp_feedforward_pipeline_vitis_loop_156_7_fu_6936_layer3_activations_ce0\,
      I1 => Q(3),
      I2 => icmp_ln51_4_reg_15036,
      I3 => Q(2),
      I4 => ram_reg(0),
      O => WEA(0)
    );
\sub_ln159_reg_132[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW2_read_reg_14068(0),
      O => \colsW2_read_reg_14068_reg[0]\
    );
\sub_ln159_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => colsW2_read_reg_14068(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(0),
      R => '0'
    );
\sub_ln159_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(9),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(10),
      R => '0'
    );
\sub_ln159_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(10),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(11),
      R => '0'
    );
\sub_ln159_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(11),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(12),
      R => '0'
    );
\sub_ln159_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(12),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(13),
      R => '0'
    );
\sub_ln159_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(13),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(14),
      R => '0'
    );
\sub_ln159_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(14),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(15),
      R => '0'
    );
\sub_ln159_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(15),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(16),
      R => '0'
    );
\sub_ln159_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(16),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(17),
      R => '0'
    );
\sub_ln159_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(17),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(18),
      R => '0'
    );
\sub_ln159_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(18),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(19),
      R => '0'
    );
\sub_ln159_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(1),
      R => '0'
    );
\sub_ln159_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(19),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(20),
      R => '0'
    );
\sub_ln159_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(20),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(21),
      R => '0'
    );
\sub_ln159_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(21),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(22),
      R => '0'
    );
\sub_ln159_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(22),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(23),
      R => '0'
    );
\sub_ln159_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(23),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(24),
      R => '0'
    );
\sub_ln159_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(24),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(25),
      R => '0'
    );
\sub_ln159_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(25),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(26),
      R => '0'
    );
\sub_ln159_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(26),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(27),
      R => '0'
    );
\sub_ln159_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(27),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(28),
      R => '0'
    );
\sub_ln159_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(28),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(29),
      R => '0'
    );
\sub_ln159_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(2),
      R => '0'
    );
\sub_ln159_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(29),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(30),
      R => '0'
    );
\sub_ln159_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(30),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(31),
      R => '0'
    );
\sub_ln159_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(3),
      R => '0'
    );
\sub_ln159_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(4),
      R => '0'
    );
\sub_ln159_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(4),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(5),
      R => '0'
    );
\sub_ln159_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(5),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(6),
      R => '0'
    );
\sub_ln159_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(6),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(7),
      R => '0'
    );
\sub_ln159_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(7),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(8),
      R => '0'
    );
\sub_ln159_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln159_reg_132_reg[31]_0\(8),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_d0(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_163_8 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_last_reg_155_reg[0]_0\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \ap_CS_fsm_reg[49]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[50]\ : in STD_LOGIC;
    \i_fu_52_reg[30]_i_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \temp_last_reg_155_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    output_stream_TLAST_reg : in STD_LOGIC;
    \data_p2_reg[0]\ : in STD_LOGIC;
    data_p2 : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    icmp_ln51_4_reg_15036 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_163_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_163_8 is
  signal add_ln163_fu_118_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal \^grp_feedforward_pipeline_vitis_loop_163_8_fu_6943_output_stream_tlast\ : STD_LOGIC;
  signal \^grp_feedforward_pipeline_vitis_loop_163_8_fu_6943_output_stream_tvalid\ : STD_LOGIC;
  signal i_fu_52 : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[0]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[10]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[11]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[12]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[13]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[14]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[15]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[16]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[17]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[18]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[19]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[1]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[20]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[21]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[22]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[23]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[24]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[25]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[26]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[27]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[28]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[29]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[2]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[30]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[3]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[4]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[5]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[6]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[7]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[8]\ : STD_LOGIC;
  signal \i_fu_52_reg_n_4_[9]\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_12_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_13_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_18_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_19_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_20_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_21_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_22_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_23_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_24_n_4\ : STD_LOGIC;
  signal \temp_last_reg_155[0]_i_26_n_4\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p1[0]_i_3\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \data_p2[31]_i_1__0\ : label is "soft_lutpair393";
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST <= \^grp_feedforward_pipeline_vitis_loop_163_8_fu_6943_output_stream_tlast\;
  grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID <= \^grp_feedforward_pipeline_vitis_loop_163_8_fu_6943_output_stream_tvalid\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
\data_p1[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(2),
      O => \^grp_feedforward_pipeline_vitis_loop_163_8_fu_6943_output_stream_tvalid\
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^grp_feedforward_pipeline_vitis_loop_163_8_fu_6943_output_stream_tlast\,
      I1 => Q(2),
      I2 => output_stream_TLAST_reg,
      I3 => \^grp_feedforward_pipeline_vitis_loop_163_8_fu_6943_output_stream_tvalid\,
      I4 => \data_p2_reg[0]\,
      I5 => data_p2,
      O => \temp_last_reg_155_reg[0]_0\
    );
\data_p2[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      O => E(0)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      D(30 downto 0) => add_ln163_fu_118_p2(30 downto 0),
      E(0) => i_fu_52,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_6,
      ack_in_t_reg => flow_control_loop_pipe_sequential_init_U_n_38,
      \ap_CS_fsm_reg[49]\(0) => D(0),
      \ap_CS_fsm_reg[49]_0\ => \ap_CS_fsm_reg[49]\,
      \ap_CS_fsm_reg[50]\ => \ap_CS_fsm_reg[50]\,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_4,
      grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(6 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(6 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST => \^grp_feedforward_pipeline_vitis_loop_163_8_fu_6943_output_stream_tlast\,
      \i_fu_52_reg[30]\(30) => \i_fu_52_reg_n_4_[30]\,
      \i_fu_52_reg[30]\(29) => \i_fu_52_reg_n_4_[29]\,
      \i_fu_52_reg[30]\(28) => \i_fu_52_reg_n_4_[28]\,
      \i_fu_52_reg[30]\(27) => \i_fu_52_reg_n_4_[27]\,
      \i_fu_52_reg[30]\(26) => \i_fu_52_reg_n_4_[26]\,
      \i_fu_52_reg[30]\(25) => \i_fu_52_reg_n_4_[25]\,
      \i_fu_52_reg[30]\(24) => \i_fu_52_reg_n_4_[24]\,
      \i_fu_52_reg[30]\(23) => \i_fu_52_reg_n_4_[23]\,
      \i_fu_52_reg[30]\(22) => \i_fu_52_reg_n_4_[22]\,
      \i_fu_52_reg[30]\(21) => \i_fu_52_reg_n_4_[21]\,
      \i_fu_52_reg[30]\(20) => \i_fu_52_reg_n_4_[20]\,
      \i_fu_52_reg[30]\(19) => \i_fu_52_reg_n_4_[19]\,
      \i_fu_52_reg[30]\(18) => \i_fu_52_reg_n_4_[18]\,
      \i_fu_52_reg[30]\(17) => \i_fu_52_reg_n_4_[17]\,
      \i_fu_52_reg[30]\(16) => \i_fu_52_reg_n_4_[16]\,
      \i_fu_52_reg[30]\(15) => \i_fu_52_reg_n_4_[15]\,
      \i_fu_52_reg[30]\(14) => \i_fu_52_reg_n_4_[14]\,
      \i_fu_52_reg[30]\(13) => \i_fu_52_reg_n_4_[13]\,
      \i_fu_52_reg[30]\(12) => \i_fu_52_reg_n_4_[12]\,
      \i_fu_52_reg[30]\(11) => \i_fu_52_reg_n_4_[11]\,
      \i_fu_52_reg[30]\(10) => \i_fu_52_reg_n_4_[10]\,
      \i_fu_52_reg[30]\(9) => \i_fu_52_reg_n_4_[9]\,
      \i_fu_52_reg[30]\(8) => \i_fu_52_reg_n_4_[8]\,
      \i_fu_52_reg[30]\(7) => \i_fu_52_reg_n_4_[7]\,
      \i_fu_52_reg[30]\(6) => \i_fu_52_reg_n_4_[6]\,
      \i_fu_52_reg[30]\(5) => \i_fu_52_reg_n_4_[5]\,
      \i_fu_52_reg[30]\(4) => \i_fu_52_reg_n_4_[4]\,
      \i_fu_52_reg[30]\(3) => \i_fu_52_reg_n_4_[3]\,
      \i_fu_52_reg[30]\(2) => \i_fu_52_reg_n_4_[2]\,
      \i_fu_52_reg[30]\(1) => \i_fu_52_reg_n_4_[1]\,
      \i_fu_52_reg[30]\(0) => \i_fu_52_reg_n_4_[0]\,
      \i_fu_52_reg[30]_i_4_0\(31 downto 0) => \i_fu_52_reg[30]_i_4\(31 downto 0),
      icmp_ln51_4_reg_15036 => icmp_ln51_4_reg_15036,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice,
      ram_reg(6 downto 0) => ram_reg(6 downto 0),
      \temp_last_reg_155_reg[0]\ => \^ap_enable_reg_pp0_iter1\,
      \temp_last_reg_155_reg[0]_i_2_0\(31 downto 0) => \temp_last_reg_155_reg[0]_i_2\(31 downto 0),
      \temp_last_reg_155_reg[0]_i_2_1\ => \temp_last_reg_155[0]_i_13_n_4\,
      \temp_last_reg_155_reg[0]_i_2_2\ => \temp_last_reg_155[0]_i_12_n_4\,
      \temp_last_reg_155_reg[0]_i_3_0\ => \temp_last_reg_155[0]_i_21_n_4\,
      \temp_last_reg_155_reg[0]_i_3_1\ => \temp_last_reg_155[0]_i_20_n_4\,
      \temp_last_reg_155_reg[0]_i_3_2\ => \temp_last_reg_155[0]_i_19_n_4\,
      \temp_last_reg_155_reg[0]_i_3_3\ => \temp_last_reg_155[0]_i_18_n_4\,
      \temp_last_reg_155_reg[0]_i_7_0\ => \temp_last_reg_155[0]_i_26_n_4\,
      \temp_last_reg_155_reg[0]_i_7_1\ => \temp_last_reg_155[0]_i_24_n_4\,
      \temp_last_reg_155_reg[0]_i_7_2\ => \temp_last_reg_155[0]_i_23_n_4\,
      \temp_last_reg_155_reg[0]_i_7_3\ => \temp_last_reg_155[0]_i_22_n_4\
    );
\i_fu_52_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(0),
      Q => \i_fu_52_reg_n_4_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(10),
      Q => \i_fu_52_reg_n_4_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(11),
      Q => \i_fu_52_reg_n_4_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(12),
      Q => \i_fu_52_reg_n_4_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(13),
      Q => \i_fu_52_reg_n_4_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(14),
      Q => \i_fu_52_reg_n_4_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(15),
      Q => \i_fu_52_reg_n_4_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(16),
      Q => \i_fu_52_reg_n_4_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(17),
      Q => \i_fu_52_reg_n_4_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(18),
      Q => \i_fu_52_reg_n_4_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(19),
      Q => \i_fu_52_reg_n_4_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(1),
      Q => \i_fu_52_reg_n_4_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(20),
      Q => \i_fu_52_reg_n_4_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(21),
      Q => \i_fu_52_reg_n_4_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(22),
      Q => \i_fu_52_reg_n_4_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(23),
      Q => \i_fu_52_reg_n_4_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(24),
      Q => \i_fu_52_reg_n_4_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(25),
      Q => \i_fu_52_reg_n_4_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(26),
      Q => \i_fu_52_reg_n_4_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(27),
      Q => \i_fu_52_reg_n_4_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(28),
      Q => \i_fu_52_reg_n_4_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(29),
      Q => \i_fu_52_reg_n_4_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(2),
      Q => \i_fu_52_reg_n_4_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(30),
      Q => \i_fu_52_reg_n_4_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(3),
      Q => \i_fu_52_reg_n_4_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(4),
      Q => \i_fu_52_reg_n_4_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(5),
      Q => \i_fu_52_reg_n_4_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(6),
      Q => \i_fu_52_reg_n_4_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(7),
      Q => \i_fu_52_reg_n_4_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(8),
      Q => \i_fu_52_reg_n_4_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\i_fu_52_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_52,
      D => add_ln163_fu_118_p2(9),
      Q => \i_fu_52_reg_n_4_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\temp_last_reg_155[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => \i_fu_52_reg_n_4_[29]\,
      I1 => \temp_last_reg_155_reg[0]_i_2\(28),
      I2 => \i_fu_52_reg_n_4_[27]\,
      I3 => \temp_last_reg_155_reg[0]_i_2\(27),
      I4 => \i_fu_52_reg_n_4_[28]\,
      I5 => \temp_last_reg_155_reg[0]_i_2\(29),
      O => \temp_last_reg_155[0]_i_12_n_4\
    );
\temp_last_reg_155[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020080240100401"
    )
        port map (
      I0 => \i_fu_52_reg_n_4_[26]\,
      I1 => \temp_last_reg_155_reg[0]_i_2\(25),
      I2 => \temp_last_reg_155_reg[0]_i_2\(24),
      I3 => \i_fu_52_reg_n_4_[25]\,
      I4 => \i_fu_52_reg_n_4_[24]\,
      I5 => \temp_last_reg_155_reg[0]_i_2\(26),
      O => \temp_last_reg_155[0]_i_13_n_4\
    );
\temp_last_reg_155[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => \i_fu_52_reg_n_4_[23]\,
      I1 => \temp_last_reg_155_reg[0]_i_2\(22),
      I2 => \i_fu_52_reg_n_4_[21]\,
      I3 => \temp_last_reg_155_reg[0]_i_2\(21),
      I4 => \i_fu_52_reg_n_4_[22]\,
      I5 => \temp_last_reg_155_reg[0]_i_2\(23),
      O => \temp_last_reg_155[0]_i_18_n_4\
    );
\temp_last_reg_155[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020080240100401"
    )
        port map (
      I0 => \i_fu_52_reg_n_4_[20]\,
      I1 => \temp_last_reg_155_reg[0]_i_2\(19),
      I2 => \temp_last_reg_155_reg[0]_i_2\(18),
      I3 => \i_fu_52_reg_n_4_[19]\,
      I4 => \i_fu_52_reg_n_4_[18]\,
      I5 => \temp_last_reg_155_reg[0]_i_2\(20),
      O => \temp_last_reg_155[0]_i_19_n_4\
    );
\temp_last_reg_155[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => \i_fu_52_reg_n_4_[17]\,
      I1 => \temp_last_reg_155_reg[0]_i_2\(16),
      I2 => \i_fu_52_reg_n_4_[15]\,
      I3 => \temp_last_reg_155_reg[0]_i_2\(15),
      I4 => \i_fu_52_reg_n_4_[16]\,
      I5 => \temp_last_reg_155_reg[0]_i_2\(17),
      O => \temp_last_reg_155[0]_i_20_n_4\
    );
\temp_last_reg_155[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020080240100401"
    )
        port map (
      I0 => \i_fu_52_reg_n_4_[14]\,
      I1 => \temp_last_reg_155_reg[0]_i_2\(13),
      I2 => \temp_last_reg_155_reg[0]_i_2\(12),
      I3 => \i_fu_52_reg_n_4_[13]\,
      I4 => \i_fu_52_reg_n_4_[12]\,
      I5 => \temp_last_reg_155_reg[0]_i_2\(14),
      O => \temp_last_reg_155[0]_i_21_n_4\
    );
\temp_last_reg_155[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => \i_fu_52_reg_n_4_[11]\,
      I1 => \temp_last_reg_155_reg[0]_i_2\(10),
      I2 => \i_fu_52_reg_n_4_[9]\,
      I3 => \temp_last_reg_155_reg[0]_i_2\(9),
      I4 => \i_fu_52_reg_n_4_[10]\,
      I5 => \temp_last_reg_155_reg[0]_i_2\(11),
      O => \temp_last_reg_155[0]_i_22_n_4\
    );
\temp_last_reg_155[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020080240100401"
    )
        port map (
      I0 => \i_fu_52_reg_n_4_[8]\,
      I1 => \temp_last_reg_155_reg[0]_i_2\(7),
      I2 => \temp_last_reg_155_reg[0]_i_2\(6),
      I3 => \i_fu_52_reg_n_4_[7]\,
      I4 => \i_fu_52_reg_n_4_[6]\,
      I5 => \temp_last_reg_155_reg[0]_i_2\(8),
      O => \temp_last_reg_155[0]_i_23_n_4\
    );
\temp_last_reg_155[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => \i_fu_52_reg_n_4_[5]\,
      I1 => \temp_last_reg_155_reg[0]_i_2\(4),
      I2 => \i_fu_52_reg_n_4_[3]\,
      I3 => \temp_last_reg_155_reg[0]_i_2\(3),
      I4 => \i_fu_52_reg_n_4_[4]\,
      I5 => \temp_last_reg_155_reg[0]_i_2\(5),
      O => \temp_last_reg_155[0]_i_24_n_4\
    );
\temp_last_reg_155[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \i_fu_52_reg_n_4_[0]\,
      I1 => \i_fu_52_reg_n_4_[1]\,
      I2 => \temp_last_reg_155_reg[0]_i_2\(1),
      I3 => \temp_last_reg_155_reg[0]_i_2\(0),
      O => \temp_last_reg_155[0]_i_26_n_4\
    );
\temp_last_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \^grp_feedforward_pipeline_vitis_loop_163_8_fu_6943_output_stream_tlast\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_burst_converter is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg_0\ : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ost_ctrl_valid : out STD_LOGIC;
    push : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ARVALID_Dummy : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_burst_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_burst_converter is
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \could_multi_bursts.addr_buf[13]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[13]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[13]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[13]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_6_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_7_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_8_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_9_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[63]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[63]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_6_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[63]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[63]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[63]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \could_multi_bursts.addr_step1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \could_multi_bursts.burst_valid_i_2_n_4\ : STD_LOGIC;
  signal \^could_multi_bursts.burst_valid_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_5_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_6_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.len_tmp\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt[0]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_3_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_4_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_4_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_4_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_4_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_4_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_4_[5]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_4\ : STD_LOGIC;
  signal end_from_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal end_from_4k1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \end_from_4k1_carry__0_n_4\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_5\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_6\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_7\ : STD_LOGIC;
  signal \end_from_4k1_carry__1_n_7\ : STD_LOGIC;
  signal end_from_4k1_carry_n_4 : STD_LOGIC;
  signal end_from_4k1_carry_n_5 : STD_LOGIC;
  signal end_from_4k1_carry_n_6 : STD_LOGIC;
  signal end_from_4k1_carry_n_7 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal first_sect_reg_n_4 : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal last_sect_i_10_n_4 : STD_LOGIC;
  signal last_sect_i_11_n_4 : STD_LOGIC;
  signal last_sect_i_12_n_4 : STD_LOGIC;
  signal last_sect_i_13_n_4 : STD_LOGIC;
  signal last_sect_i_2_n_4 : STD_LOGIC;
  signal last_sect_i_3_n_4 : STD_LOGIC;
  signal last_sect_i_4_n_4 : STD_LOGIC;
  signal last_sect_i_5_n_4 : STD_LOGIC;
  signal last_sect_i_6_n_4 : STD_LOGIC;
  signal last_sect_i_7_n_4 : STD_LOGIC;
  signal last_sect_i_8_n_4 : STD_LOGIC;
  signal last_sect_i_9_n_4 : STD_LOGIC;
  signal last_sect_reg_n_4 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_req : STD_LOGIC;
  signal \^ost_ctrl_valid\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_15_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 17 downto 2 );
  signal req_handling_reg_n_4 : STD_LOGIC;
  signal rs_req_n_10 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_118 : STD_LOGIC;
  signal rs_req_n_119 : STD_LOGIC;
  signal rs_req_n_12 : STD_LOGIC;
  signal rs_req_n_120 : STD_LOGIC;
  signal rs_req_n_121 : STD_LOGIC;
  signal rs_req_n_122 : STD_LOGIC;
  signal rs_req_n_123 : STD_LOGIC;
  signal rs_req_n_124 : STD_LOGIC;
  signal rs_req_n_125 : STD_LOGIC;
  signal rs_req_n_126 : STD_LOGIC;
  signal rs_req_n_127 : STD_LOGIC;
  signal rs_req_n_13 : STD_LOGIC;
  signal rs_req_n_14 : STD_LOGIC;
  signal rs_req_n_148 : STD_LOGIC;
  signal rs_req_n_149 : STD_LOGIC;
  signal rs_req_n_15 : STD_LOGIC;
  signal rs_req_n_150 : STD_LOGIC;
  signal rs_req_n_151 : STD_LOGIC;
  signal rs_req_n_152 : STD_LOGIC;
  signal rs_req_n_153 : STD_LOGIC;
  signal rs_req_n_154 : STD_LOGIC;
  signal rs_req_n_155 : STD_LOGIC;
  signal rs_req_n_156 : STD_LOGIC;
  signal rs_req_n_157 : STD_LOGIC;
  signal rs_req_n_16 : STD_LOGIC;
  signal rs_req_n_17 : STD_LOGIC;
  signal rs_req_n_18 : STD_LOGIC;
  signal rs_req_n_19 : STD_LOGIC;
  signal rs_req_n_20 : STD_LOGIC;
  signal rs_req_n_21 : STD_LOGIC;
  signal rs_req_n_22 : STD_LOGIC;
  signal rs_req_n_23 : STD_LOGIC;
  signal rs_req_n_24 : STD_LOGIC;
  signal rs_req_n_25 : STD_LOGIC;
  signal rs_req_n_26 : STD_LOGIC;
  signal rs_req_n_27 : STD_LOGIC;
  signal rs_req_n_28 : STD_LOGIC;
  signal rs_req_n_29 : STD_LOGIC;
  signal rs_req_n_30 : STD_LOGIC;
  signal rs_req_n_31 : STD_LOGIC;
  signal rs_req_n_32 : STD_LOGIC;
  signal rs_req_n_33 : STD_LOGIC;
  signal rs_req_n_34 : STD_LOGIC;
  signal rs_req_n_35 : STD_LOGIC;
  signal rs_req_n_36 : STD_LOGIC;
  signal rs_req_n_37 : STD_LOGIC;
  signal rs_req_n_38 : STD_LOGIC;
  signal rs_req_n_39 : STD_LOGIC;
  signal rs_req_n_40 : STD_LOGIC;
  signal rs_req_n_41 : STD_LOGIC;
  signal rs_req_n_42 : STD_LOGIC;
  signal rs_req_n_43 : STD_LOGIC;
  signal rs_req_n_44 : STD_LOGIC;
  signal rs_req_n_45 : STD_LOGIC;
  signal rs_req_n_46 : STD_LOGIC;
  signal rs_req_n_47 : STD_LOGIC;
  signal rs_req_n_48 : STD_LOGIC;
  signal rs_req_n_49 : STD_LOGIC;
  signal rs_req_n_50 : STD_LOGIC;
  signal rs_req_n_51 : STD_LOGIC;
  signal rs_req_n_52 : STD_LOGIC;
  signal rs_req_n_53 : STD_LOGIC;
  signal rs_req_n_54 : STD_LOGIC;
  signal rs_req_n_55 : STD_LOGIC;
  signal rs_req_n_56 : STD_LOGIC;
  signal rs_req_n_57 : STD_LOGIC;
  signal rs_req_n_58 : STD_LOGIC;
  signal rs_req_n_59 : STD_LOGIC;
  signal rs_req_n_60 : STD_LOGIC;
  signal rs_req_n_61 : STD_LOGIC;
  signal rs_req_n_62 : STD_LOGIC;
  signal rs_req_n_63 : STD_LOGIC;
  signal rs_req_n_66 : STD_LOGIC;
  signal rs_req_n_67 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_7 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_85 : STD_LOGIC;
  signal rs_req_n_86 : STD_LOGIC;
  signal rs_req_n_87 : STD_LOGIC;
  signal rs_req_n_88 : STD_LOGIC;
  signal rs_req_n_89 : STD_LOGIC;
  signal rs_req_n_90 : STD_LOGIC;
  signal rs_req_n_91 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sect_addr_buf : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf[11]_i_1_n_4\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_7\ : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_4\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_4_[3]\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_total1 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \sect_total[1]_i_10_n_4\ : STD_LOGIC;
  signal \sect_total[1]_i_11_n_4\ : STD_LOGIC;
  signal \sect_total[1]_i_12_n_4\ : STD_LOGIC;
  signal \sect_total[1]_i_13_n_4\ : STD_LOGIC;
  signal \sect_total[1]_i_3_n_4\ : STD_LOGIC;
  signal \sect_total[1]_i_4_n_4\ : STD_LOGIC;
  signal \sect_total[1]_i_6_n_4\ : STD_LOGIC;
  signal \sect_total[1]_i_7_n_4\ : STD_LOGIC;
  signal \sect_total[1]_i_8_n_4\ : STD_LOGIC;
  signal \sect_total[1]_i_9_n_4\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_2_n_4\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3_n_4\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4_n_4\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5_n_4\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_2_n_4\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_3_n_4\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_4_n_4\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_5_n_4\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2_n_4\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3_n_4\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4_n_4\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5_n_4\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_2_n_4\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_3_n_4\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_4_n_4\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_5_n_4\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2_n_4\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3_n_4\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4_n_4\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5_n_4\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \single_sect__18\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_4_[9]\ : STD_LOGIC;
  signal start_to_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal start_to_4k0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_end_from_4k1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_from_4k1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[13]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[17]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[21]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[25]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[29]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[33]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[37]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[41]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[45]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[49]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[53]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[57]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[5]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[61]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[63]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[9]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[2]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[4]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[5]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[6]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_valid_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_4\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_5\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_6\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[0]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[1]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[2]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[3]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_3\ : label is "soft_lutpair254";
  attribute ADDER_THRESHOLD of end_from_4k1_carry : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k1_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of last_sect_i_13 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair259";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1\ : label is 11;
begin
  ap_rst_n_0 <= \^ap_rst_n_0\;
  \could_multi_bursts.burst_valid_reg_0\ <= \^could_multi_bursts.burst_valid_reg_0\;
  m_axi_gmem_ARADDR(61 downto 0) <= \^m_axi_gmem_araddr\(61 downto 0);
  ost_ctrl_valid <= \^ost_ctrl_valid\;
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(2),
      Q => beat_len(0),
      R => \^ap_rst_n_0\
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(17),
      Q => beat_len(9),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(13),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(11),
      O => \could_multi_bursts.addr_buf[13]_i_2_n_4\
    );
\could_multi_bursts.addr_buf[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(12),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(10),
      O => \could_multi_bursts.addr_buf[13]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(11),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(9),
      O => \could_multi_bursts.addr_buf[13]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(10),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(8),
      O => \could_multi_bursts.addr_buf[13]_i_5_n_4\
    );
\could_multi_bursts.addr_buf[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(17),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(15),
      O => \could_multi_bursts.addr_buf[17]_i_2_n_4\
    );
\could_multi_bursts.addr_buf[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(16),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(14),
      O => \could_multi_bursts.addr_buf[17]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(15),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(13),
      O => \could_multi_bursts.addr_buf[17]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(14),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(12),
      O => \could_multi_bursts.addr_buf[17]_i_5_n_4\
    );
\could_multi_bursts.addr_buf[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(21),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(19),
      O => \could_multi_bursts.addr_buf[21]_i_2_n_4\
    );
\could_multi_bursts.addr_buf[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(20),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(18),
      O => \could_multi_bursts.addr_buf[21]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(19),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(17),
      O => \could_multi_bursts.addr_buf[21]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[21]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(18),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(16),
      O => \could_multi_bursts.addr_buf[21]_i_5_n_4\
    );
\could_multi_bursts.addr_buf[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(25),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(23),
      O => \could_multi_bursts.addr_buf[25]_i_2_n_4\
    );
\could_multi_bursts.addr_buf[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(24),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(22),
      O => \could_multi_bursts.addr_buf[25]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(23),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(21),
      O => \could_multi_bursts.addr_buf[25]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(22),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(20),
      O => \could_multi_bursts.addr_buf[25]_i_5_n_4\
    );
\could_multi_bursts.addr_buf[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(29),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(27),
      O => \could_multi_bursts.addr_buf[29]_i_2_n_4\
    );
\could_multi_bursts.addr_buf[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(28),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(26),
      O => \could_multi_bursts.addr_buf[29]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(27),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(25),
      O => \could_multi_bursts.addr_buf[29]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[29]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(26),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(24),
      O => \could_multi_bursts.addr_buf[29]_i_5_n_4\
    );
\could_multi_bursts.addr_buf[33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(33),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(31),
      O => \could_multi_bursts.addr_buf[33]_i_2_n_4\
    );
\could_multi_bursts.addr_buf[33]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(32),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(30),
      O => \could_multi_bursts.addr_buf[33]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[33]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(31),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(29),
      O => \could_multi_bursts.addr_buf[33]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[33]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(30),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(28),
      O => \could_multi_bursts.addr_buf[33]_i_5_n_4\
    );
\could_multi_bursts.addr_buf[37]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(37),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(35),
      O => \could_multi_bursts.addr_buf[37]_i_2_n_4\
    );
\could_multi_bursts.addr_buf[37]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(36),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(34),
      O => \could_multi_bursts.addr_buf[37]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[37]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(35),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(33),
      O => \could_multi_bursts.addr_buf[37]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[37]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(34),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(32),
      O => \could_multi_bursts.addr_buf[37]_i_5_n_4\
    );
\could_multi_bursts.addr_buf[41]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(41),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(39),
      O => \could_multi_bursts.addr_buf[41]_i_2_n_4\
    );
\could_multi_bursts.addr_buf[41]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(40),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(38),
      O => \could_multi_bursts.addr_buf[41]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[41]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(39),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(37),
      O => \could_multi_bursts.addr_buf[41]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[41]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(38),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(36),
      O => \could_multi_bursts.addr_buf[41]_i_5_n_4\
    );
\could_multi_bursts.addr_buf[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(45),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(43),
      O => \could_multi_bursts.addr_buf[45]_i_2_n_4\
    );
\could_multi_bursts.addr_buf[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(44),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(42),
      O => \could_multi_bursts.addr_buf[45]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[45]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(43),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(41),
      O => \could_multi_bursts.addr_buf[45]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[45]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(42),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(40),
      O => \could_multi_bursts.addr_buf[45]_i_5_n_4\
    );
\could_multi_bursts.addr_buf[49]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(49),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(47),
      O => \could_multi_bursts.addr_buf[49]_i_2_n_4\
    );
\could_multi_bursts.addr_buf[49]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(48),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(46),
      O => \could_multi_bursts.addr_buf[49]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[49]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(47),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(45),
      O => \could_multi_bursts.addr_buf[49]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[49]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(46),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(44),
      O => \could_multi_bursts.addr_buf[49]_i_5_n_4\
    );
\could_multi_bursts.addr_buf[53]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(53),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(51),
      O => \could_multi_bursts.addr_buf[53]_i_2_n_4\
    );
\could_multi_bursts.addr_buf[53]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(52),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(50),
      O => \could_multi_bursts.addr_buf[53]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[53]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(51),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(49),
      O => \could_multi_bursts.addr_buf[53]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[53]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(50),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(48),
      O => \could_multi_bursts.addr_buf[53]_i_5_n_4\
    );
\could_multi_bursts.addr_buf[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(57),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(55),
      O => \could_multi_bursts.addr_buf[57]_i_2_n_4\
    );
\could_multi_bursts.addr_buf[57]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(56),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(54),
      O => \could_multi_bursts.addr_buf[57]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[57]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(55),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(53),
      O => \could_multi_bursts.addr_buf[57]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[57]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(54),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(52),
      O => \could_multi_bursts.addr_buf[57]_i_5_n_4\
    );
\could_multi_bursts.addr_buf[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_2_n_4\
    );
\could_multi_bursts.addr_buf[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_5_n_4\
    );
\could_multi_bursts.addr_buf[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \^m_axi_gmem_araddr\(3),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(5),
      O => \could_multi_bursts.addr_buf[5]_i_6_n_4\
    );
\could_multi_bursts.addr_buf[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \^m_axi_gmem_araddr\(2),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(4),
      O => \could_multi_bursts.addr_buf[5]_i_7_n_4\
    );
\could_multi_bursts.addr_buf[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \^m_axi_gmem_araddr\(1),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(3),
      O => \could_multi_bursts.addr_buf[5]_i_8_n_4\
    );
\could_multi_bursts.addr_buf[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \^m_axi_gmem_araddr\(0),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(2),
      O => \could_multi_bursts.addr_buf[5]_i_9_n_4\
    );
\could_multi_bursts.addr_buf[61]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(61),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(59),
      O => \could_multi_bursts.addr_buf[61]_i_2_n_4\
    );
\could_multi_bursts.addr_buf[61]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(60),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(58),
      O => \could_multi_bursts.addr_buf[61]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[61]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(59),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(57),
      O => \could_multi_bursts.addr_buf[61]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[61]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(58),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(56),
      O => \could_multi_bursts.addr_buf[61]_i_5_n_4\
    );
\could_multi_bursts.addr_buf[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_n_4\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      O => \^ost_ctrl_valid\
    );
\could_multi_bursts.addr_buf[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(63),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(61),
      O => \could_multi_bursts.addr_buf[63]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(62),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(60),
      O => \could_multi_bursts.addr_buf[63]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[9]_i_2_n_4\
    );
\could_multi_bursts.addr_buf[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(9),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(7),
      O => \could_multi_bursts.addr_buf[9]_i_3_n_4\
    );
\could_multi_bursts.addr_buf[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(8),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(6),
      O => \could_multi_bursts.addr_buf[9]_i_4_n_4\
    );
\could_multi_bursts.addr_buf[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(7),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(5),
      O => \could_multi_bursts.addr_buf[9]_i_5_n_4\
    );
\could_multi_bursts.addr_buf[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \^m_axi_gmem_araddr\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(6),
      O => \could_multi_bursts.addr_buf[9]_i_6_n_4\
    );
\could_multi_bursts.addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_11\,
      Q => \^m_axi_gmem_araddr\(8),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_10\,
      Q => \^m_axi_gmem_araddr\(9),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_9\,
      Q => \^m_axi_gmem_araddr\(10),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_8\,
      Q => \^m_axi_gmem_araddr\(11),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[9]_i_1_n_4\,
      CO(3) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_4\,
      CO(2) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_5\,
      CO(1) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_6\,
      CO(0) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_8\,
      O(2) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_9\,
      O(1) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_11\,
      S(3) => \could_multi_bursts.addr_buf[13]_i_2_n_4\,
      S(2) => \could_multi_bursts.addr_buf[13]_i_3_n_4\,
      S(1) => \could_multi_bursts.addr_buf[13]_i_4_n_4\,
      S(0) => \could_multi_bursts.addr_buf[13]_i_5_n_4\
    );
\could_multi_bursts.addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_11\,
      Q => \^m_axi_gmem_araddr\(12),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_10\,
      Q => \^m_axi_gmem_araddr\(13),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_9\,
      Q => \^m_axi_gmem_araddr\(14),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_8\,
      Q => \^m_axi_gmem_araddr\(15),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[13]_i_1_n_4\,
      CO(3) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_4\,
      CO(2) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_5\,
      CO(1) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_6\,
      CO(0) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_8\,
      O(2) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_9\,
      O(1) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_11\,
      S(3) => \could_multi_bursts.addr_buf[17]_i_2_n_4\,
      S(2) => \could_multi_bursts.addr_buf[17]_i_3_n_4\,
      S(1) => \could_multi_bursts.addr_buf[17]_i_4_n_4\,
      S(0) => \could_multi_bursts.addr_buf[17]_i_5_n_4\
    );
\could_multi_bursts.addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_11\,
      Q => \^m_axi_gmem_araddr\(16),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_10\,
      Q => \^m_axi_gmem_araddr\(17),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_9\,
      Q => \^m_axi_gmem_araddr\(18),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_8\,
      Q => \^m_axi_gmem_araddr\(19),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[17]_i_1_n_4\,
      CO(3) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_4\,
      CO(2) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_5\,
      CO(1) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_6\,
      CO(0) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_8\,
      O(2) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_9\,
      O(1) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_11\,
      S(3) => \could_multi_bursts.addr_buf[21]_i_2_n_4\,
      S(2) => \could_multi_bursts.addr_buf[21]_i_3_n_4\,
      S(1) => \could_multi_bursts.addr_buf[21]_i_4_n_4\,
      S(0) => \could_multi_bursts.addr_buf[21]_i_5_n_4\
    );
\could_multi_bursts.addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_11\,
      Q => \^m_axi_gmem_araddr\(20),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_10\,
      Q => \^m_axi_gmem_araddr\(21),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_9\,
      Q => \^m_axi_gmem_araddr\(22),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_8\,
      Q => \^m_axi_gmem_araddr\(23),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[21]_i_1_n_4\,
      CO(3) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_4\,
      CO(2) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_5\,
      CO(1) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_6\,
      CO(0) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_8\,
      O(2) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_9\,
      O(1) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_11\,
      S(3) => \could_multi_bursts.addr_buf[25]_i_2_n_4\,
      S(2) => \could_multi_bursts.addr_buf[25]_i_3_n_4\,
      S(1) => \could_multi_bursts.addr_buf[25]_i_4_n_4\,
      S(0) => \could_multi_bursts.addr_buf[25]_i_5_n_4\
    );
\could_multi_bursts.addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_11\,
      Q => \^m_axi_gmem_araddr\(24),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_10\,
      Q => \^m_axi_gmem_araddr\(25),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_9\,
      Q => \^m_axi_gmem_araddr\(26),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_8\,
      Q => \^m_axi_gmem_araddr\(27),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[25]_i_1_n_4\,
      CO(3) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_4\,
      CO(2) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_5\,
      CO(1) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_6\,
      CO(0) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_8\,
      O(2) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_9\,
      O(1) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_11\,
      S(3) => \could_multi_bursts.addr_buf[29]_i_2_n_4\,
      S(2) => \could_multi_bursts.addr_buf[29]_i_3_n_4\,
      S(1) => \could_multi_bursts.addr_buf[29]_i_4_n_4\,
      S(0) => \could_multi_bursts.addr_buf[29]_i_5_n_4\
    );
\could_multi_bursts.addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_11\,
      Q => \^m_axi_gmem_araddr\(0),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_11\,
      Q => \^m_axi_gmem_araddr\(28),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_10\,
      Q => \^m_axi_gmem_araddr\(29),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_9\,
      Q => \^m_axi_gmem_araddr\(30),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_8\,
      Q => \^m_axi_gmem_araddr\(31),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[29]_i_1_n_4\,
      CO(3) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_4\,
      CO(2) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_5\,
      CO(1) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_6\,
      CO(0) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_8\,
      O(2) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_9\,
      O(1) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_11\,
      S(3) => \could_multi_bursts.addr_buf[33]_i_2_n_4\,
      S(2) => \could_multi_bursts.addr_buf[33]_i_3_n_4\,
      S(1) => \could_multi_bursts.addr_buf[33]_i_4_n_4\,
      S(0) => \could_multi_bursts.addr_buf[33]_i_5_n_4\
    );
\could_multi_bursts.addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_11\,
      Q => \^m_axi_gmem_araddr\(32),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_10\,
      Q => \^m_axi_gmem_araddr\(33),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_9\,
      Q => \^m_axi_gmem_araddr\(34),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_8\,
      Q => \^m_axi_gmem_araddr\(35),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[33]_i_1_n_4\,
      CO(3) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_4\,
      CO(2) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_5\,
      CO(1) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_6\,
      CO(0) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_8\,
      O(2) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_9\,
      O(1) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_11\,
      S(3) => \could_multi_bursts.addr_buf[37]_i_2_n_4\,
      S(2) => \could_multi_bursts.addr_buf[37]_i_3_n_4\,
      S(1) => \could_multi_bursts.addr_buf[37]_i_4_n_4\,
      S(0) => \could_multi_bursts.addr_buf[37]_i_5_n_4\
    );
\could_multi_bursts.addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_11\,
      Q => \^m_axi_gmem_araddr\(36),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_10\,
      Q => \^m_axi_gmem_araddr\(37),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_10\,
      Q => \^m_axi_gmem_araddr\(1),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_9\,
      Q => \^m_axi_gmem_araddr\(38),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_8\,
      Q => \^m_axi_gmem_araddr\(39),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[37]_i_1_n_4\,
      CO(3) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_4\,
      CO(2) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_5\,
      CO(1) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_6\,
      CO(0) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_8\,
      O(2) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_9\,
      O(1) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_11\,
      S(3) => \could_multi_bursts.addr_buf[41]_i_2_n_4\,
      S(2) => \could_multi_bursts.addr_buf[41]_i_3_n_4\,
      S(1) => \could_multi_bursts.addr_buf[41]_i_4_n_4\,
      S(0) => \could_multi_bursts.addr_buf[41]_i_5_n_4\
    );
\could_multi_bursts.addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_11\,
      Q => \^m_axi_gmem_araddr\(40),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_10\,
      Q => \^m_axi_gmem_araddr\(41),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_9\,
      Q => \^m_axi_gmem_araddr\(42),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_8\,
      Q => \^m_axi_gmem_araddr\(43),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[41]_i_1_n_4\,
      CO(3) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_4\,
      CO(2) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_5\,
      CO(1) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_6\,
      CO(0) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_8\,
      O(2) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_9\,
      O(1) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_11\,
      S(3) => \could_multi_bursts.addr_buf[45]_i_2_n_4\,
      S(2) => \could_multi_bursts.addr_buf[45]_i_3_n_4\,
      S(1) => \could_multi_bursts.addr_buf[45]_i_4_n_4\,
      S(0) => \could_multi_bursts.addr_buf[45]_i_5_n_4\
    );
\could_multi_bursts.addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_11\,
      Q => \^m_axi_gmem_araddr\(44),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_10\,
      Q => \^m_axi_gmem_araddr\(45),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_9\,
      Q => \^m_axi_gmem_araddr\(46),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_8\,
      Q => \^m_axi_gmem_araddr\(47),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[45]_i_1_n_4\,
      CO(3) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_4\,
      CO(2) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_5\,
      CO(1) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_6\,
      CO(0) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_8\,
      O(2) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_9\,
      O(1) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_11\,
      S(3) => \could_multi_bursts.addr_buf[49]_i_2_n_4\,
      S(2) => \could_multi_bursts.addr_buf[49]_i_3_n_4\,
      S(1) => \could_multi_bursts.addr_buf[49]_i_4_n_4\,
      S(0) => \could_multi_bursts.addr_buf[49]_i_5_n_4\
    );
\could_multi_bursts.addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_9\,
      Q => \^m_axi_gmem_araddr\(2),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_11\,
      Q => \^m_axi_gmem_araddr\(48),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_10\,
      Q => \^m_axi_gmem_araddr\(49),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_9\,
      Q => \^m_axi_gmem_araddr\(50),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_8\,
      Q => \^m_axi_gmem_araddr\(51),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[49]_i_1_n_4\,
      CO(3) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_4\,
      CO(2) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_5\,
      CO(1) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_6\,
      CO(0) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_8\,
      O(2) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_9\,
      O(1) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_11\,
      S(3) => \could_multi_bursts.addr_buf[53]_i_2_n_4\,
      S(2) => \could_multi_bursts.addr_buf[53]_i_3_n_4\,
      S(1) => \could_multi_bursts.addr_buf[53]_i_4_n_4\,
      S(0) => \could_multi_bursts.addr_buf[53]_i_5_n_4\
    );
\could_multi_bursts.addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_11\,
      Q => \^m_axi_gmem_araddr\(52),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_10\,
      Q => \^m_axi_gmem_araddr\(53),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_9\,
      Q => \^m_axi_gmem_araddr\(54),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_8\,
      Q => \^m_axi_gmem_araddr\(55),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[53]_i_1_n_4\,
      CO(3) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_4\,
      CO(2) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_5\,
      CO(1) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_6\,
      CO(0) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_8\,
      O(2) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_9\,
      O(1) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_11\,
      S(3) => \could_multi_bursts.addr_buf[57]_i_2_n_4\,
      S(2) => \could_multi_bursts.addr_buf[57]_i_3_n_4\,
      S(1) => \could_multi_bursts.addr_buf[57]_i_4_n_4\,
      S(0) => \could_multi_bursts.addr_buf[57]_i_5_n_4\
    );
\could_multi_bursts.addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_11\,
      Q => \^m_axi_gmem_araddr\(56),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_10\,
      Q => \^m_axi_gmem_araddr\(57),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_8\,
      Q => \^m_axi_gmem_araddr\(3),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_4\,
      CO(2) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_5\,
      CO(1) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_6\,
      CO(0) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \could_multi_bursts.addr_buf[5]_i_2_n_4\,
      DI(2) => \could_multi_bursts.addr_buf[5]_i_3_n_4\,
      DI(1) => \could_multi_bursts.addr_buf[5]_i_4_n_4\,
      DI(0) => \could_multi_bursts.addr_buf[5]_i_5_n_4\,
      O(3) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_8\,
      O(2) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_9\,
      O(1) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_11\,
      S(3) => \could_multi_bursts.addr_buf[5]_i_6_n_4\,
      S(2) => \could_multi_bursts.addr_buf[5]_i_7_n_4\,
      S(1) => \could_multi_bursts.addr_buf[5]_i_8_n_4\,
      S(0) => \could_multi_bursts.addr_buf[5]_i_9_n_4\
    );
\could_multi_bursts.addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_9\,
      Q => \^m_axi_gmem_araddr\(58),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_8\,
      Q => \^m_axi_gmem_araddr\(59),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[57]_i_1_n_4\,
      CO(3) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_4\,
      CO(2) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_5\,
      CO(1) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_6\,
      CO(0) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_8\,
      O(2) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_9\,
      O(1) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_11\,
      S(3) => \could_multi_bursts.addr_buf[61]_i_2_n_4\,
      S(2) => \could_multi_bursts.addr_buf[61]_i_3_n_4\,
      S(1) => \could_multi_bursts.addr_buf[61]_i_4_n_4\,
      S(0) => \could_multi_bursts.addr_buf[61]_i_5_n_4\
    );
\could_multi_bursts.addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[63]_i_2_n_11\,
      Q => \^m_axi_gmem_araddr\(60),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[63]_i_2_n_10\,
      Q => \^m_axi_gmem_araddr\(61),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[61]_i_1_n_4\,
      CO(3 downto 1) => \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \could_multi_bursts.addr_buf_reg[63]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \could_multi_bursts.addr_buf_reg[63]_i_2_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[63]_i_2_n_11\,
      S(3 downto 2) => B"00",
      S(1) => \could_multi_bursts.addr_buf[63]_i_3_n_4\,
      S(0) => \could_multi_bursts.addr_buf[63]_i_4_n_4\
    );
\could_multi_bursts.addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_11\,
      Q => \^m_axi_gmem_araddr\(4),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_10\,
      Q => \^m_axi_gmem_araddr\(5),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_9\,
      Q => \^m_axi_gmem_araddr\(6),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_8\,
      Q => \^m_axi_gmem_araddr\(7),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[5]_i_1_n_4\,
      CO(3) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_4\,
      CO(2) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_5\,
      CO(1) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_6\,
      CO(0) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \could_multi_bursts.addr_buf[9]_i_2_n_4\,
      O(3) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_8\,
      O(2) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_9\,
      O(1) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_10\,
      O(0) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_11\,
      S(3) => \could_multi_bursts.addr_buf[9]_i_3_n_4\,
      S(2) => \could_multi_bursts.addr_buf[9]_i_4_n_4\,
      S(1) => \could_multi_bursts.addr_buf[9]_i_5_n_4\,
      S(0) => \could_multi_bursts.addr_buf[9]_i_6_n_4\
    );
\could_multi_bursts.addr_step[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_4\,
      I1 => \sect_len_buf_reg_n_4_[0]\,
      O => \could_multi_bursts.addr_step1\(0)
    );
\could_multi_bursts.addr_step[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \sect_len_buf_reg_n_4_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_4\,
      I2 => \sect_len_buf_reg_n_4_[1]\,
      O => \could_multi_bursts.addr_step1\(1)
    );
\could_multi_bursts.addr_step[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \sect_len_buf_reg_n_4_[0]\,
      I1 => \sect_len_buf_reg_n_4_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_4\,
      I3 => \sect_len_buf_reg_n_4_[2]\,
      O => \could_multi_bursts.addr_step1\(2)
    );
\could_multi_bursts.addr_step[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \sect_len_buf_reg_n_4_[1]\,
      I1 => \sect_len_buf_reg_n_4_[0]\,
      I2 => \sect_len_buf_reg_n_4_[2]\,
      I3 => \could_multi_bursts.last_loop_reg_n_4\,
      I4 => \sect_len_buf_reg_n_4_[3]\,
      O => \could_multi_bursts.addr_step1\(3)
    );
\could_multi_bursts.addr_step[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F0F0F"
    )
        port map (
      I0 => \sect_len_buf_reg_n_4_[3]\,
      I1 => \sect_len_buf_reg_n_4_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_4\,
      I3 => \sect_len_buf_reg_n_4_[0]\,
      I4 => \sect_len_buf_reg_n_4_[2]\,
      O => \could_multi_bursts.addr_step1\(4)
    );
\could_multi_bursts.addr_step_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step1\(0),
      Q => \could_multi_bursts.addr_step\(2),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_step_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step1\(1),
      Q => \could_multi_bursts.addr_step\(3),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_step_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step1\(2),
      Q => \could_multi_bursts.addr_step\(4),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_step_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step1\(3),
      Q => \could_multi_bursts.addr_step\(5),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.addr_step_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step1\(4),
      Q => \could_multi_bursts.addr_step\(6),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.burst_valid_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EA"
    )
        port map (
      I0 => \^could_multi_bursts.burst_valid_reg_0\,
      I1 => \could_multi_bursts.sect_handling_reg_n_4\,
      I2 => ost_ctrl_ready,
      I3 => m_axi_gmem_ARREADY,
      O => \could_multi_bursts.burst_valid_i_2_n_4\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_2_n_4\,
      Q => \^could_multi_bursts.burst_valid_reg_0\,
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_15_in,
      Q => \could_multi_bursts.first_loop\,
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.last_loop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_i_2_n_4\,
      I1 => p_0_in(5),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      I4 => p_15_in,
      I5 => \could_multi_bursts.last_loop_i_3_n_4\,
      O => \could_multi_bursts.last_loop_i_1_n_4\
    );
\could_multi_bursts.last_loop_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F000F11"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_i_4_n_4\,
      I1 => \could_multi_bursts.last_loop_i_5_n_4\,
      I2 => beat_len(9),
      I3 => \single_sect__18\,
      I4 => \could_multi_bursts.last_loop_i_6_n_4\,
      O => \could_multi_bursts.last_loop_i_2_n_4\
    );
\could_multi_bursts.last_loop_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_4_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_4_[3]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_4_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_4_[1]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_4_[5]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_4_[4]\,
      O => \could_multi_bursts.last_loop_i_3_n_4\
    );
\could_multi_bursts.last_loop_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE3"
    )
        port map (
      I0 => end_from_4k(5),
      I1 => first_sect_reg_n_4,
      I2 => last_sect_reg_n_4,
      I3 => start_to_4k(5),
      O => \could_multi_bursts.last_loop_i_4_n_4\
    );
\could_multi_bursts.last_loop_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE3"
    )
        port map (
      I0 => end_from_4k(4),
      I1 => first_sect_reg_n_4,
      I2 => last_sect_reg_n_4,
      I3 => start_to_4k(4),
      O => \could_multi_bursts.last_loop_i_5_n_4\
    );
\could_multi_bursts.last_loop_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE3"
    )
        port map (
      I0 => end_from_4k(6),
      I1 => first_sect_reg_n_4,
      I2 => last_sect_reg_n_4,
      I3 => start_to_4k(6),
      O => \could_multi_bursts.last_loop_i_6_n_4\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_i_1_n_4\,
      Q => \could_multi_bursts.last_loop_reg_n_4\,
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.len_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_4_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_4\,
      O => \could_multi_bursts.len_tmp\(0)
    );
\could_multi_bursts.len_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_4_[1]\,
      I1 => \could_multi_bursts.last_loop_reg_n_4\,
      O => \could_multi_bursts.len_tmp\(1)
    );
\could_multi_bursts.len_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_4_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_4\,
      O => \could_multi_bursts.len_tmp\(2)
    );
\could_multi_bursts.len_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_4_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_4\,
      O => \could_multi_bursts.len_tmp\(3)
    );
\could_multi_bursts.len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(0),
      Q => m_axi_gmem_ARLEN(0),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(1),
      Q => m_axi_gmem_ARLEN(1),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(2),
      Q => m_axi_gmem_ARLEN(2),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(3),
      Q => m_axi_gmem_ARLEN(3),
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_15_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_4_[0]\,
      O => \could_multi_bursts.loop_cnt[0]_i_1_n_4\
    );
\could_multi_bursts.loop_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(4),
      I1 => first_sect_reg_n_4,
      I2 => last_sect_reg_n_4,
      I3 => start_to_4k(4),
      I4 => \single_sect__18\,
      I5 => beat_len(9),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_4_[1]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_4_[0]\,
      I2 => p_15_in,
      I3 => p_0_in(1),
      O => \could_multi_bursts.loop_cnt[1]_i_1_n_4\
    );
\could_multi_bursts.loop_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(5),
      I1 => first_sect_reg_n_4,
      I2 => last_sect_reg_n_4,
      I3 => start_to_4k(5),
      I4 => \single_sect__18\,
      I5 => beat_len(9),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_4_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_4_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_4_[1]\,
      I3 => p_15_in,
      I4 => p_0_in(2),
      O => \could_multi_bursts.loop_cnt[2]_i_1_n_4\
    );
\could_multi_bursts.loop_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(6),
      I1 => first_sect_reg_n_4,
      I2 => last_sect_reg_n_4,
      I3 => start_to_4k(6),
      I4 => \single_sect__18\,
      I5 => beat_len(9),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_4_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_4_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_4_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_4_[2]\,
      I4 => p_15_in,
      I5 => p_0_in(3),
      O => \could_multi_bursts.loop_cnt[3]_i_1_n_4\
    );
\could_multi_bursts.loop_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(7),
      I1 => first_sect_reg_n_4,
      I2 => last_sect_reg_n_4,
      I3 => start_to_4k(7),
      I4 => \single_sect__18\,
      I5 => beat_len(9),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_4_[4]\,
      I1 => \could_multi_bursts.loop_cnt[4]_i_2_n_4\,
      I2 => p_15_in,
      I3 => p_0_in(4),
      O => \could_multi_bursts.loop_cnt[4]_i_1_n_4\
    );
\could_multi_bursts.loop_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_4_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_4_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_4_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_4_[3]\,
      O => \could_multi_bursts.loop_cnt[4]_i_2_n_4\
    );
\could_multi_bursts.loop_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(8),
      I1 => first_sect_reg_n_4,
      I2 => last_sect_reg_n_4,
      I3 => start_to_4k(8),
      I4 => \single_sect__18\,
      I5 => beat_len(9),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFAA00AA"
    )
        port map (
      I0 => req_handling_reg_n_4,
      I1 => m_axi_gmem_ARREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg_n_4\,
      I4 => ost_ctrl_ready,
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_4_[5]\,
      I1 => \could_multi_bursts.loop_cnt[5]_i_3_n_4\,
      I2 => p_15_in,
      I3 => p_0_in(5),
      O => \could_multi_bursts.loop_cnt[5]_i_2_n_4\
    );
\could_multi_bursts.loop_cnt[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_4_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_4_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_4_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_4_[2]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_4_[4]\,
      O => \could_multi_bursts.loop_cnt[5]_i_3_n_4\
    );
\could_multi_bursts.loop_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(9),
      I1 => first_sect_reg_n_4,
      I2 => last_sect_reg_n_4,
      I3 => start_to_4k(9),
      I4 => \single_sect__18\,
      I5 => beat_len(9),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1_n_4\,
      Q => \could_multi_bursts.loop_cnt_reg_n_4_[0]\,
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1_n_4\,
      Q => \could_multi_bursts.loop_cnt_reg_n_4_[1]\,
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1_n_4\,
      Q => \could_multi_bursts.loop_cnt_reg_n_4_[2]\,
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1_n_4\,
      Q => \could_multi_bursts.loop_cnt_reg_n_4_[3]\,
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_1_n_4\,
      Q => \could_multi_bursts.loop_cnt_reg_n_4_[4]\,
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[5]_i_2_n_4\,
      Q => \could_multi_bursts.loop_cnt_reg_n_4_[5]\,
      R => \^ap_rst_n_0\
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44C4CCCC"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_n_4\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      I4 => \could_multi_bursts.last_loop_reg_n_4\,
      I5 => req_handling_reg_n_4,
      O => \could_multi_bursts.sect_handling_i_1_n_4\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1_n_4\,
      Q => \could_multi_bursts.sect_handling_reg_n_4\,
      R => \^ap_rst_n_0\
    );
end_from_4k1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_from_4k1_carry_n_4,
      CO(2) => end_from_4k1_carry_n_5,
      CO(1) => end_from_4k1_carry_n_6,
      CO(0) => end_from_4k1_carry_n_7,
      CYINIT => '0',
      DI(3) => rs_req_n_124,
      DI(2) => rs_req_n_125,
      DI(1) => rs_req_n_126,
      DI(0) => rs_req_n_127,
      O(3 downto 0) => end_from_4k1(5 downto 2),
      S(3) => rs_req_n_148,
      S(2) => rs_req_n_149,
      S(1) => rs_req_n_150,
      S(0) => rs_req_n_151
    );
\end_from_4k1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_from_4k1_carry_n_4,
      CO(3) => \end_from_4k1_carry__0_n_4\,
      CO(2) => \end_from_4k1_carry__0_n_5\,
      CO(1) => \end_from_4k1_carry__0_n_6\,
      CO(0) => \end_from_4k1_carry__0_n_7\,
      CYINIT => '0',
      DI(3) => rs_req_n_120,
      DI(2) => rs_req_n_121,
      DI(1) => rs_req_n_122,
      DI(0) => rs_req_n_123,
      O(3 downto 0) => end_from_4k1(9 downto 6),
      S(3) => rs_req_n_152,
      S(2) => rs_req_n_153,
      S(1) => rs_req_n_154,
      S(0) => rs_req_n_155
    );
\end_from_4k1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k1_carry__0_n_4\,
      CO(3 downto 1) => \NLW_end_from_4k1_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_from_4k1_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => rs_req_n_119,
      O(3 downto 2) => \NLW_end_from_4k1_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => end_from_4k1(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => rs_req_n_156,
      S(0) => rs_req_n_157
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(2),
      Q => end_from_4k(0),
      R => \^ap_rst_n_0\
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(3),
      Q => end_from_4k(1),
      R => \^ap_rst_n_0\
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(4),
      Q => end_from_4k(2),
      R => \^ap_rst_n_0\
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(5),
      Q => end_from_4k(3),
      R => \^ap_rst_n_0\
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(6),
      Q => end_from_4k(4),
      R => \^ap_rst_n_0\
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(7),
      Q => end_from_4k(5),
      R => \^ap_rst_n_0\
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(8),
      Q => end_from_4k(6),
      R => \^ap_rst_n_0\
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(9),
      Q => end_from_4k(7),
      R => \^ap_rst_n_0\
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(10),
      Q => end_from_4k(8),
      R => \^ap_rst_n_0\
    );
\end_from_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(11),
      Q => end_from_4k(9),
      R => \^ap_rst_n_0\
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => next_req,
      Q => first_sect_reg_n_4,
      R => \^ap_rst_n_0\
    );
last_sect_buf_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \single_sect__18\,
      I1 => last_sect_reg_n_4,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => \^ap_rst_n_0\
    );
last_sect_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => sect_total(4),
      I2 => sect_total_buf_reg(3),
      I3 => first_sect_reg_n_4,
      I4 => sect_total(3),
      O => last_sect_i_10_n_4
    );
last_sect_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sect_total_buf_reg(18),
      I1 => sect_total(18),
      I2 => sect_total_buf_reg(19),
      I3 => first_sect_reg_n_4,
      I4 => sect_total(19),
      O => last_sect_i_11_n_4
    );
last_sect_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => sect_total_buf_reg(16),
      I1 => sect_total_buf_reg(17),
      I2 => first_sect_reg_n_4,
      I3 => sect_total(16),
      I4 => sect_total(17),
      O => last_sect_i_12_n_4
    );
last_sect_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(13),
      O => last_sect_i_13_n_4
    );
last_sect_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => last_sect_i_3_n_4,
      I1 => last_sect_i_4_n_4,
      I2 => last_sect_i_5_n_4,
      I3 => last_sect_i_6_n_4,
      I4 => last_sect_i_7_n_4,
      I5 => last_sect_i_8_n_4,
      O => last_sect_i_2_n_4
    );
last_sect_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => sect_total_buf_reg(6),
      I1 => sect_total_buf_reg(7),
      I2 => sect_total_buf_reg(2),
      I3 => sect_total_buf_reg(1),
      I4 => first_sect_reg_n_4,
      I5 => last_sect_i_9_n_4,
      O => last_sect_i_3_n_4
    );
last_sect_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008830B800000000"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(0),
      I3 => sect_total(5),
      I4 => sect_total_buf_reg(5),
      I5 => last_sect_i_10_n_4,
      O => last_sect_i_4_n_4
    );
last_sect_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sect_total_buf_reg(9),
      I1 => sect_total(9),
      I2 => sect_total_buf_reg(8),
      I3 => first_sect_reg_n_4,
      I4 => sect_total(8),
      O => last_sect_i_5_n_4
    );
last_sect_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47000000"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(15),
      I3 => last_sect_i_11_n_4,
      I4 => last_sect_i_12_n_4,
      O => last_sect_i_6_n_4
    );
last_sect_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sect_total(10),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(10),
      I3 => sect_total(11),
      I4 => sect_total_buf_reg(11),
      I5 => last_sect_i_13_n_4,
      O => last_sect_i_7_n_4
    );
last_sect_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => sect_total_buf_reg(12),
      I1 => sect_total_buf_reg(14),
      I2 => first_sect_reg_n_4,
      I3 => sect_total(12),
      I4 => sect_total(14),
      O => last_sect_i_8_n_4
    );
last_sect_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => first_sect_reg_n_4,
      I1 => sect_total(1),
      I2 => sect_total(2),
      I3 => sect_total(7),
      I4 => sect_total(6),
      O => last_sect_i_9_n_4
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_10,
      Q => last_sect_reg_n_4,
      R => '0'
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => \dout_reg[0]\,
      I1 => m_axi_gmem_ARREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg_n_4\,
      I4 => ost_ctrl_ready,
      O => push
    );
\mem_reg[14][0]_srl15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_4\,
      I1 => last_sect_buf,
      O => ost_ctrl_info
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_7,
      Q => req_handling_reg_n_4,
      R => \^ap_rst_n_0\
    );
rs_req: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_reg_slice
     port map (
      ARVALID_Dummy => ARVALID_Dummy,
      D(51) => rs_req_n_12,
      D(50) => rs_req_n_13,
      D(49) => rs_req_n_14,
      D(48) => rs_req_n_15,
      D(47) => rs_req_n_16,
      D(46) => rs_req_n_17,
      D(45) => rs_req_n_18,
      D(44) => rs_req_n_19,
      D(43) => rs_req_n_20,
      D(42) => rs_req_n_21,
      D(41) => rs_req_n_22,
      D(40) => rs_req_n_23,
      D(39) => rs_req_n_24,
      D(38) => rs_req_n_25,
      D(37) => rs_req_n_26,
      D(36) => rs_req_n_27,
      D(35) => rs_req_n_28,
      D(34) => rs_req_n_29,
      D(33) => rs_req_n_30,
      D(32) => rs_req_n_31,
      D(31) => rs_req_n_32,
      D(30) => rs_req_n_33,
      D(29) => rs_req_n_34,
      D(28) => rs_req_n_35,
      D(27) => rs_req_n_36,
      D(26) => rs_req_n_37,
      D(25) => rs_req_n_38,
      D(24) => rs_req_n_39,
      D(23) => rs_req_n_40,
      D(22) => rs_req_n_41,
      D(21) => rs_req_n_42,
      D(20) => rs_req_n_43,
      D(19) => rs_req_n_44,
      D(18) => rs_req_n_45,
      D(17) => rs_req_n_46,
      D(16) => rs_req_n_47,
      D(15) => rs_req_n_48,
      D(14) => rs_req_n_49,
      D(13) => rs_req_n_50,
      D(12) => rs_req_n_51,
      D(11) => rs_req_n_52,
      D(10) => rs_req_n_53,
      D(9) => rs_req_n_54,
      D(8) => rs_req_n_55,
      D(7) => rs_req_n_56,
      D(6) => rs_req_n_57,
      D(5) => rs_req_n_58,
      D(4) => rs_req_n_59,
      D(3) => rs_req_n_60,
      D(2) => rs_req_n_61,
      D(1) => rs_req_n_62,
      D(0) => rs_req_n_63,
      E(0) => first_sect,
      Q(63) => p_1_in(17),
      Q(62) => p_1_in(2),
      Q(61) => rs_req_n_66,
      Q(60) => rs_req_n_67,
      Q(59) => rs_req_n_68,
      Q(58) => rs_req_n_69,
      Q(57) => rs_req_n_70,
      Q(56) => rs_req_n_71,
      Q(55) => rs_req_n_72,
      Q(54) => rs_req_n_73,
      Q(53) => rs_req_n_74,
      Q(52) => rs_req_n_75,
      Q(51) => rs_req_n_76,
      Q(50) => rs_req_n_77,
      Q(49) => rs_req_n_78,
      Q(48) => rs_req_n_79,
      Q(47) => rs_req_n_80,
      Q(46) => rs_req_n_81,
      Q(45) => rs_req_n_82,
      Q(44) => rs_req_n_83,
      Q(43) => rs_req_n_84,
      Q(42) => rs_req_n_85,
      Q(41) => rs_req_n_86,
      Q(40) => rs_req_n_87,
      Q(39) => rs_req_n_88,
      Q(38) => rs_req_n_89,
      Q(37) => rs_req_n_90,
      Q(36) => rs_req_n_91,
      Q(35) => rs_req_n_92,
      Q(34) => rs_req_n_93,
      Q(33) => rs_req_n_94,
      Q(32) => rs_req_n_95,
      Q(31) => rs_req_n_96,
      Q(30) => rs_req_n_97,
      Q(29) => rs_req_n_98,
      Q(28) => rs_req_n_99,
      Q(27) => rs_req_n_100,
      Q(26) => rs_req_n_101,
      Q(25) => rs_req_n_102,
      Q(24) => rs_req_n_103,
      Q(23) => rs_req_n_104,
      Q(22) => rs_req_n_105,
      Q(21) => rs_req_n_106,
      Q(20) => rs_req_n_107,
      Q(19) => rs_req_n_108,
      Q(18) => rs_req_n_109,
      Q(17) => rs_req_n_110,
      Q(16) => rs_req_n_111,
      Q(15) => rs_req_n_112,
      Q(14) => rs_req_n_113,
      Q(13) => rs_req_n_114,
      Q(12) => rs_req_n_115,
      Q(11) => rs_req_n_116,
      Q(10) => rs_req_n_117,
      Q(9) => rs_req_n_118,
      Q(8) => rs_req_n_119,
      Q(7) => rs_req_n_120,
      Q(6) => rs_req_n_121,
      Q(5) => rs_req_n_122,
      Q(4) => rs_req_n_123,
      Q(3) => rs_req_n_124,
      Q(2) => rs_req_n_125,
      Q(1) => rs_req_n_126,
      Q(0) => rs_req_n_127,
      S(3) => \sect_total[1]_i_10_n_4\,
      S(2) => \sect_total[1]_i_11_n_4\,
      S(1) => \sect_total[1]_i_12_n_4\,
      S(0) => \sect_total[1]_i_13_n_4\,
      SR(0) => \^ap_rst_n_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => rs_req_n_10,
      \data_p1_reg[11]_0\(1) => rs_req_n_156,
      \data_p1_reg[11]_0\(0) => rs_req_n_157,
      \data_p1_reg[5]_0\(3) => rs_req_n_148,
      \data_p1_reg[5]_0\(2) => rs_req_n_149,
      \data_p1_reg[5]_0\(1) => rs_req_n_150,
      \data_p1_reg[5]_0\(0) => rs_req_n_151,
      \data_p1_reg[81]_0\(19 downto 0) => sect_total1(31 downto 12),
      \data_p1_reg[9]_0\(3) => rs_req_n_152,
      \data_p1_reg[9]_0\(2) => rs_req_n_153,
      \data_p1_reg[9]_0\(1) => rs_req_n_154,
      \data_p1_reg[9]_0\(0) => rs_req_n_155,
      \data_p2_reg[81]_0\(63 downto 0) => D(63 downto 0),
      \data_p2_reg[81]_1\(0) => E(0),
      last_sect_reg => rs_req_n_7,
      last_sect_reg_0 => last_sect_i_2_n_4,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      next_req => next_req,
      ost_ctrl_ready => ost_ctrl_ready,
      p_15_in => p_15_in,
      req_handling_reg => last_sect_reg_n_4,
      req_handling_reg_0 => req_handling_reg_n_4,
      s_ready_t_reg_0 => s_ready_t_reg,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_total[19]_i_3_0\(19 downto 0) => sect_total(19 downto 0),
      \sect_total_buf_reg[0]\ => \^could_multi_bursts.burst_valid_reg_0\,
      \sect_total_buf_reg[0]_0\ => \could_multi_bursts.last_loop_reg_n_4\,
      \sect_total_buf_reg[0]_1\ => \could_multi_bursts.sect_handling_reg_n_4\,
      \sect_total_reg[1]\(3) => \sect_total[1]_i_6_n_4\,
      \sect_total_reg[1]\(2) => \sect_total[1]_i_7_n_4\,
      \sect_total_reg[1]\(1) => \sect_total[1]_i_8_n_4\,
      \sect_total_reg[1]\(0) => \sect_total[1]_i_9_n_4\,
      \sect_total_reg[1]_0\(1) => \sect_total[1]_i_3_n_4\,
      \sect_total_reg[1]_0\(0) => \sect_total[1]_i_4_n_4\,
      \single_sect__18\ => \single_sect__18\
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_4,
      I1 => \start_addr_reg_n_4_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => first_sect_reg_n_4,
      I1 => p_15_in,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1_n_4\
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_4,
      I1 => \start_addr_reg_n_4_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[12]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[13]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[14]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[15]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[16]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[17]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[18]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[19]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[20]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[21]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[22]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[23]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[24]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[25]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[26]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[27]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[28]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[29]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_4,
      I1 => \start_addr_reg_n_4_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[30]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[31]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[32]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(20),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[33]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(21),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[34]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(22),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[35]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(23),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[36]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(24),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[37]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(25),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[38]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(26),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[39]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(27),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_4,
      I1 => \start_addr_reg_n_4_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[40]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(28),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[41]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(29),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[42]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(30),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[43]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(31),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[44]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(32),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[45]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(33),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[46]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(34),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[47]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(35),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[48]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(36),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[49]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(37),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_4,
      I1 => \start_addr_reg_n_4_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[50]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(38),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[51]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(39),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[52]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(40),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[53]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(41),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[54]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(42),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[55]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(43),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[56]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(44),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[57]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(45),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[58]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(46),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[59]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(47),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_4,
      I1 => \start_addr_reg_n_4_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[60]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(48),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[61]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(49),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[62]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(50),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_4_[63]\,
      I1 => first_sect_reg_n_4,
      I2 => sect_cnt(51),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_4,
      I1 => \start_addr_reg_n_4_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_4,
      I1 => \start_addr_reg_n_4_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_4,
      I1 => \start_addr_reg_n_4_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_4,
      I1 => \start_addr_reg_n_4_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(10),
      Q => sect_addr_buf(10),
      R => \sect_addr_buf[11]_i_1_n_4\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(11),
      Q => sect_addr_buf(11),
      R => \sect_addr_buf[11]_i_1_n_4\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(12),
      Q => sect_addr_buf(12),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(13),
      Q => sect_addr_buf(13),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(14),
      Q => sect_addr_buf(14),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(15),
      Q => sect_addr_buf(15),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(16),
      Q => sect_addr_buf(16),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(17),
      Q => sect_addr_buf(17),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(18),
      Q => sect_addr_buf(18),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(19),
      Q => sect_addr_buf(19),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(20),
      Q => sect_addr_buf(20),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(21),
      Q => sect_addr_buf(21),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(22),
      Q => sect_addr_buf(22),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(23),
      Q => sect_addr_buf(23),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(24),
      Q => sect_addr_buf(24),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(25),
      Q => sect_addr_buf(25),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(26),
      Q => sect_addr_buf(26),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(27),
      Q => sect_addr_buf(27),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(28),
      Q => sect_addr_buf(28),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(29),
      Q => sect_addr_buf(29),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(2),
      Q => sect_addr_buf(2),
      R => \sect_addr_buf[11]_i_1_n_4\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(30),
      Q => sect_addr_buf(30),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(31),
      Q => sect_addr_buf(31),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(32),
      Q => sect_addr_buf(32),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(33),
      Q => sect_addr_buf(33),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(34),
      Q => sect_addr_buf(34),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(35),
      Q => sect_addr_buf(35),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(36),
      Q => sect_addr_buf(36),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(37),
      Q => sect_addr_buf(37),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(38),
      Q => sect_addr_buf(38),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(39),
      Q => sect_addr_buf(39),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(3),
      Q => sect_addr_buf(3),
      R => \sect_addr_buf[11]_i_1_n_4\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(40),
      Q => sect_addr_buf(40),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(41),
      Q => sect_addr_buf(41),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(42),
      Q => sect_addr_buf(42),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(43),
      Q => sect_addr_buf(43),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(44),
      Q => sect_addr_buf(44),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(45),
      Q => sect_addr_buf(45),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(46),
      Q => sect_addr_buf(46),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(47),
      Q => sect_addr_buf(47),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(48),
      Q => sect_addr_buf(48),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(49),
      Q => sect_addr_buf(49),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(4),
      Q => sect_addr_buf(4),
      R => \sect_addr_buf[11]_i_1_n_4\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(50),
      Q => sect_addr_buf(50),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(51),
      Q => sect_addr_buf(51),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(52),
      Q => sect_addr_buf(52),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(53),
      Q => sect_addr_buf(53),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(54),
      Q => sect_addr_buf(54),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(55),
      Q => sect_addr_buf(55),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(56),
      Q => sect_addr_buf(56),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(57),
      Q => sect_addr_buf(57),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(58),
      Q => sect_addr_buf(58),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(59),
      Q => sect_addr_buf(59),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(5),
      Q => sect_addr_buf(5),
      R => \sect_addr_buf[11]_i_1_n_4\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(60),
      Q => sect_addr_buf(60),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(61),
      Q => sect_addr_buf(61),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(62),
      Q => sect_addr_buf(62),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(63),
      Q => sect_addr_buf(63),
      R => \^ap_rst_n_0\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(6),
      Q => sect_addr_buf(6),
      R => \sect_addr_buf[11]_i_1_n_4\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(7),
      Q => sect_addr_buf(7),
      R => \sect_addr_buf[11]_i_1_n_4\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(8),
      Q => sect_addr_buf(8),
      R => \sect_addr_buf[11]_i_1_n_4\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(9),
      Q => sect_addr_buf(9),
      R => \sect_addr_buf[11]_i_1_n_4\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_4,
      CO(2) => sect_cnt0_carry_n_5,
      CO(1) => sect_cnt0_carry_n_6,
      CO(0) => sect_cnt0_carry_n_7,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_4,
      CO(3) => \sect_cnt0_carry__0_n_4\,
      CO(2) => \sect_cnt0_carry__0_n_5\,
      CO(1) => \sect_cnt0_carry__0_n_6\,
      CO(0) => \sect_cnt0_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_4\,
      CO(3) => \sect_cnt0_carry__1_n_4\,
      CO(2) => \sect_cnt0_carry__1_n_5\,
      CO(1) => \sect_cnt0_carry__1_n_6\,
      CO(0) => \sect_cnt0_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_4\,
      CO(3) => \sect_cnt0_carry__10_n_4\,
      CO(2) => \sect_cnt0_carry__10_n_5\,
      CO(1) => \sect_cnt0_carry__10_n_6\,
      CO(0) => \sect_cnt0_carry__10_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3 downto 0) => sect_cnt(48 downto 45)
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_4\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_6\,
      CO(0) => \sect_cnt0_carry__11_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2 downto 0) => sect_cnt(51 downto 49)
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_4\,
      CO(3) => \sect_cnt0_carry__2_n_4\,
      CO(2) => \sect_cnt0_carry__2_n_5\,
      CO(1) => \sect_cnt0_carry__2_n_6\,
      CO(0) => \sect_cnt0_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_4\,
      CO(3) => \sect_cnt0_carry__3_n_4\,
      CO(2) => \sect_cnt0_carry__3_n_5\,
      CO(1) => \sect_cnt0_carry__3_n_6\,
      CO(0) => \sect_cnt0_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3 downto 0) => sect_cnt(20 downto 17)
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_4\,
      CO(3) => \sect_cnt0_carry__4_n_4\,
      CO(2) => \sect_cnt0_carry__4_n_5\,
      CO(1) => \sect_cnt0_carry__4_n_6\,
      CO(0) => \sect_cnt0_carry__4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3 downto 0) => sect_cnt(24 downto 21)
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_4\,
      CO(3) => \sect_cnt0_carry__5_n_4\,
      CO(2) => \sect_cnt0_carry__5_n_5\,
      CO(1) => \sect_cnt0_carry__5_n_6\,
      CO(0) => \sect_cnt0_carry__5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3 downto 0) => sect_cnt(28 downto 25)
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_4\,
      CO(3) => \sect_cnt0_carry__6_n_4\,
      CO(2) => \sect_cnt0_carry__6_n_5\,
      CO(1) => \sect_cnt0_carry__6_n_6\,
      CO(0) => \sect_cnt0_carry__6_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3 downto 0) => sect_cnt(32 downto 29)
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_4\,
      CO(3) => \sect_cnt0_carry__7_n_4\,
      CO(2) => \sect_cnt0_carry__7_n_5\,
      CO(1) => \sect_cnt0_carry__7_n_6\,
      CO(0) => \sect_cnt0_carry__7_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3 downto 0) => sect_cnt(36 downto 33)
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_4\,
      CO(3) => \sect_cnt0_carry__8_n_4\,
      CO(2) => \sect_cnt0_carry__8_n_5\,
      CO(1) => \sect_cnt0_carry__8_n_6\,
      CO(0) => \sect_cnt0_carry__8_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3 downto 0) => sect_cnt(40 downto 37)
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_4\,
      CO(3) => \sect_cnt0_carry__9_n_4\,
      CO(2) => \sect_cnt0_carry__9_n_5\,
      CO(1) => \sect_cnt0_carry__9_n_6\,
      CO(0) => \sect_cnt0_carry__9_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3 downto 0) => sect_cnt(44 downto 41)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_63,
      Q => sect_cnt(0),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_53,
      Q => sect_cnt(10),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_52,
      Q => sect_cnt(11),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_51,
      Q => sect_cnt(12),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_50,
      Q => sect_cnt(13),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_49,
      Q => sect_cnt(14),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_48,
      Q => sect_cnt(15),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_47,
      Q => sect_cnt(16),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_46,
      Q => sect_cnt(17),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_45,
      Q => sect_cnt(18),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_44,
      Q => sect_cnt(19),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_62,
      Q => sect_cnt(1),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_43,
      Q => sect_cnt(20),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_42,
      Q => sect_cnt(21),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_41,
      Q => sect_cnt(22),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_40,
      Q => sect_cnt(23),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_39,
      Q => sect_cnt(24),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_38,
      Q => sect_cnt(25),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_37,
      Q => sect_cnt(26),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_36,
      Q => sect_cnt(27),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_35,
      Q => sect_cnt(28),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_34,
      Q => sect_cnt(29),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_61,
      Q => sect_cnt(2),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_33,
      Q => sect_cnt(30),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_32,
      Q => sect_cnt(31),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_31,
      Q => sect_cnt(32),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_30,
      Q => sect_cnt(33),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_29,
      Q => sect_cnt(34),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_28,
      Q => sect_cnt(35),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_27,
      Q => sect_cnt(36),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_26,
      Q => sect_cnt(37),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_25,
      Q => sect_cnt(38),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_24,
      Q => sect_cnt(39),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_60,
      Q => sect_cnt(3),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_23,
      Q => sect_cnt(40),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_22,
      Q => sect_cnt(41),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_21,
      Q => sect_cnt(42),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_20,
      Q => sect_cnt(43),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_19,
      Q => sect_cnt(44),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_18,
      Q => sect_cnt(45),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_17,
      Q => sect_cnt(46),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_16,
      Q => sect_cnt(47),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_15,
      Q => sect_cnt(48),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_14,
      Q => sect_cnt(49),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_59,
      Q => sect_cnt(4),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_13,
      Q => sect_cnt(50),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_12,
      Q => sect_cnt(51),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_58,
      Q => sect_cnt(5),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_57,
      Q => sect_cnt(6),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_56,
      Q => sect_cnt(7),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_55,
      Q => sect_cnt(8),
      R => \^ap_rst_n_0\
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_54,
      Q => sect_cnt(9),
      R => \^ap_rst_n_0\
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(0),
      I1 => \single_sect__18\,
      I2 => end_from_4k(0),
      I3 => first_sect_reg_n_4,
      I4 => last_sect_reg_n_4,
      I5 => start_to_4k(0),
      O => \sect_len_buf[0]_i_1_n_4\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(1),
      I1 => first_sect_reg_n_4,
      I2 => last_sect_reg_n_4,
      I3 => start_to_4k(1),
      I4 => \single_sect__18\,
      I5 => beat_len(9),
      O => \sect_len_buf[1]_i_1_n_4\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(2),
      I1 => first_sect_reg_n_4,
      I2 => last_sect_reg_n_4,
      I3 => start_to_4k(2),
      I4 => \single_sect__18\,
      I5 => beat_len(9),
      O => \sect_len_buf[2]_i_1_n_4\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFE30000EFE3"
    )
        port map (
      I0 => end_from_4k(3),
      I1 => first_sect_reg_n_4,
      I2 => last_sect_reg_n_4,
      I3 => start_to_4k(3),
      I4 => \single_sect__18\,
      I5 => beat_len(9),
      O => \sect_len_buf[3]_i_1_n_4\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[0]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[0]\,
      R => \^ap_rst_n_0\
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[1]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[1]\,
      R => \^ap_rst_n_0\
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[2]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[2]\,
      R => \^ap_rst_n_0\
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[3]_i_1_n_4\,
      Q => \sect_len_buf_reg_n_4_[3]\,
      R => \^ap_rst_n_0\
    );
\sect_total[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => rs_req_n_124,
      O => \sect_total[1]_i_10_n_4\
    );
\sect_total[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => rs_req_n_125,
      O => \sect_total[1]_i_11_n_4\
    );
\sect_total[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => rs_req_n_126,
      O => \sect_total[1]_i_12_n_4\
    );
\sect_total[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(2),
      I1 => rs_req_n_127,
      O => \sect_total[1]_i_13_n_4\
    );
\sect_total[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => rs_req_n_118,
      O => \sect_total[1]_i_3_n_4\
    );
\sect_total[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => rs_req_n_119,
      O => \sect_total[1]_i_4_n_4\
    );
\sect_total[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => rs_req_n_120,
      O => \sect_total[1]_i_6_n_4\
    );
\sect_total[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => rs_req_n_121,
      O => \sect_total[1]_i_7_n_4\
    );
\sect_total[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => rs_req_n_122,
      O => \sect_total[1]_i_8_n_4\
    );
\sect_total[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => rs_req_n_123,
      O => \sect_total[1]_i_9_n_4\
    );
\sect_total_buf[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(3),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(3),
      O => \sect_total_buf[0]_i_2_n_4\
    );
\sect_total_buf[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(2),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(2),
      O => \sect_total_buf[0]_i_3_n_4\
    );
\sect_total_buf[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(1),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(1),
      O => \sect_total_buf[0]_i_4_n_4\
    );
\sect_total_buf[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(0),
      O => \sect_total_buf[0]_i_5_n_4\
    );
\sect_total_buf[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(15),
      O => \sect_total_buf[12]_i_2_n_4\
    );
\sect_total_buf[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(14),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(14),
      O => \sect_total_buf[12]_i_3_n_4\
    );
\sect_total_buf[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(13),
      O => \sect_total_buf[12]_i_4_n_4\
    );
\sect_total_buf[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(12),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(12),
      O => \sect_total_buf[12]_i_5_n_4\
    );
\sect_total_buf[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(19),
      O => \sect_total_buf[16]_i_2_n_4\
    );
\sect_total_buf[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(18),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(18),
      O => \sect_total_buf[16]_i_3_n_4\
    );
\sect_total_buf[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(17),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(17),
      O => \sect_total_buf[16]_i_4_n_4\
    );
\sect_total_buf[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(16),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(16),
      O => \sect_total_buf[16]_i_5_n_4\
    );
\sect_total_buf[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(7),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(7),
      O => \sect_total_buf[4]_i_2_n_4\
    );
\sect_total_buf[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(6),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(6),
      O => \sect_total_buf[4]_i_3_n_4\
    );
\sect_total_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(5),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(5),
      O => \sect_total_buf[4]_i_4_n_4\
    );
\sect_total_buf[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(4),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(4),
      O => \sect_total_buf[4]_i_5_n_4\
    );
\sect_total_buf[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(11),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(11),
      O => \sect_total_buf[8]_i_2_n_4\
    );
\sect_total_buf[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(10),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(10),
      O => \sect_total_buf[8]_i_3_n_4\
    );
\sect_total_buf[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(9),
      O => \sect_total_buf[8]_i_4_n_4\
    );
\sect_total_buf[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(8),
      I1 => first_sect_reg_n_4,
      I2 => sect_total_buf_reg(8),
      O => \sect_total_buf[8]_i_5_n_4\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_11\,
      Q => sect_total_buf_reg(0),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_buf_reg[0]_i_1_n_4\,
      CO(2) => \sect_total_buf_reg[0]_i_1_n_5\,
      CO(1) => \sect_total_buf_reg[0]_i_1_n_6\,
      CO(0) => \sect_total_buf_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[0]_i_1_n_8\,
      O(2) => \sect_total_buf_reg[0]_i_1_n_9\,
      O(1) => \sect_total_buf_reg[0]_i_1_n_10\,
      O(0) => \sect_total_buf_reg[0]_i_1_n_11\,
      S(3) => \sect_total_buf[0]_i_2_n_4\,
      S(2) => \sect_total_buf[0]_i_3_n_4\,
      S(1) => \sect_total_buf[0]_i_4_n_4\,
      S(0) => \sect_total_buf[0]_i_5_n_4\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_9\,
      Q => sect_total_buf_reg(10),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_8\,
      Q => sect_total_buf_reg(11),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_11\,
      Q => sect_total_buf_reg(12),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[8]_i_1_n_4\,
      CO(3) => \sect_total_buf_reg[12]_i_1_n_4\,
      CO(2) => \sect_total_buf_reg[12]_i_1_n_5\,
      CO(1) => \sect_total_buf_reg[12]_i_1_n_6\,
      CO(0) => \sect_total_buf_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[12]_i_1_n_8\,
      O(2) => \sect_total_buf_reg[12]_i_1_n_9\,
      O(1) => \sect_total_buf_reg[12]_i_1_n_10\,
      O(0) => \sect_total_buf_reg[12]_i_1_n_11\,
      S(3) => \sect_total_buf[12]_i_2_n_4\,
      S(2) => \sect_total_buf[12]_i_3_n_4\,
      S(1) => \sect_total_buf[12]_i_4_n_4\,
      S(0) => \sect_total_buf[12]_i_5_n_4\
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_10\,
      Q => sect_total_buf_reg(13),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_9\,
      Q => sect_total_buf_reg(14),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_8\,
      Q => sect_total_buf_reg(15),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_11\,
      Q => sect_total_buf_reg(16),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[12]_i_1_n_4\,
      CO(3) => \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_buf_reg[16]_i_1_n_5\,
      CO(1) => \sect_total_buf_reg[16]_i_1_n_6\,
      CO(0) => \sect_total_buf_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \sect_total_buf_reg[16]_i_1_n_8\,
      O(2) => \sect_total_buf_reg[16]_i_1_n_9\,
      O(1) => \sect_total_buf_reg[16]_i_1_n_10\,
      O(0) => \sect_total_buf_reg[16]_i_1_n_11\,
      S(3) => \sect_total_buf[16]_i_2_n_4\,
      S(2) => \sect_total_buf[16]_i_3_n_4\,
      S(1) => \sect_total_buf[16]_i_4_n_4\,
      S(0) => \sect_total_buf[16]_i_5_n_4\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_10\,
      Q => sect_total_buf_reg(17),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_9\,
      Q => sect_total_buf_reg(18),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_8\,
      Q => sect_total_buf_reg(19),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_10\,
      Q => sect_total_buf_reg(1),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_9\,
      Q => sect_total_buf_reg(2),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_8\,
      Q => sect_total_buf_reg(3),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_11\,
      Q => sect_total_buf_reg(4),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[0]_i_1_n_4\,
      CO(3) => \sect_total_buf_reg[4]_i_1_n_4\,
      CO(2) => \sect_total_buf_reg[4]_i_1_n_5\,
      CO(1) => \sect_total_buf_reg[4]_i_1_n_6\,
      CO(0) => \sect_total_buf_reg[4]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[4]_i_1_n_8\,
      O(2) => \sect_total_buf_reg[4]_i_1_n_9\,
      O(1) => \sect_total_buf_reg[4]_i_1_n_10\,
      O(0) => \sect_total_buf_reg[4]_i_1_n_11\,
      S(3) => \sect_total_buf[4]_i_2_n_4\,
      S(2) => \sect_total_buf[4]_i_3_n_4\,
      S(1) => \sect_total_buf[4]_i_4_n_4\,
      S(0) => \sect_total_buf[4]_i_5_n_4\
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_10\,
      Q => sect_total_buf_reg(5),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_9\,
      Q => sect_total_buf_reg(6),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_8\,
      Q => sect_total_buf_reg(7),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_11\,
      Q => sect_total_buf_reg(8),
      R => \^ap_rst_n_0\
    );
\sect_total_buf_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[4]_i_1_n_4\,
      CO(3) => \sect_total_buf_reg[8]_i_1_n_4\,
      CO(2) => \sect_total_buf_reg[8]_i_1_n_5\,
      CO(1) => \sect_total_buf_reg[8]_i_1_n_6\,
      CO(0) => \sect_total_buf_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[8]_i_1_n_8\,
      O(2) => \sect_total_buf_reg[8]_i_1_n_9\,
      O(1) => \sect_total_buf_reg[8]_i_1_n_10\,
      O(0) => \sect_total_buf_reg[8]_i_1_n_11\,
      S(3) => \sect_total_buf[8]_i_2_n_4\,
      S(2) => \sect_total_buf[8]_i_3_n_4\,
      S(1) => \sect_total_buf[8]_i_4_n_4\,
      S(0) => \sect_total_buf[8]_i_5_n_4\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_10\,
      Q => sect_total_buf_reg(9),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(12),
      Q => sect_total(0),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(22),
      Q => sect_total(10),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(23),
      Q => sect_total(11),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(24),
      Q => sect_total(12),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(25),
      Q => sect_total(13),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(26),
      Q => sect_total(14),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(27),
      Q => sect_total(15),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(28),
      Q => sect_total(16),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(29),
      Q => sect_total(17),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(30),
      Q => sect_total(18),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(31),
      Q => sect_total(19),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(13),
      Q => sect_total(1),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(14),
      Q => sect_total(2),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(15),
      Q => sect_total(3),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(16),
      Q => sect_total(4),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(17),
      Q => sect_total(5),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(18),
      Q => sect_total(6),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(19),
      Q => sect_total(7),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(20),
      Q => sect_total(8),
      R => \^ap_rst_n_0\
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(21),
      Q => sect_total(9),
      R => \^ap_rst_n_0\
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_119,
      Q => \start_addr_reg_n_4_[10]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_118,
      Q => \start_addr_reg_n_4_[11]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_117,
      Q => \start_addr_reg_n_4_[12]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_116,
      Q => \start_addr_reg_n_4_[13]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_115,
      Q => \start_addr_reg_n_4_[14]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_114,
      Q => \start_addr_reg_n_4_[15]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_113,
      Q => \start_addr_reg_n_4_[16]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_112,
      Q => \start_addr_reg_n_4_[17]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_111,
      Q => \start_addr_reg_n_4_[18]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_110,
      Q => \start_addr_reg_n_4_[19]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_109,
      Q => \start_addr_reg_n_4_[20]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_108,
      Q => \start_addr_reg_n_4_[21]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_107,
      Q => \start_addr_reg_n_4_[22]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_106,
      Q => \start_addr_reg_n_4_[23]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_105,
      Q => \start_addr_reg_n_4_[24]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_104,
      Q => \start_addr_reg_n_4_[25]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_103,
      Q => \start_addr_reg_n_4_[26]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_102,
      Q => \start_addr_reg_n_4_[27]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_101,
      Q => \start_addr_reg_n_4_[28]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_100,
      Q => \start_addr_reg_n_4_[29]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_127,
      Q => \start_addr_reg_n_4_[2]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_99,
      Q => \start_addr_reg_n_4_[30]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_98,
      Q => \start_addr_reg_n_4_[31]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_97,
      Q => \start_addr_reg_n_4_[32]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_96,
      Q => \start_addr_reg_n_4_[33]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_95,
      Q => \start_addr_reg_n_4_[34]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_94,
      Q => \start_addr_reg_n_4_[35]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_93,
      Q => \start_addr_reg_n_4_[36]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_92,
      Q => \start_addr_reg_n_4_[37]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_91,
      Q => \start_addr_reg_n_4_[38]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_90,
      Q => \start_addr_reg_n_4_[39]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_126,
      Q => \start_addr_reg_n_4_[3]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_89,
      Q => \start_addr_reg_n_4_[40]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_88,
      Q => \start_addr_reg_n_4_[41]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_87,
      Q => \start_addr_reg_n_4_[42]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_86,
      Q => \start_addr_reg_n_4_[43]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_85,
      Q => \start_addr_reg_n_4_[44]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => \start_addr_reg_n_4_[45]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => \start_addr_reg_n_4_[46]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => \start_addr_reg_n_4_[47]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => \start_addr_reg_n_4_[48]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => \start_addr_reg_n_4_[49]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_125,
      Q => \start_addr_reg_n_4_[4]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => \start_addr_reg_n_4_[50]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => \start_addr_reg_n_4_[51]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => \start_addr_reg_n_4_[52]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => \start_addr_reg_n_4_[53]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => \start_addr_reg_n_4_[54]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => \start_addr_reg_n_4_[55]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => \start_addr_reg_n_4_[56]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => \start_addr_reg_n_4_[57]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => \start_addr_reg_n_4_[58]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => \start_addr_reg_n_4_[59]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_124,
      Q => \start_addr_reg_n_4_[5]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => \start_addr_reg_n_4_[60]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => \start_addr_reg_n_4_[61]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_67,
      Q => \start_addr_reg_n_4_[62]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_66,
      Q => \start_addr_reg_n_4_[63]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_123,
      Q => \start_addr_reg_n_4_[6]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_122,
      Q => \start_addr_reg_n_4_[7]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_121,
      Q => \start_addr_reg_n_4_[8]\,
      R => \^ap_rst_n_0\
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_120,
      Q => \start_addr_reg_n_4_[9]\,
      R => \^ap_rst_n_0\
    );
\start_to_4k[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_127,
      O => start_to_4k0(0)
    );
\start_to_4k[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_126,
      O => start_to_4k0(1)
    );
\start_to_4k[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_125,
      O => start_to_4k0(2)
    );
\start_to_4k[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_124,
      O => start_to_4k0(3)
    );
\start_to_4k[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_123,
      O => start_to_4k0(4)
    );
\start_to_4k[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_122,
      O => start_to_4k0(5)
    );
\start_to_4k[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_121,
      O => start_to_4k0(6)
    );
\start_to_4k[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_120,
      O => start_to_4k0(7)
    );
\start_to_4k[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_119,
      O => start_to_4k0(8)
    );
\start_to_4k[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_118,
      O => start_to_4k0(9)
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(0),
      Q => start_to_4k(0),
      R => \^ap_rst_n_0\
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(1),
      Q => start_to_4k(1),
      R => \^ap_rst_n_0\
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(2),
      Q => start_to_4k(2),
      R => \^ap_rst_n_0\
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(3),
      Q => start_to_4k(3),
      R => \^ap_rst_n_0\
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(4),
      Q => start_to_4k(4),
      R => \^ap_rst_n_0\
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(5),
      Q => start_to_4k(5),
      R => \^ap_rst_n_0\
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(6),
      Q => start_to_4k(6),
      R => \^ap_rst_n_0\
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(7),
      Q => start_to_4k(7),
      R => \^ap_rst_n_0\
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(8),
      Q => start_to_4k(8),
      R => \^ap_rst_n_0\
    );
\start_to_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(9),
      Q => start_to_4k(9),
      R => \^ap_rst_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo is
  port (
    \dout_reg[64]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 62 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[38]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[38]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[61]_1\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo is
  signal dout_vld_i_1_n_4 : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal empty_n_i_2_n_4 : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal full_n_i_1_n_4 : STD_LOGIC;
  signal full_n_i_2_n_4 : STD_LOGIC;
  signal gmem_0_ARREADY : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr[0]_i_1_n_4\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_4\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_4\ : STD_LOGIC;
  signal \raddr_reg_n_4_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[2]\ : STD_LOGIC;
  signal rreq_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \ap_CS_fsm[23]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \ap_CS_fsm[38]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \ap_CS_fsm[39]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of dout_vld_i_1 : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \tmp_addr[63]_i_1\ : label is "soft_lutpair312";
begin
U_fifo_srl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_srl
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      Q(62 downto 0) => Q(62 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => empty_n_reg_n_4,
      \dout_reg[61]_0\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[61]_1\(2) => \ap_CS_fsm_reg[38]\(5),
      \dout_reg[61]_1\(1) => \ap_CS_fsm_reg[38]\(3),
      \dout_reg[61]_1\(0) => \ap_CS_fsm_reg[38]\(1),
      \dout_reg[61]_2\(61 downto 0) => \dout_reg[61]_0\(61 downto 0),
      \dout_reg[61]_3\(61 downto 0) => \dout_reg[61]_1\(61 downto 0),
      \dout_reg[64]_0\ => \dout_reg[64]\,
      \dout_reg[64]_1\ => \raddr_reg_n_4_[0]\,
      \dout_reg[64]_2\ => \raddr_reg_n_4_[1]\,
      \dout_reg[64]_3\ => \raddr_reg_n_4_[2]\,
      gmem_0_ARREADY => gmem_0_ARREADY,
      pop => pop,
      push => push,
      rreq_valid => rreq_valid,
      tmp_valid_reg => tmp_valid_reg
    );
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[22]\(0),
      I1 => \ap_CS_fsm_reg[38]\(2),
      I2 => \ap_CS_fsm_reg[38]\(3),
      I3 => gmem_0_ARREADY,
      O => D(2)
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[38]\(3),
      I1 => gmem_0_ARREADY,
      O => D(3)
    );
\ap_CS_fsm[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[38]_0\(0),
      I1 => \ap_CS_fsm_reg[38]\(4),
      I2 => \ap_CS_fsm_reg[38]\(5),
      I3 => gmem_0_ARREADY,
      O => D(4)
    );
\ap_CS_fsm[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[38]\(5),
      I1 => gmem_0_ARREADY,
      O => D(5)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_CS_fsm_reg[38]\(0),
      I2 => gmem_0_ARREADY,
      I3 => \ap_CS_fsm_reg[38]\(1),
      O => D(0)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gmem_0_ARREADY,
      I1 => \ap_CS_fsm_reg[38]\(1),
      O => D(1)
    );
dout_vld_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => rreq_valid,
      I2 => ARREADY_Dummy,
      I3 => tmp_valid_reg,
      O => dout_vld_i_1_n_4
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_vld_i_1_n_4,
      Q => rreq_valid,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAA0000"
    )
        port map (
      I0 => empty_n_i_2_n_4,
      I1 => tmp_valid_reg,
      I2 => ARREADY_Dummy,
      I3 => rreq_valid,
      I4 => empty_n_reg_n_4,
      I5 => push,
      O => empty_n_i_1_n_4
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[2]\,
      I1 => \mOutPtr_reg_n_4_[3]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      O => empty_n_i_2_n_4
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5FFDDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_i_2_n_4,
      I2 => gmem_0_ARREADY,
      I3 => push,
      I4 => pop,
      O => full_n_i_1_n_4
    );
full_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[3]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => \mOutPtr_reg_n_4_[0]\,
      O => full_n_i_2_n_4
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_4,
      Q => gmem_0_ARREADY,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1_n_4\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => \mOutPtr_reg_n_4_[1]\,
      I3 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[1]_i_1_n_4\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7EE1811"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => pop,
      I3 => push,
      I4 => \mOutPtr_reg_n_4_[2]\,
      O => \mOutPtr[2]_i_1_n_4\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955AAAA"
    )
        port map (
      I0 => push,
      I1 => tmp_valid_reg,
      I2 => ARREADY_Dummy,
      I3 => rreq_valid,
      I4 => empty_n_reg_n_4,
      O => \mOutPtr[3]_i_1_n_4\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[2]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[1]\,
      I3 => pop,
      I4 => push,
      I5 => \mOutPtr_reg_n_4_[3]\,
      O => \mOutPtr[3]_i_2_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_4\,
      D => \mOutPtr[0]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_4\,
      D => \mOutPtr[1]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_4\,
      D => \mOutPtr[2]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_4\,
      D => \mOutPtr[3]_i_2_n_4\,
      Q => \mOutPtr_reg_n_4_[3]\,
      R => SR(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D9D9D9D62626240"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => empty_n_reg_n_4,
      I3 => \raddr_reg_n_4_[2]\,
      I4 => \raddr_reg_n_4_[1]\,
      I5 => \raddr_reg_n_4_[0]\,
      O => \raddr[0]_i_1_n_4\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC989866CCCCCC"
    )
        port map (
      I0 => \raddr_reg_n_4_[0]\,
      I1 => \raddr_reg_n_4_[1]\,
      I2 => \raddr_reg_n_4_[2]\,
      I3 => empty_n_reg_n_4,
      I4 => push,
      I5 => pop,
      O => \raddr[1]_i_1_n_4\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0E078F0F0F0"
    )
        port map (
      I0 => \raddr_reg_n_4_[0]\,
      I1 => \raddr_reg_n_4_[1]\,
      I2 => \raddr_reg_n_4_[2]\,
      I3 => empty_n_reg_n_4,
      I4 => push,
      I5 => pop,
      O => \raddr[2]_i_1_n_4\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[0]_i_1_n_4\,
      Q => \raddr_reg_n_4_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[1]_i_1_n_4\,
      Q => \raddr_reg_n_4_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[2]_i_1_n_4\,
      Q => \raddr_reg_n_4_[2]\,
      R => SR(0)
    );
\tmp_addr[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => tmp_valid_reg,
      I1 => ARREADY_Dummy,
      I2 => rreq_valid,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo__parameterized0\ : entity is "feedforward_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dout_vld_i_1__0_n_4\ : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \empty_n_i_2__0_n_4\ : STD_LOGIC;
  signal empty_n_i_3_n_4 : STD_LOGIC;
  signal empty_n_reg_n_4 : STD_LOGIC;
  signal \full_n_i_1__0_n_4\ : STD_LOGIC;
  signal \full_n_i_2__0_n_4\ : STD_LOGIC;
  signal \full_n_i_3__0_n_4\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal gmem_0_RVALID : STD_LOGIC;
  signal mOutPtr18_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[5]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[5]_i_2_n_4\ : STD_LOGIC;
  signal \mOutPtr[5]_i_3_n_4\ : STD_LOGIC;
  signal \mOutPtr[6]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[8]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[8]_i_2_n_4\ : STD_LOGIC;
  signal \mOutPtr[8]_i_3_n_4\ : STD_LOGIC;
  signal \mOutPtr[8]_i_5_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[4]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[5]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[6]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[7]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[8]\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \raddr_reg_n_4_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_4_[7]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[1]_i_2_n_4\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[3]_i_2_n_4\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_4\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_4\ : STD_LOGIC;
  signal \waddr_reg_n_4_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_4_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \ap_CS_fsm[30]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \ap_CS_fsm[46]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \ap_CS_fsm[47]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \dout_vld_i_1__0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \full_n_i_3__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_3\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \waddr[7]_i_2\ : label is "soft_lutpair302";
begin
  E(0) <= \^e\(0);
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_mem: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_mem
     port map (
      Q(2) => Q(5),
      Q(1) => Q(3),
      Q(0) => Q(1),
      SR(0) => SR(0),
      WEBWE(0) => \^e\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      din(33 downto 0) => din(33 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      gmem_0_RVALID => gmem_0_RVALID,
      mem_reg_0 => empty_n_reg_n_4,
      mem_reg_1 => \^full_n_reg_0\,
      mem_reg_2(0) => mem_reg(0),
      mem_reg_3(7) => \waddr_reg_n_4_[7]\,
      mem_reg_3(6) => \waddr_reg_n_4_[6]\,
      mem_reg_3(5) => \waddr_reg_n_4_[5]\,
      mem_reg_3(4) => \waddr_reg_n_4_[4]\,
      mem_reg_3(3) => \waddr_reg_n_4_[3]\,
      mem_reg_3(2) => \waddr_reg_n_4_[2]\,
      mem_reg_3(1) => \waddr_reg_n_4_[1]\,
      mem_reg_3(0) => \waddr_reg_n_4_[0]\,
      pop => pop,
      \raddr_reg_reg[0]_0\ => \raddr_reg_n_4_[0]\,
      \raddr_reg_reg[1]_0\ => \raddr_reg_n_4_[1]\,
      \raddr_reg_reg[2]_0\ => \raddr_reg_n_4_[2]\,
      \raddr_reg_reg[3]_0\ => \raddr_reg_n_4_[3]\,
      \raddr_reg_reg[4]_0\ => \raddr_reg_n_4_[4]\,
      \raddr_reg_reg[5]_0\ => \raddr_reg_n_4_[5]\,
      \raddr_reg_reg[6]_0\ => \raddr_reg_n_4_[6]\,
      \raddr_reg_reg[7]_0\ => \raddr_reg_n_4_[7]\,
      ready_for_outstanding => ready_for_outstanding,
      rnext(7 downto 0) => rnext(7 downto 0)
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => gmem_0_RVALID,
      I2 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => gmem_0_RVALID,
      O => D(1)
    );
\ap_CS_fsm[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => gmem_0_RVALID,
      I2 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => gmem_0_RVALID,
      O => D(3)
    );
\ap_CS_fsm[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(4),
      I1 => gmem_0_RVALID,
      I2 => Q(5),
      O => D(4)
    );
\ap_CS_fsm[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => gmem_0_RVALID,
      O => D(5)
    );
\dout_vld_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => empty_n_reg_n_4,
      I1 => Q(1),
      I2 => Q(3),
      I3 => gmem_0_RVALID,
      I4 => Q(5),
      O => \dout_vld_i_1__0_n_4\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__0_n_4\,
      Q => gmem_0_RVALID,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0FE0E0E0"
    )
        port map (
      I0 => \empty_n_i_2__0_n_4\,
      I1 => empty_n_i_3_n_4,
      I2 => pop,
      I3 => \^full_n_reg_0\,
      I4 => mem_reg(0),
      I5 => empty_n_reg_n_4,
      O => empty_n_i_1_n_4
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[2]\,
      I1 => \mOutPtr_reg_n_4_[7]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      O => \empty_n_i_2__0_n_4\
    );
empty_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[5]\,
      I1 => \mOutPtr_reg_n_4_[3]\,
      I2 => \mOutPtr_reg_n_4_[4]\,
      I3 => \mOutPtr_reg_n_4_[8]\,
      I4 => \mOutPtr_reg_n_4_[6]\,
      O => empty_n_i_3_n_4
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => empty_n_reg_n_4,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__0_n_4\,
      I2 => \full_n_i_3__0_n_4\,
      I3 => mem_reg(0),
      I4 => \^full_n_reg_0\,
      I5 => pop,
      O => \full_n_i_1__0_n_4\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[6]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => \mOutPtr_reg_n_4_[7]\,
      I4 => \mOutPtr_reg_n_4_[0]\,
      O => \full_n_i_2__0_n_4\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[8]\,
      I2 => \mOutPtr_reg_n_4_[3]\,
      I3 => \mOutPtr_reg_n_4_[5]\,
      O => \full_n_i_3__0_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_4\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__2_n_4\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999999"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => pop,
      I3 => \^full_n_reg_0\,
      I4 => mem_reg(0),
      O => \mOutPtr[1]_i_1__0_n_4\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7EEEEEE18111111"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => pop,
      I3 => \^full_n_reg_0\,
      I4 => mem_reg(0),
      I5 => \mOutPtr_reg_n_4_[2]\,
      O => \mOutPtr[2]_i_1__0_n_4\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => mOutPtr18_out,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \mOutPtr[3]_i_1__0_n_4\
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[2]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[1]\,
      I3 => \mOutPtr_reg_n_4_[3]\,
      I4 => mOutPtr18_out,
      I5 => \mOutPtr_reg_n_4_[4]\,
      O => \mOutPtr[4]_i_1_n_4\
    );
\mOutPtr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAABAAA75554555"
    )
        port map (
      I0 => \mOutPtr[5]_i_2_n_4\,
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => mem_reg(0),
      I4 => \mOutPtr[5]_i_3_n_4\,
      I5 => \mOutPtr_reg_n_4_[5]\,
      O => \mOutPtr[5]_i_1_n_4\
    );
\mOutPtr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[3]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => \mOutPtr_reg_n_4_[4]\,
      O => \mOutPtr[5]_i_2_n_4\
    );
\mOutPtr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[2]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \mOutPtr[5]_i_3_n_4\
    );
\mOutPtr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAABAAA75554555"
    )
        port map (
      I0 => \mOutPtr[8]_i_3_n_4\,
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => mem_reg(0),
      I4 => \mOutPtr[8]_i_5_n_4\,
      I5 => \mOutPtr_reg_n_4_[6]\,
      O => \mOutPtr[6]_i_1_n_4\
    );
\mOutPtr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3EFEC101"
    )
        port map (
      I0 => \mOutPtr[8]_i_3_n_4\,
      I1 => \mOutPtr_reg_n_4_[6]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr[8]_i_5_n_4\,
      I4 => \mOutPtr_reg_n_4_[7]\,
      O => \mOutPtr[7]_i_1_n_4\
    );
\mOutPtr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565555AAAAAAAA"
    )
        port map (
      I0 => \^e\(0),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(1),
      I4 => gmem_0_RVALID,
      I5 => empty_n_reg_n_4,
      O => \mOutPtr[8]_i_1_n_4\
    );
\mOutPtr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFEFFFEA0010001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[7]\,
      I1 => \mOutPtr[8]_i_3_n_4\,
      I2 => \mOutPtr_reg_n_4_[6]\,
      I3 => mOutPtr18_out,
      I4 => \mOutPtr[8]_i_5_n_4\,
      I5 => \mOutPtr_reg_n_4_[8]\,
      O => \mOutPtr[8]_i_2_n_4\
    );
\mOutPtr[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[2]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      I4 => \mOutPtr_reg_n_4_[3]\,
      I5 => \mOutPtr_reg_n_4_[5]\,
      O => \mOutPtr[8]_i_3_n_4\
    );
\mOutPtr[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222222222A2"
    )
        port map (
      I0 => \^e\(0),
      I1 => empty_n_reg_n_4,
      I2 => gmem_0_RVALID,
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => mOutPtr18_out
    );
\mOutPtr[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[5]\,
      I1 => \mOutPtr_reg_n_4_[3]\,
      I2 => \mOutPtr_reg_n_4_[1]\,
      I3 => \mOutPtr_reg_n_4_[0]\,
      I4 => \mOutPtr_reg_n_4_[2]\,
      I5 => \mOutPtr_reg_n_4_[4]\,
      O => \mOutPtr[8]_i_5_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[0]_i_1__2_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[1]_i_1__0_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[2]_i_1__0_n_4\,
      Q => \mOutPtr_reg_n_4_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[3]_i_1__0_n_4\,
      Q => \mOutPtr_reg_n_4_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[4]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[4]\,
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[5]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[5]\,
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[6]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[6]\,
      R => SR(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[7]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[7]\,
      R => SR(0)
    );
\mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_4\,
      D => \mOutPtr[8]_i_2_n_4\,
      Q => \mOutPtr_reg_n_4_[8]\,
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => \raddr_reg_n_4_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_4_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_4_[2]\,
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_4_[3]\,
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => \raddr_reg_n_4_[4]\,
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_4_[5]\,
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_4_[6]\,
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_4_[7]\,
      R => SR(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \waddr[7]_i_2_n_4\,
      I1 => \waddr_reg_n_4_[0]\,
      I2 => \waddr_reg_n_4_[5]\,
      I3 => \waddr_reg_n_4_[4]\,
      I4 => \waddr_reg_n_4_[7]\,
      I5 => \waddr_reg_n_4_[6]\,
      O => \waddr[0]_i_1_n_4\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \waddr[1]_i_2_n_4\,
      I1 => \waddr_reg_n_4_[3]\,
      I2 => \waddr_reg_n_4_[2]\,
      I3 => \waddr_reg_n_4_[1]\,
      I4 => \waddr_reg_n_4_[0]\,
      O => \waddr[1]_i_1_n_4\
    );
\waddr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \waddr_reg_n_4_[5]\,
      I1 => \waddr_reg_n_4_[4]\,
      I2 => \waddr_reg_n_4_[7]\,
      I3 => \waddr_reg_n_4_[6]\,
      O => \waddr[1]_i_2_n_4\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \waddr_reg_n_4_[0]\,
      I2 => \waddr_reg_n_4_[1]\,
      I3 => \waddr_reg_n_4_[2]\,
      I4 => \waddr[3]_i_2_n_4\,
      O => \waddr[2]_i_1_n_4\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => \waddr_reg_n_4_[2]\,
      I1 => \waddr_reg_n_4_[1]\,
      I2 => \waddr_reg_n_4_[0]\,
      I3 => \waddr_reg_n_4_[3]\,
      I4 => \waddr[3]_i_2_n_4\,
      O => \waddr[3]_i_1_n_4\
    );
\waddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_4_[0]\,
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \waddr_reg_n_4_[4]\,
      I3 => \waddr_reg_n_4_[7]\,
      I4 => \waddr_reg_n_4_[6]\,
      I5 => \waddr_reg_n_4_[1]\,
      O => \waddr[3]_i_2_n_4\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => \waddr_reg_n_4_[7]\,
      I1 => \waddr_reg_n_4_[6]\,
      I2 => \waddr_reg_n_4_[5]\,
      I3 => \waddr[7]_i_2_n_4\,
      I4 => \waddr_reg_n_4_[0]\,
      I5 => \waddr_reg_n_4_[4]\,
      O => \waddr[4]_i_1_n_4\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \waddr[7]_i_2_n_4\,
      I1 => \waddr_reg_n_4_[7]\,
      I2 => \waddr_reg_n_4_[6]\,
      I3 => \waddr_reg_n_4_[0]\,
      I4 => \waddr_reg_n_4_[4]\,
      I5 => \waddr_reg_n_4_[5]\,
      O => \waddr[5]_i_1_n_4\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => \waddr_reg_n_4_[7]\,
      I1 => \waddr_reg_n_4_[0]\,
      I2 => \waddr_reg_n_4_[6]\,
      I3 => \waddr[7]_i_2_n_4\,
      I4 => \waddr_reg_n_4_[5]\,
      I5 => \waddr_reg_n_4_[4]\,
      O => \waddr[6]_i_1__0_n_4\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => \waddr_reg_n_4_[4]\,
      I1 => \waddr_reg_n_4_[5]\,
      I2 => \waddr[7]_i_2_n_4\,
      I3 => \waddr_reg_n_4_[6]\,
      I4 => \waddr_reg_n_4_[0]\,
      I5 => \waddr_reg_n_4_[7]\,
      O => \waddr[7]_i_1_n_4\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \waddr_reg_n_4_[3]\,
      I1 => \waddr_reg_n_4_[2]\,
      I2 => \waddr_reg_n_4_[1]\,
      O => \waddr[7]_i_2_n_4\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[0]_i_1_n_4\,
      Q => \waddr_reg_n_4_[0]\,
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[1]_i_1_n_4\,
      Q => \waddr_reg_n_4_[1]\,
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[2]_i_1_n_4\,
      Q => \waddr_reg_n_4_[2]\,
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[3]_i_1_n_4\,
      Q => \waddr_reg_n_4_[3]\,
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[4]_i_1_n_4\,
      Q => \waddr_reg_n_4_[4]\,
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[5]_i_1_n_4\,
      Q => \waddr_reg_n_4_[5]\,
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[6]_i_1__0_n_4\,
      Q => \waddr_reg_n_4_[6]\,
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[7]_i_1_n_4\,
      Q => \waddr_reg_n_4_[7]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo__parameterized1\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \raddr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]\ : in STD_LOGIC;
    pop : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RREADY_Dummy : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo__parameterized1\ : entity is "feedforward_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo__parameterized1\ is
  signal \dout_vld_i_1__2_n_4\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal empty_n_i_1_n_4 : STD_LOGIC;
  signal \empty_n_i_2__2_n_4\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__2_n_4\ : STD_LOGIC;
  signal \full_n_i_2__2_n_4\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_4\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_4\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2_n_4\ : STD_LOGIC;
  signal \mOutPtr[4]_i_3_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[4]\ : STD_LOGIC;
  signal \raddr[0]_i_1_n_4\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_4\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_4\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_4\ : STD_LOGIC;
  signal \raddr[3]_i_2_n_4\ : STD_LOGIC;
  signal \raddr[3]_i_3_n_4\ : STD_LOGIC;
  signal \raddr[3]_i_4_n_4\ : STD_LOGIC;
  signal \^raddr_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair217";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  \raddr_reg[3]_0\(3 downto 0) <= \^raddr_reg[3]_0\(3 downto 0);
U_fifo_srl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_srl__parameterized0\
     port map (
      Q(0) => Q(0),
      ap_clk => ap_clk,
      din(0) => din(0),
      \dout_reg[0]_0\ => \dout_reg[0]\,
      \dout_reg[0]_1\ => \dout_reg[0]_0\,
      mem_reg => \^dout_vld_reg_0\,
      pop => pop
    );
\dout_vld_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => dout_vld_reg_1(0),
      I4 => RREADY_Dummy,
      O => \dout_vld_i_1__2_n_4\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__2_n_4\,
      Q => \^dout_vld_reg_0\,
      R => \dout_reg[0]\
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__2_n_4\,
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => ost_ctrl_valid,
      I4 => \^empty_n_reg_0\,
      O => empty_n_i_1_n_4
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[4]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \empty_n_i_2__2_n_4\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_4,
      Q => \^empty_n_reg_0\,
      R => \dout_reg[0]\
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__2_n_4\,
      I2 => ost_ctrl_valid,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      O => \full_n_i_1__2_n_4\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => \mOutPtr_reg_n_4_[3]\,
      I4 => \mOutPtr_reg_n_4_[4]\,
      O => \full_n_i_2__2_n_4\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_4\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__1_n_4\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr[4]_i_3_n_4\,
      O => \mOutPtr[1]_i_1__1_n_4\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr[4]_i_3_n_4\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      O => \mOutPtr[2]_i_1__1_n_4\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[1]\,
      I1 => \mOutPtr_reg_n_4_[0]\,
      I2 => \mOutPtr_reg_n_4_[2]\,
      I3 => \mOutPtr[4]_i_3_n_4\,
      I4 => \mOutPtr_reg_n_4_[3]\,
      O => \mOutPtr[3]_i_1__1_n_4\
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF8F008F008F00"
    )
        port map (
      I0 => push_0,
      I1 => Q(0),
      I2 => \^dout_vld_reg_0\,
      I3 => \^empty_n_reg_0\,
      I4 => \^full_n_reg_0\,
      I5 => ost_ctrl_valid,
      O => \mOutPtr[4]_i_1__0_n_4\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[3]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \mOutPtr_reg_n_4_[2]\,
      I4 => \mOutPtr[4]_i_3_n_4\,
      I5 => \mOutPtr_reg_n_4_[4]\,
      O => \mOutPtr[4]_i_2_n_4\
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^full_n_reg_0\,
      I2 => \^empty_n_reg_0\,
      I3 => \^dout_vld_reg_0\,
      I4 => Q(0),
      I5 => push_0,
      O => \mOutPtr[4]_i_3_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_4\,
      D => \mOutPtr[0]_i_1__1_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      R => \dout_reg[0]\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_4\,
      D => \mOutPtr[1]_i_1__1_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      R => \dout_reg[0]\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_4\,
      D => \mOutPtr[2]_i_1__1_n_4\,
      Q => \mOutPtr_reg_n_4_[2]\,
      R => \dout_reg[0]\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_4\,
      D => \mOutPtr[3]_i_1__1_n_4\,
      Q => \mOutPtr_reg_n_4_[3]\,
      R => \dout_reg[0]\
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_4\,
      D => \mOutPtr[4]_i_2_n_4\,
      Q => \mOutPtr_reg_n_4_[4]\,
      R => \dout_reg[0]\
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(0),
      O => \raddr[0]_i_1_n_4\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(0),
      I1 => \^empty_n_reg_0\,
      I2 => \mOutPtr[4]_i_3_n_4\,
      I3 => \^raddr_reg[3]_0\(1),
      O => \raddr[1]_i_1_n_4\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => \mOutPtr[4]_i_3_n_4\,
      I1 => \^empty_n_reg_0\,
      I2 => \^raddr_reg[3]_0\(0),
      I3 => \^raddr_reg[3]_0\(2),
      I4 => \^raddr_reg[3]_0\(1),
      O => \raddr[2]_i_1_n_4\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(0),
      I1 => \^raddr_reg[3]_0\(1),
      I2 => \^raddr_reg[3]_0\(3),
      I3 => \^raddr_reg[3]_0\(2),
      I4 => \raddr[3]_i_3_n_4\,
      I5 => \raddr[3]_i_4_n_4\,
      O => \raddr[3]_i_1_n_4\
    );
\raddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(1),
      I1 => \mOutPtr[4]_i_3_n_4\,
      I2 => \^empty_n_reg_0\,
      I3 => \^raddr_reg[3]_0\(0),
      I4 => \^raddr_reg[3]_0\(3),
      I5 => \^raddr_reg[3]_0\(2),
      O => \raddr[3]_i_2_n_4\
    );
\raddr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A222A222A222"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => push_0,
      I4 => ost_ctrl_valid,
      I5 => \^full_n_reg_0\,
      O => \raddr[3]_i_3_n_4\
    );
\raddr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
        port map (
      I0 => push_0,
      I1 => Q(0),
      I2 => \^dout_vld_reg_0\,
      I3 => \^full_n_reg_0\,
      I4 => ost_ctrl_valid,
      I5 => \^empty_n_reg_0\,
      O => \raddr[3]_i_4_n_4\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_4\,
      D => \raddr[0]_i_1_n_4\,
      Q => \^raddr_reg[3]_0\(0),
      R => \dout_reg[0]\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_4\,
      D => \raddr[1]_i_1_n_4\,
      Q => \^raddr_reg[3]_0\(1),
      R => \dout_reg[0]\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_4\,
      D => \raddr[2]_i_1_n_4\,
      Q => \^raddr_reg[3]_0\(2),
      R => \dout_reg[0]\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_4\,
      D => \raddr[3]_i_2_n_4\,
      Q => \^raddr_reg[3]_0\(3),
      R => \dout_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_load is
  port (
    RREADY_Dummy : out STD_LOGIC;
    ARVALID_Dummy : out STD_LOGIC;
    RBURST_READY_Dummy : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    push : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_len_reg[17]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[38]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[61]_1\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_rst_n : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_load;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_load is
  signal \^arvalid_dummy\ : STD_LOGIC;
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_4 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_75 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal ready_for_outstanding : STD_LOGIC;
  signal rreq_len : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_len0 : STD_LOGIC_VECTOR ( 17 downto 2 );
  signal tmp_len0_carry_n_6 : STD_LOGIC;
  signal tmp_len0_carry_n_7 : STD_LOGIC;
  signal NLW_tmp_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  ARVALID_Dummy <= \^arvalid_dummy\;
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo__parameterized0\
     port map (
      D(5 downto 4) => D(11 downto 10),
      D(3 downto 2) => D(7 downto 6),
      D(1 downto 0) => D(3 downto 2),
      E(0) => push,
      Q(5 downto 4) => Q(11 downto 10),
      Q(3 downto 2) => Q(7 downto 6),
      Q(1 downto 0) => Q(3 downto 2),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      din(33 downto 0) => din(33 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      full_n_reg_0 => RREADY_Dummy,
      mem_reg(0) => mem_reg(0),
      ready_for_outstanding => ready_for_outstanding
    );
\data_p2[81]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^arvalid_dummy\,
      I1 => ARREADY_Dummy,
      O => E(0)
    );
fifo_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      CO(0) => CO(0),
      D(5 downto 4) => D(9 downto 8),
      D(3 downto 2) => D(5 downto 4),
      D(1 downto 0) => D(1 downto 0),
      E(0) => next_rreq,
      Q(62) => rreq_len(0),
      Q(61) => fifo_rreq_n_6,
      Q(60) => fifo_rreq_n_7,
      Q(59) => fifo_rreq_n_8,
      Q(58) => fifo_rreq_n_9,
      Q(57) => fifo_rreq_n_10,
      Q(56) => fifo_rreq_n_11,
      Q(55) => fifo_rreq_n_12,
      Q(54) => fifo_rreq_n_13,
      Q(53) => fifo_rreq_n_14,
      Q(52) => fifo_rreq_n_15,
      Q(51) => fifo_rreq_n_16,
      Q(50) => fifo_rreq_n_17,
      Q(49) => fifo_rreq_n_18,
      Q(48) => fifo_rreq_n_19,
      Q(47) => fifo_rreq_n_20,
      Q(46) => fifo_rreq_n_21,
      Q(45) => fifo_rreq_n_22,
      Q(44) => fifo_rreq_n_23,
      Q(43) => fifo_rreq_n_24,
      Q(42) => fifo_rreq_n_25,
      Q(41) => fifo_rreq_n_26,
      Q(40) => fifo_rreq_n_27,
      Q(39) => fifo_rreq_n_28,
      Q(38) => fifo_rreq_n_29,
      Q(37) => fifo_rreq_n_30,
      Q(36) => fifo_rreq_n_31,
      Q(35) => fifo_rreq_n_32,
      Q(34) => fifo_rreq_n_33,
      Q(33) => fifo_rreq_n_34,
      Q(32) => fifo_rreq_n_35,
      Q(31) => fifo_rreq_n_36,
      Q(30) => fifo_rreq_n_37,
      Q(29) => fifo_rreq_n_38,
      Q(28) => fifo_rreq_n_39,
      Q(27) => fifo_rreq_n_40,
      Q(26) => fifo_rreq_n_41,
      Q(25) => fifo_rreq_n_42,
      Q(24) => fifo_rreq_n_43,
      Q(23) => fifo_rreq_n_44,
      Q(22) => fifo_rreq_n_45,
      Q(21) => fifo_rreq_n_46,
      Q(20) => fifo_rreq_n_47,
      Q(19) => fifo_rreq_n_48,
      Q(18) => fifo_rreq_n_49,
      Q(17) => fifo_rreq_n_50,
      Q(16) => fifo_rreq_n_51,
      Q(15) => fifo_rreq_n_52,
      Q(14) => fifo_rreq_n_53,
      Q(13) => fifo_rreq_n_54,
      Q(12) => fifo_rreq_n_55,
      Q(11) => fifo_rreq_n_56,
      Q(10) => fifo_rreq_n_57,
      Q(9) => fifo_rreq_n_58,
      Q(8) => fifo_rreq_n_59,
      Q(7) => fifo_rreq_n_60,
      Q(6) => fifo_rreq_n_61,
      Q(5) => fifo_rreq_n_62,
      Q(4) => fifo_rreq_n_63,
      Q(3) => fifo_rreq_n_64,
      Q(2) => fifo_rreq_n_65,
      Q(1) => fifo_rreq_n_66,
      Q(0) => fifo_rreq_n_67,
      S(0) => fifo_rreq_n_75,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[22]\(0) => \ap_CS_fsm_reg[22]\(0),
      \ap_CS_fsm_reg[38]\(5 downto 4) => Q(9 downto 8),
      \ap_CS_fsm_reg[38]\(3 downto 2) => Q(5 downto 4),
      \ap_CS_fsm_reg[38]\(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[38]_0\(0) => \ap_CS_fsm_reg[38]\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[61]_0\(61 downto 0) => \dout_reg[61]_0\(61 downto 0),
      \dout_reg[61]_1\(61 downto 0) => \dout_reg[61]_1\(61 downto 0),
      \dout_reg[64]\ => fifo_rreq_n_4,
      tmp_valid_reg => \^arvalid_dummy\
    );
ready_for_outstanding_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ready_for_outstanding,
      Q => RBURST_READY_Dummy,
      R => SR(0)
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_59,
      Q => \tmp_len_reg[17]_0\(8),
      R => SR(0)
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_58,
      Q => \tmp_len_reg[17]_0\(9),
      R => SR(0)
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_57,
      Q => \tmp_len_reg[17]_0\(10),
      R => SR(0)
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_56,
      Q => \tmp_len_reg[17]_0\(11),
      R => SR(0)
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_55,
      Q => \tmp_len_reg[17]_0\(12),
      R => SR(0)
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_54,
      Q => \tmp_len_reg[17]_0\(13),
      R => SR(0)
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_53,
      Q => \tmp_len_reg[17]_0\(14),
      R => SR(0)
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_52,
      Q => \tmp_len_reg[17]_0\(15),
      R => SR(0)
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_51,
      Q => \tmp_len_reg[17]_0\(16),
      R => SR(0)
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_50,
      Q => \tmp_len_reg[17]_0\(17),
      R => SR(0)
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_49,
      Q => \tmp_len_reg[17]_0\(18),
      R => SR(0)
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_48,
      Q => \tmp_len_reg[17]_0\(19),
      R => SR(0)
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_47,
      Q => \tmp_len_reg[17]_0\(20),
      R => SR(0)
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_46,
      Q => \tmp_len_reg[17]_0\(21),
      R => SR(0)
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_45,
      Q => \tmp_len_reg[17]_0\(22),
      R => SR(0)
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_44,
      Q => \tmp_len_reg[17]_0\(23),
      R => SR(0)
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_43,
      Q => \tmp_len_reg[17]_0\(24),
      R => SR(0)
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_42,
      Q => \tmp_len_reg[17]_0\(25),
      R => SR(0)
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_41,
      Q => \tmp_len_reg[17]_0\(26),
      R => SR(0)
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_40,
      Q => \tmp_len_reg[17]_0\(27),
      R => SR(0)
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_67,
      Q => \tmp_len_reg[17]_0\(0),
      R => SR(0)
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_39,
      Q => \tmp_len_reg[17]_0\(28),
      R => SR(0)
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_38,
      Q => \tmp_len_reg[17]_0\(29),
      R => SR(0)
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_37,
      Q => \tmp_len_reg[17]_0\(30),
      R => SR(0)
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_36,
      Q => \tmp_len_reg[17]_0\(31),
      R => SR(0)
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_35,
      Q => \tmp_len_reg[17]_0\(32),
      R => SR(0)
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_34,
      Q => \tmp_len_reg[17]_0\(33),
      R => SR(0)
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_33,
      Q => \tmp_len_reg[17]_0\(34),
      R => SR(0)
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_32,
      Q => \tmp_len_reg[17]_0\(35),
      R => SR(0)
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_31,
      Q => \tmp_len_reg[17]_0\(36),
      R => SR(0)
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_30,
      Q => \tmp_len_reg[17]_0\(37),
      R => SR(0)
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_66,
      Q => \tmp_len_reg[17]_0\(1),
      R => SR(0)
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_29,
      Q => \tmp_len_reg[17]_0\(38),
      R => SR(0)
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_28,
      Q => \tmp_len_reg[17]_0\(39),
      R => SR(0)
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_27,
      Q => \tmp_len_reg[17]_0\(40),
      R => SR(0)
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_26,
      Q => \tmp_len_reg[17]_0\(41),
      R => SR(0)
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_25,
      Q => \tmp_len_reg[17]_0\(42),
      R => SR(0)
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_24,
      Q => \tmp_len_reg[17]_0\(43),
      R => SR(0)
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_23,
      Q => \tmp_len_reg[17]_0\(44),
      R => SR(0)
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_22,
      Q => \tmp_len_reg[17]_0\(45),
      R => SR(0)
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_21,
      Q => \tmp_len_reg[17]_0\(46),
      R => SR(0)
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_20,
      Q => \tmp_len_reg[17]_0\(47),
      R => SR(0)
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_65,
      Q => \tmp_len_reg[17]_0\(2),
      R => SR(0)
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_19,
      Q => \tmp_len_reg[17]_0\(48),
      R => SR(0)
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_18,
      Q => \tmp_len_reg[17]_0\(49),
      R => SR(0)
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_17,
      Q => \tmp_len_reg[17]_0\(50),
      R => SR(0)
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_16,
      Q => \tmp_len_reg[17]_0\(51),
      R => SR(0)
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_15,
      Q => \tmp_len_reg[17]_0\(52),
      R => SR(0)
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_14,
      Q => \tmp_len_reg[17]_0\(53),
      R => SR(0)
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_13,
      Q => \tmp_len_reg[17]_0\(54),
      R => SR(0)
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_12,
      Q => \tmp_len_reg[17]_0\(55),
      R => SR(0)
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_11,
      Q => \tmp_len_reg[17]_0\(56),
      R => SR(0)
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_10,
      Q => \tmp_len_reg[17]_0\(57),
      R => SR(0)
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_64,
      Q => \tmp_len_reg[17]_0\(3),
      R => SR(0)
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_9,
      Q => \tmp_len_reg[17]_0\(58),
      R => SR(0)
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_8,
      Q => \tmp_len_reg[17]_0\(59),
      R => SR(0)
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_7,
      Q => \tmp_len_reg[17]_0\(60),
      R => SR(0)
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_6,
      Q => \tmp_len_reg[17]_0\(61),
      R => SR(0)
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_63,
      Q => \tmp_len_reg[17]_0\(4),
      R => SR(0)
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_62,
      Q => \tmp_len_reg[17]_0\(5),
      R => SR(0)
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_61,
      Q => \tmp_len_reg[17]_0\(6),
      R => SR(0)
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_60,
      Q => \tmp_len_reg[17]_0\(7),
      R => SR(0)
    );
tmp_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_len0_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_len0_carry_n_6,
      CO(0) => tmp_len0_carry_n_7,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => rreq_len(0),
      DI(0) => '0',
      O(3) => NLW_tmp_len0_carry_O_UNCONNECTED(3),
      O(2) => tmp_len0(17),
      O(1) => tmp_len0(2),
      O(0) => NLW_tmp_len0_carry_O_UNCONNECTED(0),
      S(3 downto 2) => B"01",
      S(1) => fifo_rreq_n_75,
      S(0) => '1'
    );
\tmp_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(17),
      Q => \tmp_len_reg[17]_0\(63),
      R => SR(0)
    );
\tmp_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(2),
      Q => \tmp_len_reg[17]_0\(62),
      R => SR(0)
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_4,
      Q => \^arvalid_dummy\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_read is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ARREADY_Dummy : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \raddr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    push : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    ARVALID_Dummy : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    RBURST_READY_Dummy : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_p2_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_read is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_burst_n_4 : STD_LOGIC;
  signal fifo_burst_n_5 : STD_LOGIC;
  signal fifo_burst_n_6 : STD_LOGIC;
  signal ost_ctrl_ready : STD_LOGIC;
  signal ost_ctrl_valid : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \^state_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  SR(0) <= \^sr\(0);
  \state_reg[0]\(0) <= \^state_reg[0]\(0);
fifo_burst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo__parameterized1\
     port map (
      Q(0) => \^q\(32),
      RREADY_Dummy => RREADY_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      din(0) => din(0),
      \dout_reg[0]\ => \^sr\(0),
      \dout_reg[0]_0\ => \dout_reg[0]\,
      dout_vld_reg_0 => fifo_burst_n_4,
      dout_vld_reg_1(0) => \^state_reg[0]\(0),
      empty_n_reg_0 => fifo_burst_n_6,
      full_n_reg_0 => fifo_burst_n_5,
      ost_ctrl_valid => ost_ctrl_valid,
      pop => pop,
      push_0 => push_0,
      \raddr_reg[3]_0\(3 downto 0) => \raddr_reg[3]\(3 downto 0)
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_fifo__parameterized1_12\
     port map (
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      empty_n_reg_0 => \^sr\(0),
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid
    );
rreq_burst_conv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_burst_converter
     port map (
      ARVALID_Dummy => ARVALID_Dummy,
      D(63 downto 0) => D(63 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      \could_multi_bursts.burst_valid_reg_0\ => \could_multi_bursts.burst_valid_reg\,
      \dout_reg[0]\ => fifo_burst_n_5,
      m_axi_gmem_ARADDR(61 downto 0) => m_axi_gmem_ARADDR(61 downto 0),
      m_axi_gmem_ARLEN(3 downto 0) => m_axi_gmem_ARLEN(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid,
      push => push,
      s_ready_t_reg => ARREADY_Dummy
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_reg_slice__parameterized0\
     port map (
      Q(0) => \^state_reg[0]\(0),
      RREADY_Dummy => RREADY_Dummy,
      ap_clk => ap_clk,
      \data_p1_reg[32]_0\(32 downto 0) => \^q\(32 downto 0),
      \data_p2_reg[32]_0\(32 downto 0) => \data_p2_reg[32]\(32 downto 0),
      \dout_reg[0]\ => fifo_burst_n_4,
      \dout_reg[0]_0\ => fifo_burst_n_6,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      pop => pop,
      s_ready_t_reg_0 => s_ready_t_reg,
      \state_reg[0]_0\ => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    push : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[38]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[61]_1\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \data_p2_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi is
  signal ARREADY_Dummy : STD_LOGIC;
  signal ARVALID_Dummy : STD_LOGIC;
  signal RBURST_READY_Dummy : STD_LOGIC;
  signal RDATA_Dummy : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal RLAST_Dummy : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RREADY_Dummy : STD_LOGIC;
  signal RVALID_Dummy : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \buff_rdata/push\ : STD_LOGIC;
  signal burst_end : STD_LOGIC;
  signal \rreq_burst_conv/rs_req/load_p2\ : STD_LOGIC;
  signal tmp_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal tmp_len : STD_LOGIC_VECTOR ( 17 downto 2 );
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_read
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      ARVALID_Dummy => ARVALID_Dummy,
      D(63) => tmp_len(17),
      D(62) => tmp_len(2),
      D(61 downto 0) => tmp_addr(63 downto 2),
      E(0) => \rreq_burst_conv/rs_req/load_p2\,
      Q(32) => burst_end,
      Q(31 downto 0) => RDATA_Dummy(31 downto 0),
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_valid_reg\ => \could_multi_bursts.burst_valid_reg\,
      \data_p2_reg[32]\(32 downto 0) => \data_p2_reg[32]\(32 downto 0),
      din(0) => RLAST_Dummy(0),
      \dout_reg[0]\ => \dout_reg[0]\,
      m_axi_gmem_ARADDR(61 downto 0) => m_axi_gmem_ARADDR(61 downto 0),
      m_axi_gmem_ARLEN(3 downto 0) => m_axi_gmem_ARLEN(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      ost_ctrl_info => ost_ctrl_info,
      push => push,
      push_0 => \buff_rdata/push\,
      \raddr_reg[3]\(3 downto 0) => \out\(3 downto 0),
      s_ready_t_reg => s_ready_t_reg,
      \state_reg[0]\(0) => RVALID_Dummy
    );
load_unit_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi_load
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      ARVALID_Dummy => ARVALID_Dummy,
      CO(0) => CO(0),
      D(11 downto 0) => D(11 downto 0),
      E(0) => \rreq_burst_conv/rs_req/load_p2\,
      Q(11 downto 0) => Q(11 downto 0),
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[22]\(0) => \ap_CS_fsm_reg[22]\(0),
      \ap_CS_fsm_reg[38]\(0) => \ap_CS_fsm_reg[38]\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      din(33) => burst_end,
      din(32) => RLAST_Dummy(0),
      din(31 downto 0) => RDATA_Dummy(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[61]_0\(61 downto 0) => \dout_reg[61]_0\(61 downto 0),
      \dout_reg[61]_1\(61 downto 0) => \dout_reg[61]_1\(61 downto 0),
      mem_reg(0) => RVALID_Dummy,
      push => \buff_rdata/push\,
      \tmp_len_reg[17]_0\(63) => tmp_len(17),
      \tmp_len_reg[17]_0\(62) => tmp_len(2),
      \tmp_len_reg[17]_0\(61 downto 0) => tmp_addr(63 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_stream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    input_stream_TVALID : in STD_LOGIC;
    input_stream_TREADY : out STD_LOGIC;
    input_stream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_stream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_stream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    output_stream_TVALID : out STD_LOGIC;
    output_stream_TREADY : in STD_LOGIC;
    output_stream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_stream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "4'b0011";
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : string;
  attribute C_M_AXI_GMEM_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "3'b000";
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 7;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b1000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "52'b0000000000000000000000000000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward is
  signal \<const0>\ : STD_LOGIC;
  signal W1 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal W1_read_reg_14101 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal W2 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal W2_read_reg_14096 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal W3 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal W3_read_reg_14091 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal X_size : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal X_size_read_reg_14084 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal a_assign_1_reg_15010 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \a_assign_1_reg_15010[0]_i_28_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_29_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_2_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_30_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_31_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_32_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_33_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_34_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_35_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_36_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_37_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_38_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_39_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_3_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_40_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_41_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_42_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_43_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_44_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_45_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_46_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_47_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_48_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_49_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_50_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_51_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_52_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_53_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_54_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_55_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_56_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_57_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_58_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010[0]_i_59_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_12_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_14_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_15_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_16_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_17_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_18_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_19_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_21_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_22_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_23_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_24_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_25_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_26_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_27_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_6_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_7_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \a_assign_1_reg_15010_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal a_assign_2_reg_15088 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \a_assign_2_reg_15088[0]_i_28_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_29_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_2_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_30_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_31_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_32_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_33_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_34_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_35_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_36_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_37_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_38_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_39_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_3_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_40_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_41_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_42_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_43_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_44_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_45_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_46_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_47_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_48_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_49_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_50_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_51_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_52_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_53_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_54_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_55_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_56_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_57_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_58_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088[0]_i_59_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_12_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_14_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_15_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_16_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_17_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_18_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_19_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_21_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_22_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_23_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_24_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_25_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_26_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_27_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_6_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_7_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \a_assign_2_reg_15088_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal a_assign_reg_14935 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln51_1_fu_9182_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal add_ln51_1_reg_14980 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \add_ln51_1_reg_14980_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_1_reg_14980_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal add_ln51_2_fu_10361_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln51_2_reg_15065 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln51_2_reg_15065[7]_i_2_n_4\ : STD_LOGIC;
  signal add_ln51_fu_7755_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal add_ln51_reg_14907 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \add_ln51_reg_14907_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln51_reg_14907_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal add_ln55_1_fu_9219_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal add_ln55_1_reg_15005 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \add_ln55_1_reg_15005_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln55_1_reg_15005_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal add_ln55_2_fu_10384_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal add_ln55_2_reg_15083 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \add_ln55_2_reg_15083_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln55_2_reg_15083_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal add_ln55_fu_7792_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln55_reg_14930 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln55_reg_14930[8]_i_2_n_4\ : STD_LOGIC;
  signal add_ln58_10_fu_10914_p2 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal add_ln58_10_reg_15093 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \add_ln58_10_reg_15093[11]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[11]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[11]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[11]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[15]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[15]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[15]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[15]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[19]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[19]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[19]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[19]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[23]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[23]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[23]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[23]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[27]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[27]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[27]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[27]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[31]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[31]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[31]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[31]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[3]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[3]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[7]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093[7]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[51]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[59]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[61]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_10_reg_15093_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal add_ln58_2_fu_8578_p2 : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal add_ln58_2_reg_14940 : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \add_ln58_2_reg_14940[11]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[11]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[11]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[11]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[15]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[15]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[15]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[15]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[19]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[19]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[19]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[19]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[23]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[23]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[23]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[23]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[27]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[27]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[27]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[27]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[31]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[31]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[31]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[31]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[3]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[3]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[7]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940[7]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[38]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[38]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_2_reg_14940_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal add_ln58_3_fu_9754_p2 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal add_ln58_6_fu_10919_p2 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal add_ln58_8_fu_9749_p2 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal add_ln58_8_reg_15015 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \add_ln58_8_reg_15015[11]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[11]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[11]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[11]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[15]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[15]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[15]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[15]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[19]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[19]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[19]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[19]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[23]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[23]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[23]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[23]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[27]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[27]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[27]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[27]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[31]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[31]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[31]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[31]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[3]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[3]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[3]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[7]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015[7]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[51]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[59]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[61]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln58_8_reg_15015_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal add_ln58_fu_8583_p2 : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \ap_CS_fsm_reg_n_4_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[39]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[40]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[41]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[42]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[43]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[44]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[45]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state31 : STD_LOGIC;
  signal ap_CS_fsm_state32 : STD_LOGIC;
  signal ap_CS_fsm_state33 : STD_LOGIC;
  signal ap_CS_fsm_state34 : STD_LOGIC;
  signal ap_CS_fsm_state35 : STD_LOGIC;
  signal ap_CS_fsm_state36 : STD_LOGIC;
  signal ap_CS_fsm_state37 : STD_LOGIC;
  signal ap_CS_fsm_state39 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state47 : STD_LOGIC;
  signal ap_CS_fsm_state48 : STD_LOGIC;
  signal ap_CS_fsm_state49 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state50 : STD_LOGIC;
  signal ap_CS_fsm_state51 : STD_LOGIC;
  signal ap_CS_fsm_state52 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm113_out : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_NS_fsm19_out : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal \bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_4\ : STD_LOGIC;
  signal \bus_read/fifo_burst/push\ : STD_LOGIC;
  signal \bus_read/fifo_burst/raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bus_read/ost_ctrl_info\ : STD_LOGIC;
  signal cnt_1_fu_8643_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal cnt_2_reg_4783 : STD_LOGIC;
  signal \cnt_2_reg_4783[0]_i_10_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783[0]_i_11_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783[0]_i_12_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783[0]_i_13_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783[0]_i_14_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783[0]_i_15_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783[0]_i_16_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783[0]_i_3_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783[0]_i_5_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783[0]_i_6_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783[0]_i_7_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783[0]_i_9_n_4\ : STD_LOGIC;
  signal cnt_2_reg_4783_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \cnt_2_reg_4783_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_8_n_6\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[0]_i_8_n_7\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[20]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[28]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_2_reg_4783_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal cnt_4_reg_6353 : STD_LOGIC;
  signal \cnt_4_reg_6353[0]_i_10_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353[0]_i_11_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353[0]_i_12_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353[0]_i_13_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353[0]_i_14_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353[0]_i_15_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353[0]_i_16_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353[0]_i_3_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353[0]_i_5_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353[0]_i_6_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353[0]_i_7_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353[0]_i_9_n_4\ : STD_LOGIC;
  signal cnt_4_reg_6353_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \cnt_4_reg_6353_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_8_n_6\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[0]_i_8_n_7\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[20]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[28]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_4_reg_6353_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal cnt_reg_3213 : STD_LOGIC;
  signal \cnt_reg_3213[4]_i_10_n_4\ : STD_LOGIC;
  signal \cnt_reg_3213[4]_i_11_n_4\ : STD_LOGIC;
  signal \cnt_reg_3213[4]_i_12_n_4\ : STD_LOGIC;
  signal \cnt_reg_3213[4]_i_13_n_4\ : STD_LOGIC;
  signal \cnt_reg_3213[4]_i_14_n_4\ : STD_LOGIC;
  signal \cnt_reg_3213[4]_i_15_n_4\ : STD_LOGIC;
  signal \cnt_reg_3213[4]_i_4_n_4\ : STD_LOGIC;
  signal \cnt_reg_3213[4]_i_5_n_4\ : STD_LOGIC;
  signal \cnt_reg_3213[4]_i_6_n_4\ : STD_LOGIC;
  signal \cnt_reg_3213[4]_i_8_n_4\ : STD_LOGIC;
  signal \cnt_reg_3213[4]_i_9_n_4\ : STD_LOGIC;
  signal \cnt_reg_3213[8]_i_2_n_4\ : STD_LOGIC;
  signal cnt_reg_3213_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \cnt_reg_3213_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_reg_3213_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_reg_3213_reg[4]_i_3_n_4\ : STD_LOGIC;
  signal \cnt_reg_3213_reg[4]_i_3_n_5\ : STD_LOGIC;
  signal \cnt_reg_3213_reg[4]_i_3_n_6\ : STD_LOGIC;
  signal \cnt_reg_3213_reg[4]_i_3_n_7\ : STD_LOGIC;
  signal \cnt_reg_3213_reg[4]_i_7_n_4\ : STD_LOGIC;
  signal \cnt_reg_3213_reg[4]_i_7_n_5\ : STD_LOGIC;
  signal \cnt_reg_3213_reg[4]_i_7_n_6\ : STD_LOGIC;
  signal \cnt_reg_3213_reg[4]_i_7_n_7\ : STD_LOGIC;
  signal colsW1_read_reg_14076 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal colsW2_read_reg_14068 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal colsW3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal colsW3_read_reg_14058 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal control_s_axi_U_n_264 : STD_LOGIC;
  signal control_s_axi_U_n_265 : STD_LOGIC;
  signal control_s_axi_U_n_266 : STD_LOGIC;
  signal control_s_axi_U_n_267 : STD_LOGIC;
  signal control_s_axi_U_n_268 : STD_LOGIC;
  signal control_s_axi_U_n_269 : STD_LOGIC;
  signal control_s_axi_U_n_270 : STD_LOGIC;
  signal control_s_axi_U_n_271 : STD_LOGIC;
  signal control_s_axi_U_n_272 : STD_LOGIC;
  signal control_s_axi_U_n_273 : STD_LOGIC;
  signal control_s_axi_U_n_274 : STD_LOGIC;
  signal control_s_axi_U_n_275 : STD_LOGIC;
  signal control_s_axi_U_n_276 : STD_LOGIC;
  signal control_s_axi_U_n_277 : STD_LOGIC;
  signal control_s_axi_U_n_278 : STD_LOGIC;
  signal control_s_axi_U_n_279 : STD_LOGIC;
  signal control_s_axi_U_n_280 : STD_LOGIC;
  signal control_s_axi_U_n_281 : STD_LOGIC;
  signal control_s_axi_U_n_282 : STD_LOGIC;
  signal control_s_axi_U_n_283 : STD_LOGIC;
  signal control_s_axi_U_n_284 : STD_LOGIC;
  signal control_s_axi_U_n_285 : STD_LOGIC;
  signal control_s_axi_U_n_286 : STD_LOGIC;
  signal control_s_axi_U_n_287 : STD_LOGIC;
  signal control_s_axi_U_n_288 : STD_LOGIC;
  signal control_s_axi_U_n_289 : STD_LOGIC;
  signal control_s_axi_U_n_290 : STD_LOGIC;
  signal control_s_axi_U_n_291 : STD_LOGIC;
  signal control_s_axi_U_n_292 : STD_LOGIC;
  signal control_s_axi_U_n_293 : STD_LOGIC;
  signal control_s_axi_U_n_294 : STD_LOGIC;
  signal control_s_axi_U_n_295 : STD_LOGIC;
  signal control_s_axi_U_n_296 : STD_LOGIC;
  signal control_s_axi_U_n_297 : STD_LOGIC;
  signal control_s_axi_U_n_298 : STD_LOGIC;
  signal control_s_axi_U_n_299 : STD_LOGIC;
  signal control_s_axi_U_n_300 : STD_LOGIC;
  signal control_s_axi_U_n_301 : STD_LOGIC;
  signal control_s_axi_U_n_302 : STD_LOGIC;
  signal control_s_axi_U_n_303 : STD_LOGIC;
  signal control_s_axi_U_n_304 : STD_LOGIC;
  signal control_s_axi_U_n_305 : STD_LOGIC;
  signal control_s_axi_U_n_306 : STD_LOGIC;
  signal control_s_axi_U_n_307 : STD_LOGIC;
  signal control_s_axi_U_n_308 : STD_LOGIC;
  signal control_s_axi_U_n_309 : STD_LOGIC;
  signal control_s_axi_U_n_310 : STD_LOGIC;
  signal control_s_axi_U_n_311 : STD_LOGIC;
  signal control_s_axi_U_n_312 : STD_LOGIC;
  signal control_s_axi_U_n_313 : STD_LOGIC;
  signal control_s_axi_U_n_314 : STD_LOGIC;
  signal control_s_axi_U_n_315 : STD_LOGIC;
  signal control_s_axi_U_n_316 : STD_LOGIC;
  signal control_s_axi_U_n_317 : STD_LOGIC;
  signal control_s_axi_U_n_318 : STD_LOGIC;
  signal control_s_axi_U_n_319 : STD_LOGIC;
  signal control_s_axi_U_n_320 : STD_LOGIC;
  signal control_s_axi_U_n_321 : STD_LOGIC;
  signal control_s_axi_U_n_322 : STD_LOGIC;
  signal control_s_axi_U_n_323 : STD_LOGIC;
  signal control_s_axi_U_n_324 : STD_LOGIC;
  signal control_s_axi_U_n_325 : STD_LOGIC;
  signal control_s_axi_U_n_326 : STD_LOGIC;
  signal control_s_axi_U_n_327 : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal dout_tmp : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gmem_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_addr_1_read_reg_15026 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_addr_1_reg_15020 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \gmem_addr_1_reg_15020[10]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[10]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[10]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[10]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[10]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[10]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[10]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[10]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[14]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[14]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[14]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[14]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[14]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[14]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[14]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[14]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[18]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[18]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[18]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[18]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[18]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[18]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[18]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[18]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[22]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[22]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[22]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[22]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[22]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[22]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[22]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[22]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[26]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[26]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[26]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[26]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[26]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[26]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[26]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[26]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[2]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[2]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[2]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[30]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[30]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[30]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[30]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[30]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[30]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[30]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[30]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[34]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[34]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[34]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[34]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[34]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[34]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[34]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[38]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[38]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[38]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[38]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[42]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[42]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[42]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[42]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[46]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[46]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[46]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[46]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[50]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[50]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[50]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[50]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[54]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[54]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[54]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[54]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[58]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[58]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[58]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[58]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[61]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[61]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[61]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[6]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[6]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[6]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[6]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[6]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[6]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[6]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020[6]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[10]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[14]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[18]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[18]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[18]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[18]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[22]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[26]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[26]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[26]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[26]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[30]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[30]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[30]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[30]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[34]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[34]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[34]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[34]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[34]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[34]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[34]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[34]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[38]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[38]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[38]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[38]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[38]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[38]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[38]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[38]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[42]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[42]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[42]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[42]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[42]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[42]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[42]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[42]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[46]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[46]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[46]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[46]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[46]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[46]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[46]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[46]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[50]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[50]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[50]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[50]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[50]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[50]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[50]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[50]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[54]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[54]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[54]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[54]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[54]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[54]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[54]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[54]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[58]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[58]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[58]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[58]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[58]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[58]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[58]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[58]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[61]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[61]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[61]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[61]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[61]_i_3_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[61]_i_3_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[61]_i_3_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_15020_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal gmem_addr_2_read_reg_15104 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_addr_2_reg_15098 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \gmem_addr_2_reg_15098[10]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[10]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[10]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[10]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[10]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[10]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[10]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[10]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[14]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[14]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[14]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[14]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[18]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[18]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[18]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[18]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[22]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[22]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[22]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[22]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[26]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[26]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[26]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[26]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[2]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[2]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[2]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[30]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[30]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[30]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[30]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[34]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[34]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[34]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[34]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[38]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[38]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[38]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[38]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[42]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[42]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[42]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[42]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[46]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[46]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[46]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[46]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[50]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[50]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[50]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[50]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[54]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[54]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[54]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[54]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[58]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[58]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[58]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[58]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[61]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[61]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[61]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[6]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[6]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[6]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[6]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[6]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[6]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[6]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098[6]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[10]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[14]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[18]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[18]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[18]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[18]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[22]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[26]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[26]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[26]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[26]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[30]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[30]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[30]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[30]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[34]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[34]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[34]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[34]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[34]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[34]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[34]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[34]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[38]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[38]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[38]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[38]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[38]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[38]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[38]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[38]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[42]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[42]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[42]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[42]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[42]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[42]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[42]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[42]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[46]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[46]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[46]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[46]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[46]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[46]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[46]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[46]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[50]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[50]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[50]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[50]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[50]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[50]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[50]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[50]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[54]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[54]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[54]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[54]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[54]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[54]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[54]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[54]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[58]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[58]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[58]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[58]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[58]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[58]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[58]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[58]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[61]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[61]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[61]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[61]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[61]_i_3_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[61]_i_3_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[61]_i_3_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_2_reg_15098_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal gmem_addr_read_reg_14951 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_addr_reg_14945 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \gmem_addr_reg_14945[10]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[10]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[10]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[10]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[10]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[10]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[10]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[10]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[14]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[14]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[14]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[14]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[14]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[14]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[14]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[14]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[18]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[18]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[18]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[18]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[18]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[18]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[18]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[18]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[22]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[22]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[22]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[22]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[22]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[22]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[22]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[22]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[26]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[26]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[26]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[26]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[26]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[26]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[26]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[26]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[2]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[2]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[2]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[30]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[30]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[30]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[30]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[30]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[30]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[30]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[30]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[34]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[34]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[34]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[34]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[34]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[34]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[34]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[38]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[38]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[38]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[38]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[6]_i_10_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[6]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[6]_i_4_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[6]_i_5_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[6]_i_6_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[6]_i_7_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[6]_i_8_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945[6]_i_9_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[10]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[14]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[18]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[18]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[18]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[18]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[22]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[26]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[26]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[26]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[26]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[30]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[30]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[30]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[30]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[34]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[34]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[34]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[34]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[34]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[34]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[34]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[34]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[38]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[38]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[38]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[38]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[38]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[38]_i_2_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[38]_i_3_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[38]_i_3_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[38]_i_3_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[38]_i_3_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[42]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[42]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[42]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[42]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[46]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[46]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[46]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[46]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[50]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[50]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[50]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[50]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[54]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[54]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[54]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[54]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[58]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[58]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[58]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[58]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[61]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[61]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_14945_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_n_8 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_11 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_12 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_13 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_14 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_15 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_16 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_17 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_18 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_19 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_20 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_21 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_22 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_23 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_24 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_25 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_26 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_27 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_28 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_29 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_30 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_31 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_32 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_33 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_4 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_43 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_44 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_45 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_46 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_47 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_48 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_49 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_50 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_51 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_52 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_53 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_54 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_55 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_56 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_57 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_58 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_59 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_60 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_61 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_62 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_63 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_64 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_65 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_74 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_100_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_101_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_102_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_103_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_104_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_105_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_106_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_107_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_108_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_109_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_10_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_110_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_111_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_112_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_113_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_114_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_115_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_116_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_117_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_118_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_119_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_11_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_120_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_121_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_122_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_123_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_124_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_125_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_126_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_127_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_12_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_13_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_14_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_15_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_16_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_17_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_18_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_19_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_20_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_21_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_22_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_23_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_24_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_25_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_26_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_27_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_28_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_29_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_30_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_31_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_32_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_33_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_34_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_35_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_36_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_37_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_38_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_39_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_3_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_40_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_41_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_42_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_43_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_44_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_45_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_46_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_47_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_48_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_49_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_4_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_50_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_51_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_52_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_53_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_54_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_55_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_56_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_57_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_58_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_59_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_5_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_60_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_61_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_62_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_63_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_64_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_65_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_66_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_67_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_68_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_69_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_6_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_70_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_71_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_72_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_73_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_74_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_75_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_76_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_77_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_78_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_79_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_7_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_80_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_81_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_82_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_83_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_84_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_85_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_86_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_87_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_88_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_89_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_8_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_90_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_91_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_92_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_93_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_94_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_95_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_96_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_97_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_98_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_99_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_9_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_n_132 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_n_142 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_107 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_13 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_138 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_4 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_45 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_76 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_100_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_101_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_102_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_103_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_104_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_105_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_106_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_107_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_108_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_109_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_10_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_110_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_111_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_112_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_113_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_114_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_115_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_116_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_117_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_118_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_119_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_11_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_120_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_121_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_122_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_123_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_124_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_125_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_126_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_127_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_12_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_13_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_14_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_15_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_16_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_17_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_18_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_19_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_20_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_21_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_22_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_23_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_24_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_25_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_26_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_27_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_28_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_29_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_30_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_31_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_32_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_33_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_34_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_35_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_36_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_37_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_38_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_39_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_3_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_40_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_41_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_42_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_43_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_44_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_45_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_46_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_47_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_48_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_49_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_4_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_50_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_51_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_52_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_53_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_54_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_55_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_56_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_57_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_58_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_59_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_5_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_60_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_61_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_62_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_63_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_64_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_65_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_66_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_67_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_68_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_69_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_6_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_70_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_71_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_72_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_73_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_74_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_75_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_76_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_77_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_78_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_79_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_7_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_80_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_81_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_82_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_83_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_84_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_85_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_86_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_87_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_88_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_89_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_8_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_90_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_91_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_92_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_93_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_94_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_95_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_96_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_97_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_98_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_99_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_9_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_n_12 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_11 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_43 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_5 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_n_18 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_n_8 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID : STD_LOGIC;
  signal icmp_ln51_1_fu_7750_p2 : STD_LOGIC;
  signal icmp_ln51_2_fu_9161_p2 : STD_LOGIC;
  signal icmp_ln51_2_reg_14961 : STD_LOGIC;
  signal icmp_ln51_3_fu_9177_p2 : STD_LOGIC;
  signal icmp_ln51_4_fu_10330_p2 : STD_LOGIC;
  signal icmp_ln51_4_reg_15036 : STD_LOGIC;
  signal icmp_ln51_5_fu_10356_p2 : STD_LOGIC;
  signal icmp_ln51_fu_7734_p2 : STD_LOGIC;
  signal icmp_ln51_reg_14888 : STD_LOGIC;
  signal icmp_ln55_2_fu_10379_p2 : STD_LOGIC;
  signal \in\ : STD_LOGIC;
  signal input_stream_TDATA_int_regslice : STD_LOGIC_VECTOR ( 31 to 31 );
  signal input_stream_TVALID_int_regslice : STD_LOGIC;
  signal layer1_activations_2_U_n_36 : STD_LOGIC;
  signal layer1_activations_2_U_n_37 : STD_LOGIC;
  signal layer1_activations_2_ce0_local : STD_LOGIC;
  signal layer1_activations_2_d0 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal layer1_activations_2_we0 : STD_LOGIC;
  signal layer1_activations_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal layer1_activations_ce0 : STD_LOGIC;
  signal layer1_activations_d0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal layer1_activations_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal layer1_activations_we0 : STD_LOGIC;
  signal layer1_quant_128_fu_2054_p2 : STD_LOGIC;
  signal layer1_quant_128_reg_4760 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_128_reg_47600 : STD_LOGIC;
  signal layer1_quant_129_reg_4736 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_130_reg_4724 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_131_reg_4712 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_132_reg_4700 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_133_reg_4688 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_134_reg_4676 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_135_reg_4664 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_136_reg_4652 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_137_reg_4640 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_138_reg_4628 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_139_reg_4616 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_140_reg_4604 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_141_reg_4592 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_142_reg_4580 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_143_reg_4568 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_144_reg_4556 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_145_reg_4544 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_146_reg_4532 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_147_reg_4520 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_148_reg_4508 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_149_reg_4496 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_150_reg_4484 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_151_reg_4472 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_152_reg_4460 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_153_reg_4448 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_154_reg_4436 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_155_reg_4424 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_156_reg_4412 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_157_reg_4400 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_158_reg_4388 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_159_reg_4376 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_160_reg_4364 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_161_reg_4352 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_162_reg_4340 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_163_reg_4328 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_164_reg_4316 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_165_reg_4304 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_166_reg_4292 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_167_reg_4280 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_168_reg_4268 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_169_reg_4256 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_170_reg_4244 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_171_reg_4232 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_172_reg_4220 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_173_reg_4208 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_174_reg_4196 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_175_reg_4184 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_176_reg_4172 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_177_reg_4160 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_178_reg_4148 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_179_reg_4136 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_180_reg_4124 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_181_reg_4112 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_182_reg_4100 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_183_reg_4088 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_184_reg_4076 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_185_reg_4064 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_186_reg_4052 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_187_reg_4040 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_188_reg_4028 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_189_reg_4016 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_190_reg_4004 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_191_reg_3992 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_192_reg_3980 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_193_reg_3968 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_194_reg_3956 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_195_reg_3944 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_196_reg_3932 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_197_reg_3920 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_198_reg_3908 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_199_reg_3896 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_200_reg_3884 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_201_reg_3872 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_202_reg_3860 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_203_reg_3848 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_204_reg_3836 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_205_reg_3824 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_206_reg_3812 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_207_reg_3800 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_208_reg_3788 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_209_reg_3776 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_210_reg_3764 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_211_reg_3752 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_212_reg_3740 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_213_reg_3728 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_214_reg_3716 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_215_reg_3704 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_216_reg_3692 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_217_reg_3680 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_218_reg_3668 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_219_reg_3656 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_220_reg_3644 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_221_reg_3632 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_222_reg_3620 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_223_reg_3608 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_224_reg_3596 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_225_reg_3584 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_226_reg_3572 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_227_reg_3560 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_228_reg_3548 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_229_reg_3536 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_230_reg_3524 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_231_reg_3512 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_232_reg_3500 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_233_reg_3488 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_234_reg_3476 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_235_reg_3464 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_236_reg_3452 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_237_reg_3440 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_238_reg_3428 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_239_reg_3416 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_240_reg_3404 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_241_reg_3392 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_242_reg_3380 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_243_reg_3368 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_244_reg_3356 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_245_reg_3344 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_246_reg_3332 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_247_reg_3320 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_248_reg_3308 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_249_reg_3296 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_250_reg_3284 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_251_reg_3272 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_252_reg_3260 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_253_reg_3248 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_254_reg_3236 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer1_quant_reg_4748 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer2_activations_4_ce0_local : STD_LOGIC;
  signal layer2_activations_4_d0 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal layer2_activations_4_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal layer2_activations_4_we0 : STD_LOGIC;
  signal layer2_activations_5_ce1 : STD_LOGIC;
  signal layer2_activations_5_d0 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal layer2_activations_5_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal layer2_activations_5_we0 : STD_LOGIC;
  signal layer2_activations_6_U_n_67 : STD_LOGIC;
  signal layer2_activations_6_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal layer2_activations_6_ce0 : STD_LOGIC;
  signal layer2_activations_6_d0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal layer2_activations_6_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal layer2_activations_6_we0 : STD_LOGIC;
  signal layer2_activations_d0 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal layer2_activations_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal layer2_activations_we0 : STD_LOGIC;
  signal layer3_activations_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal layer3_activations_address01 : STD_LOGIC;
  signal layer3_activations_ce0 : STD_LOGIC;
  signal layer3_activations_ce0_local : STD_LOGIC;
  signal layer3_activations_d0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal layer3_activations_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal layer3_activations_we0 : STD_LOGIC;
  signal layer3_activations_we0_local : STD_LOGIC;
  signal layer3_quant_128_reg_6330 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_128_reg_63300 : STD_LOGIC;
  signal layer3_quant_129_reg_6306 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_130_reg_6294 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_131_reg_6282 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_132_reg_6270 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_133_reg_6258 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_134_reg_6246 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_135_reg_6234 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_136_reg_6222 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_137_reg_6210 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_138_reg_6198 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_139_reg_6186 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_140_reg_6174 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_141_reg_6162 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_142_reg_6150 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_143_reg_6138 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_144_reg_6126 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_145_reg_6114 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_146_reg_6102 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_147_reg_6090 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_148_reg_6078 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_149_reg_6066 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_150_reg_6054 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_151_reg_6042 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_152_reg_6030 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_153_reg_6018 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_154_reg_6006 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_155_reg_5994 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_156_reg_5982 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_157_reg_5970 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_158_reg_5958 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_159_reg_5946 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_160_reg_5934 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_161_reg_5922 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_162_reg_5910 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_163_reg_5898 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_164_reg_5886 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_165_reg_5874 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_166_reg_5862 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_167_reg_5850 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_168_reg_5838 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_169_reg_5826 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_170_reg_5814 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_171_reg_5802 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_172_reg_5790 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_173_reg_5778 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_174_reg_5766 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_175_reg_5754 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_176_reg_5742 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_177_reg_5730 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_178_reg_5718 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_179_reg_5706 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_180_reg_5694 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_181_reg_5682 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_182_reg_5670 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_183_reg_5658 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_184_reg_5646 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_185_reg_5634 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_186_reg_5622 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_187_reg_5610 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_188_reg_5598 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_189_reg_5586 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_190_reg_5574 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_191_reg_5562 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_192_reg_5550 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_193_reg_5538 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_194_reg_5526 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_195_reg_5514 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_196_reg_5502 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_197_reg_5490 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_198_reg_5478 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_199_reg_5466 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_200_reg_5454 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_201_reg_5442 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_202_reg_5430 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_203_reg_5418 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_204_reg_5406 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_205_reg_5394 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_206_reg_5382 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_207_reg_5370 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_208_reg_5358 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_209_reg_5346 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_210_reg_5334 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_211_reg_5322 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_212_reg_5310 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_213_reg_5298 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_214_reg_5286 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_215_reg_5274 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_216_reg_5262 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_217_reg_5250 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_218_reg_5238 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_219_reg_5226 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_220_reg_5214 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_221_reg_5202 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_222_reg_5190 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_223_reg_5178 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_224_reg_5166 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_225_reg_5154 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_226_reg_5142 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_227_reg_5130 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_228_reg_5118 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_229_reg_5106 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_230_reg_5094 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_231_reg_5082 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_232_reg_5070 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_233_reg_5058 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_234_reg_5046 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_235_reg_5034 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_236_reg_5022 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_237_reg_5010 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_238_reg_4998 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_239_reg_4986 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_240_reg_4974 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_241_reg_4962 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_242_reg_4950 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_243_reg_4938 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_244_reg_4926 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_245_reg_4914 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_246_reg_4902 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_247_reg_4890 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_248_reg_4878 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_249_reg_4866 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_250_reg_4854 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_251_reg_4842 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_252_reg_4830 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_253_reg_4818 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_254_reg_4806 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer3_quant_reg_6318 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal load_p2 : STD_LOGIC;
  signal load_p2_1 : STD_LOGIC;
  signal load_p2_2 : STD_LOGIC;
  signal lshr_ln51_1_fu_9196_p4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal lshr_ln_fu_7769_p4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal output_stream_TDATA_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal output_stream_TDATA_reg1 : STD_LOGIC;
  signal \^output_stream_tkeep\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal output_stream_TLAST_reg : STD_LOGIC;
  signal output_stream_TREADY_int_regslice : STD_LOGIC;
  signal \^output_stream_tstrb\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal phi_mul1_reg_4795 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal phi_mul3_reg_6365 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal phi_mul_reg_3225 : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal regslice_both_input_stream_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_12 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_8 : STD_LOGIC;
  signal regslice_both_input_stream_V_data_V_U_n_9 : STD_LOGIC;
  signal regslice_both_output_stream_V_data_V_U_n_9 : STD_LOGIC;
  signal regslice_both_output_stream_V_keep_V_U_n_5 : STD_LOGIC;
  signal regslice_both_output_stream_V_last_V_U_n_4 : STD_LOGIC;
  signal regslice_both_output_stream_V_strb_V_U_n_5 : STD_LOGIC;
  signal sext_ln58_1_fu_9782_p1 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal sext_ln58_2_fu_10947_p1 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal sext_ln58_fu_8615_p1 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal sub102_fu_10980_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub102_reg_15114 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub102_reg_15114[12]_i_2_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[12]_i_3_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[12]_i_4_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[12]_i_5_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[16]_i_2_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[16]_i_3_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[16]_i_4_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[16]_i_5_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[20]_i_2_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[20]_i_3_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[20]_i_4_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[20]_i_5_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[24]_i_2_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[24]_i_3_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[24]_i_4_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[24]_i_5_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[28]_i_2_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[28]_i_3_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[28]_i_4_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[28]_i_5_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[31]_i_2_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[31]_i_3_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[31]_i_4_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[4]_i_2_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[4]_i_3_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[4]_i_4_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[4]_i_5_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[8]_i_2_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[8]_i_3_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[8]_i_4_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114[8]_i_5_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sub102_reg_15114_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sub_ln116_1_fu_178_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sub_ln116_fu_167_p20_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sub_ln144_1_fu_266_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sub_ln144_2_fu_277_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sub_ln144_3_fu_288_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sub_ln144_fu_255_p20_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sub_ln159_fu_105_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal trunc_ln51_1_reg_14990 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln51_2_reg_15052 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal trunc_ln51_reg_14917 : STD_LOGIC;
  signal \x_1_fu_3032[30]_i_2_n_4\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[0]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[10]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[11]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[12]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[13]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[14]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[15]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[16]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[17]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[18]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[19]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[1]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[20]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[21]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[22]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[23]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[24]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[25]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[26]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[27]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[28]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[29]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[30]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[7]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[8]\ : STD_LOGIC;
  signal \x_1_fu_3032_reg_n_4_[9]\ : STD_LOGIC;
  signal x_2_fu_3036 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \x_fu_3028_reg_n_4_[0]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[10]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[11]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[12]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[13]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[14]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[15]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[16]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[17]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[18]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[19]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[20]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[21]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[22]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[23]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[24]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[25]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[26]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[27]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[28]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[29]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[30]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[7]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[8]\ : STD_LOGIC;
  signal \x_fu_3028_reg_n_4_[9]\ : STD_LOGIC;
  signal y_1_reg_4772 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal y_2_reg_6342 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal y_reg_3202 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal zext_ln51_2_reg_14972 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal zext_ln51_3_reg_14985 : STD_LOGIC_VECTOR ( 30 downto 2 );
  signal zext_ln51_5_reg_15047_reg : STD_LOGIC_VECTOR ( 31 to 31 );
  signal zext_ln51_7_reg_15075 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln51_reg_14912 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal zext_ln58_reg_14899 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_add_ln51_1_reg_14980_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln51_1_reg_14980_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln51_reg_14907_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln51_reg_14907_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln55_1_reg_15005_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln55_1_reg_15005_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln55_2_reg_15083_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln55_2_reg_15083_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln58_10_reg_15093_reg[61]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln58_10_reg_15093_reg[61]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln58_2_reg_14940_reg[38]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln58_2_reg_14940_reg[38]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln58_8_reg_15015_reg[61]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln58_8_reg_15015_reg[61]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_2_reg_4783_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cnt_2_reg_4783_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cnt_2_reg_4783_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cnt_2_reg_4783_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cnt_2_reg_4783_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_2_reg_4783_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cnt_4_reg_6353_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cnt_4_reg_6353_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cnt_4_reg_6353_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cnt_4_reg_6353_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cnt_4_reg_6353_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_4_reg_6353_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cnt_reg_3213_reg[4]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cnt_reg_3213_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cnt_reg_3213_reg[4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cnt_reg_3213_reg[4]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmem_addr_1_reg_15020_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem_addr_1_reg_15020_reg[61]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_1_reg_15020_reg[61]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem_addr_1_reg_15020_reg[61]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem_addr_1_reg_15020_reg[61]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_2_reg_15098_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem_addr_2_reg_15098_reg[61]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_2_reg_15098_reg[61]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem_addr_2_reg_15098_reg[61]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem_addr_2_reg_15098_reg[61]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_reg_14945_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem_addr_reg_14945_reg[38]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_reg_14945_reg[38]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem_addr_reg_14945_reg[61]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_reg_14945_reg[61]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub102_reg_15114_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub102_reg_15114_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln51_1_reg_14980_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_1_reg_14980_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_1_reg_14980_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_1_reg_14980_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_1_reg_14980_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_1_reg_14980_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_1_reg_14980_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_1_reg_14980_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln51_2_reg_15065[1]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \add_ln51_2_reg_15065[2]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \add_ln51_2_reg_15065[3]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \add_ln51_2_reg_15065[4]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \add_ln51_2_reg_15065[6]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \add_ln51_2_reg_15065[7]_i_1\ : label is "soft_lutpair407";
  attribute ADDER_THRESHOLD of \add_ln51_reg_14907_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_reg_14907_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_reg_14907_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_reg_14907_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_reg_14907_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_reg_14907_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_reg_14907_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln51_reg_14907_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_1_reg_15005_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_1_reg_15005_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_1_reg_15005_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_1_reg_15005_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_1_reg_15005_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_1_reg_15005_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_1_reg_15005_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_1_reg_15005_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_15083_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_15083_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_15083_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_15083_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_15083_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_15083_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_15083_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_15083_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln55_reg_14930[1]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \add_ln55_reg_14930[2]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \add_ln55_reg_14930[3]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \add_ln55_reg_14930[4]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \add_ln55_reg_14930[7]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \add_ln55_reg_14930[8]_i_1\ : label is "soft_lutpair404";
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[59]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_10_reg_15093_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_2_reg_14940_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_2_reg_14940_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_2_reg_14940_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_2_reg_14940_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_2_reg_14940_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_2_reg_14940_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_2_reg_14940_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_2_reg_14940_reg[38]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_2_reg_14940_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_2_reg_14940_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[59]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln58_8_reg_15015_reg[7]_i_1\ : label is 35;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15\ : label is "inst/\bus_read/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15\ : label is "inst/\bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute ADDER_THRESHOLD of \cnt_2_reg_4783_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_2_reg_4783_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_2_reg_4783_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_2_reg_4783_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_2_reg_4783_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_2_reg_4783_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_2_reg_4783_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_2_reg_4783_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_4_reg_6353_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_4_reg_6353_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_4_reg_6353_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_4_reg_6353_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_4_reg_6353_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_4_reg_6353_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_4_reg_6353_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_4_reg_6353_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \cnt_reg_3213[0]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \cnt_reg_3213[1]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \cnt_reg_3213[2]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \cnt_reg_3213[3]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \cnt_reg_3213[5]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \cnt_reg_3213[6]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \cnt_reg_3213[7]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \cnt_reg_3213[8]_i_1\ : label is "soft_lutpair400";
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[14]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[18]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[18]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[22]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[22]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[26]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[30]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[34]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[34]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[38]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[38]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[42]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[42]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[46]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[46]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[50]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[50]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[54]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[54]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[58]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[58]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[61]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[61]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_15020_reg[6]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[14]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[18]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[18]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[22]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[22]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[26]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[30]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[34]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[34]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[38]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[38]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[42]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[42]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[46]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[46]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[50]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[50]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[54]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[54]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[58]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[58]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[61]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[61]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_2_reg_15098_reg[6]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[14]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[18]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[18]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[22]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[22]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[26]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[30]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[34]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[34]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[38]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[38]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[38]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[42]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[46]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[50]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[54]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[58]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_14945_reg[6]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub102_reg_15114_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub102_reg_15114_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub102_reg_15114_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub102_reg_15114_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub102_reg_15114_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub102_reg_15114_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub102_reg_15114_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub102_reg_15114_reg[8]_i_1\ : label is 35;
begin
  m_axi_gmem_ARADDR(63 downto 2) <= \^m_axi_gmem_araddr\(63 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const0>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const0>\;
  m_axi_gmem_ARCACHE(0) <= \<const0>\;
  m_axi_gmem_ARID(0) <= \<const0>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const0>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_ARUSER(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63) <= \<const0>\;
  m_axi_gmem_AWADDR(62) <= \<const0>\;
  m_axi_gmem_AWADDR(61) <= \<const0>\;
  m_axi_gmem_AWADDR(60) <= \<const0>\;
  m_axi_gmem_AWADDR(59) <= \<const0>\;
  m_axi_gmem_AWADDR(58) <= \<const0>\;
  m_axi_gmem_AWADDR(57) <= \<const0>\;
  m_axi_gmem_AWADDR(56) <= \<const0>\;
  m_axi_gmem_AWADDR(55) <= \<const0>\;
  m_axi_gmem_AWADDR(54) <= \<const0>\;
  m_axi_gmem_AWADDR(53) <= \<const0>\;
  m_axi_gmem_AWADDR(52) <= \<const0>\;
  m_axi_gmem_AWADDR(51) <= \<const0>\;
  m_axi_gmem_AWADDR(50) <= \<const0>\;
  m_axi_gmem_AWADDR(49) <= \<const0>\;
  m_axi_gmem_AWADDR(48) <= \<const0>\;
  m_axi_gmem_AWADDR(47) <= \<const0>\;
  m_axi_gmem_AWADDR(46) <= \<const0>\;
  m_axi_gmem_AWADDR(45) <= \<const0>\;
  m_axi_gmem_AWADDR(44) <= \<const0>\;
  m_axi_gmem_AWADDR(43) <= \<const0>\;
  m_axi_gmem_AWADDR(42) <= \<const0>\;
  m_axi_gmem_AWADDR(41) <= \<const0>\;
  m_axi_gmem_AWADDR(40) <= \<const0>\;
  m_axi_gmem_AWADDR(39) <= \<const0>\;
  m_axi_gmem_AWADDR(38) <= \<const0>\;
  m_axi_gmem_AWADDR(37) <= \<const0>\;
  m_axi_gmem_AWADDR(36) <= \<const0>\;
  m_axi_gmem_AWADDR(35) <= \<const0>\;
  m_axi_gmem_AWADDR(34) <= \<const0>\;
  m_axi_gmem_AWADDR(33) <= \<const0>\;
  m_axi_gmem_AWADDR(32) <= \<const0>\;
  m_axi_gmem_AWADDR(31) <= \<const0>\;
  m_axi_gmem_AWADDR(30) <= \<const0>\;
  m_axi_gmem_AWADDR(29) <= \<const0>\;
  m_axi_gmem_AWADDR(28) <= \<const0>\;
  m_axi_gmem_AWADDR(27) <= \<const0>\;
  m_axi_gmem_AWADDR(26) <= \<const0>\;
  m_axi_gmem_AWADDR(25) <= \<const0>\;
  m_axi_gmem_AWADDR(24) <= \<const0>\;
  m_axi_gmem_AWADDR(23) <= \<const0>\;
  m_axi_gmem_AWADDR(22) <= \<const0>\;
  m_axi_gmem_AWADDR(21) <= \<const0>\;
  m_axi_gmem_AWADDR(20) <= \<const0>\;
  m_axi_gmem_AWADDR(19) <= \<const0>\;
  m_axi_gmem_AWADDR(18) <= \<const0>\;
  m_axi_gmem_AWADDR(17) <= \<const0>\;
  m_axi_gmem_AWADDR(16) <= \<const0>\;
  m_axi_gmem_AWADDR(15) <= \<const0>\;
  m_axi_gmem_AWADDR(14) <= \<const0>\;
  m_axi_gmem_AWADDR(13) <= \<const0>\;
  m_axi_gmem_AWADDR(12) <= \<const0>\;
  m_axi_gmem_AWADDR(11) <= \<const0>\;
  m_axi_gmem_AWADDR(10) <= \<const0>\;
  m_axi_gmem_AWADDR(9) <= \<const0>\;
  m_axi_gmem_AWADDR(8) <= \<const0>\;
  m_axi_gmem_AWADDR(7) <= \<const0>\;
  m_axi_gmem_AWADDR(6) <= \<const0>\;
  m_axi_gmem_AWADDR(5) <= \<const0>\;
  m_axi_gmem_AWADDR(4) <= \<const0>\;
  m_axi_gmem_AWADDR(3) <= \<const0>\;
  m_axi_gmem_AWADDR(2) <= \<const0>\;
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const0>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const0>\;
  m_axi_gmem_AWCACHE(0) <= \<const0>\;
  m_axi_gmem_AWID(0) <= \<const0>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3) <= \<const0>\;
  m_axi_gmem_AWLEN(2) <= \<const0>\;
  m_axi_gmem_AWLEN(1) <= \<const0>\;
  m_axi_gmem_AWLEN(0) <= \<const0>\;
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const0>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_AWUSER(0) <= \<const0>\;
  m_axi_gmem_AWVALID <= \<const0>\;
  m_axi_gmem_BREADY <= \<const0>\;
  m_axi_gmem_WDATA(31) <= \<const0>\;
  m_axi_gmem_WDATA(30) <= \<const0>\;
  m_axi_gmem_WDATA(29) <= \<const0>\;
  m_axi_gmem_WDATA(28) <= \<const0>\;
  m_axi_gmem_WDATA(27) <= \<const0>\;
  m_axi_gmem_WDATA(26) <= \<const0>\;
  m_axi_gmem_WDATA(25) <= \<const0>\;
  m_axi_gmem_WDATA(24) <= \<const0>\;
  m_axi_gmem_WDATA(23) <= \<const0>\;
  m_axi_gmem_WDATA(22) <= \<const0>\;
  m_axi_gmem_WDATA(21) <= \<const0>\;
  m_axi_gmem_WDATA(20) <= \<const0>\;
  m_axi_gmem_WDATA(19) <= \<const0>\;
  m_axi_gmem_WDATA(18) <= \<const0>\;
  m_axi_gmem_WDATA(17) <= \<const0>\;
  m_axi_gmem_WDATA(16) <= \<const0>\;
  m_axi_gmem_WDATA(15) <= \<const0>\;
  m_axi_gmem_WDATA(14) <= \<const0>\;
  m_axi_gmem_WDATA(13) <= \<const0>\;
  m_axi_gmem_WDATA(12) <= \<const0>\;
  m_axi_gmem_WDATA(11) <= \<const0>\;
  m_axi_gmem_WDATA(10) <= \<const0>\;
  m_axi_gmem_WDATA(9) <= \<const0>\;
  m_axi_gmem_WDATA(8) <= \<const0>\;
  m_axi_gmem_WDATA(7) <= \<const0>\;
  m_axi_gmem_WDATA(6) <= \<const0>\;
  m_axi_gmem_WDATA(5) <= \<const0>\;
  m_axi_gmem_WDATA(4) <= \<const0>\;
  m_axi_gmem_WDATA(3) <= \<const0>\;
  m_axi_gmem_WDATA(2) <= \<const0>\;
  m_axi_gmem_WDATA(1) <= \<const0>\;
  m_axi_gmem_WDATA(0) <= \<const0>\;
  m_axi_gmem_WID(0) <= \<const0>\;
  m_axi_gmem_WLAST <= \<const0>\;
  m_axi_gmem_WSTRB(3) <= \<const0>\;
  m_axi_gmem_WSTRB(2) <= \<const0>\;
  m_axi_gmem_WSTRB(1) <= \<const0>\;
  m_axi_gmem_WSTRB(0) <= \<const0>\;
  m_axi_gmem_WUSER(0) <= \<const0>\;
  m_axi_gmem_WVALID <= \<const0>\;
  output_stream_TKEEP(3) <= \^output_stream_tkeep\(2);
  output_stream_TKEEP(2) <= \^output_stream_tkeep\(2);
  output_stream_TKEEP(1) <= \^output_stream_tkeep\(2);
  output_stream_TKEEP(0) <= \^output_stream_tkeep\(2);
  output_stream_TSTRB(3) <= \^output_stream_tstrb\(2);
  output_stream_TSTRB(2) <= \^output_stream_tstrb\(2);
  output_stream_TSTRB(1) <= \^output_stream_tstrb\(2);
  output_stream_TSTRB(0) <= \^output_stream_tstrb\(2);
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\W1_read_reg_14101_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(10),
      Q => W1_read_reg_14101(10),
      R => '0'
    );
\W1_read_reg_14101_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(11),
      Q => W1_read_reg_14101(11),
      R => '0'
    );
\W1_read_reg_14101_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(12),
      Q => W1_read_reg_14101(12),
      R => '0'
    );
\W1_read_reg_14101_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(13),
      Q => W1_read_reg_14101(13),
      R => '0'
    );
\W1_read_reg_14101_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(14),
      Q => W1_read_reg_14101(14),
      R => '0'
    );
\W1_read_reg_14101_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(15),
      Q => W1_read_reg_14101(15),
      R => '0'
    );
\W1_read_reg_14101_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(16),
      Q => W1_read_reg_14101(16),
      R => '0'
    );
\W1_read_reg_14101_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(17),
      Q => W1_read_reg_14101(17),
      R => '0'
    );
\W1_read_reg_14101_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(18),
      Q => W1_read_reg_14101(18),
      R => '0'
    );
\W1_read_reg_14101_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(19),
      Q => W1_read_reg_14101(19),
      R => '0'
    );
\W1_read_reg_14101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(1),
      Q => W1_read_reg_14101(1),
      R => '0'
    );
\W1_read_reg_14101_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(20),
      Q => W1_read_reg_14101(20),
      R => '0'
    );
\W1_read_reg_14101_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(21),
      Q => W1_read_reg_14101(21),
      R => '0'
    );
\W1_read_reg_14101_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(22),
      Q => W1_read_reg_14101(22),
      R => '0'
    );
\W1_read_reg_14101_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(23),
      Q => W1_read_reg_14101(23),
      R => '0'
    );
\W1_read_reg_14101_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(24),
      Q => W1_read_reg_14101(24),
      R => '0'
    );
\W1_read_reg_14101_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(25),
      Q => W1_read_reg_14101(25),
      R => '0'
    );
\W1_read_reg_14101_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(26),
      Q => W1_read_reg_14101(26),
      R => '0'
    );
\W1_read_reg_14101_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(27),
      Q => W1_read_reg_14101(27),
      R => '0'
    );
\W1_read_reg_14101_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(28),
      Q => W1_read_reg_14101(28),
      R => '0'
    );
\W1_read_reg_14101_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(29),
      Q => W1_read_reg_14101(29),
      R => '0'
    );
\W1_read_reg_14101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(2),
      Q => W1_read_reg_14101(2),
      R => '0'
    );
\W1_read_reg_14101_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(30),
      Q => W1_read_reg_14101(30),
      R => '0'
    );
\W1_read_reg_14101_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(31),
      Q => W1_read_reg_14101(31),
      R => '0'
    );
\W1_read_reg_14101_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(32),
      Q => W1_read_reg_14101(32),
      R => '0'
    );
\W1_read_reg_14101_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(33),
      Q => W1_read_reg_14101(33),
      R => '0'
    );
\W1_read_reg_14101_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(34),
      Q => W1_read_reg_14101(34),
      R => '0'
    );
\W1_read_reg_14101_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(35),
      Q => W1_read_reg_14101(35),
      R => '0'
    );
\W1_read_reg_14101_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(36),
      Q => W1_read_reg_14101(36),
      R => '0'
    );
\W1_read_reg_14101_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(37),
      Q => W1_read_reg_14101(37),
      R => '0'
    );
\W1_read_reg_14101_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(38),
      Q => W1_read_reg_14101(38),
      R => '0'
    );
\W1_read_reg_14101_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(39),
      Q => W1_read_reg_14101(39),
      R => '0'
    );
\W1_read_reg_14101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(3),
      Q => W1_read_reg_14101(3),
      R => '0'
    );
\W1_read_reg_14101_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(40),
      Q => W1_read_reg_14101(40),
      R => '0'
    );
\W1_read_reg_14101_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(41),
      Q => W1_read_reg_14101(41),
      R => '0'
    );
\W1_read_reg_14101_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(42),
      Q => W1_read_reg_14101(42),
      R => '0'
    );
\W1_read_reg_14101_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(43),
      Q => W1_read_reg_14101(43),
      R => '0'
    );
\W1_read_reg_14101_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(44),
      Q => W1_read_reg_14101(44),
      R => '0'
    );
\W1_read_reg_14101_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(45),
      Q => W1_read_reg_14101(45),
      R => '0'
    );
\W1_read_reg_14101_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(46),
      Q => W1_read_reg_14101(46),
      R => '0'
    );
\W1_read_reg_14101_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(47),
      Q => W1_read_reg_14101(47),
      R => '0'
    );
\W1_read_reg_14101_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(48),
      Q => W1_read_reg_14101(48),
      R => '0'
    );
\W1_read_reg_14101_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(49),
      Q => W1_read_reg_14101(49),
      R => '0'
    );
\W1_read_reg_14101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(4),
      Q => W1_read_reg_14101(4),
      R => '0'
    );
\W1_read_reg_14101_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(50),
      Q => W1_read_reg_14101(50),
      R => '0'
    );
\W1_read_reg_14101_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(51),
      Q => W1_read_reg_14101(51),
      R => '0'
    );
\W1_read_reg_14101_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(52),
      Q => W1_read_reg_14101(52),
      R => '0'
    );
\W1_read_reg_14101_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(53),
      Q => W1_read_reg_14101(53),
      R => '0'
    );
\W1_read_reg_14101_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(54),
      Q => W1_read_reg_14101(54),
      R => '0'
    );
\W1_read_reg_14101_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(55),
      Q => W1_read_reg_14101(55),
      R => '0'
    );
\W1_read_reg_14101_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(56),
      Q => W1_read_reg_14101(56),
      R => '0'
    );
\W1_read_reg_14101_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(57),
      Q => W1_read_reg_14101(57),
      R => '0'
    );
\W1_read_reg_14101_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(58),
      Q => W1_read_reg_14101(58),
      R => '0'
    );
\W1_read_reg_14101_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(59),
      Q => W1_read_reg_14101(59),
      R => '0'
    );
\W1_read_reg_14101_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(5),
      Q => W1_read_reg_14101(5),
      R => '0'
    );
\W1_read_reg_14101_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(60),
      Q => W1_read_reg_14101(60),
      R => '0'
    );
\W1_read_reg_14101_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(61),
      Q => W1_read_reg_14101(61),
      R => '0'
    );
\W1_read_reg_14101_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(62),
      Q => W1_read_reg_14101(62),
      R => '0'
    );
\W1_read_reg_14101_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(63),
      Q => W1_read_reg_14101(63),
      R => '0'
    );
\W1_read_reg_14101_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(6),
      Q => W1_read_reg_14101(6),
      R => '0'
    );
\W1_read_reg_14101_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(7),
      Q => W1_read_reg_14101(7),
      R => '0'
    );
\W1_read_reg_14101_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(8),
      Q => W1_read_reg_14101(8),
      R => '0'
    );
\W1_read_reg_14101_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W1(9),
      Q => W1_read_reg_14101(9),
      R => '0'
    );
\W2_read_reg_14096_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(10),
      Q => W2_read_reg_14096(10),
      R => '0'
    );
\W2_read_reg_14096_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(11),
      Q => W2_read_reg_14096(11),
      R => '0'
    );
\W2_read_reg_14096_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(12),
      Q => W2_read_reg_14096(12),
      R => '0'
    );
\W2_read_reg_14096_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(13),
      Q => W2_read_reg_14096(13),
      R => '0'
    );
\W2_read_reg_14096_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(14),
      Q => W2_read_reg_14096(14),
      R => '0'
    );
\W2_read_reg_14096_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(15),
      Q => W2_read_reg_14096(15),
      R => '0'
    );
\W2_read_reg_14096_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(16),
      Q => W2_read_reg_14096(16),
      R => '0'
    );
\W2_read_reg_14096_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(17),
      Q => W2_read_reg_14096(17),
      R => '0'
    );
\W2_read_reg_14096_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(18),
      Q => W2_read_reg_14096(18),
      R => '0'
    );
\W2_read_reg_14096_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(19),
      Q => W2_read_reg_14096(19),
      R => '0'
    );
\W2_read_reg_14096_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(1),
      Q => W2_read_reg_14096(1),
      R => '0'
    );
\W2_read_reg_14096_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(20),
      Q => W2_read_reg_14096(20),
      R => '0'
    );
\W2_read_reg_14096_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(21),
      Q => W2_read_reg_14096(21),
      R => '0'
    );
\W2_read_reg_14096_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(22),
      Q => W2_read_reg_14096(22),
      R => '0'
    );
\W2_read_reg_14096_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(23),
      Q => W2_read_reg_14096(23),
      R => '0'
    );
\W2_read_reg_14096_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(24),
      Q => W2_read_reg_14096(24),
      R => '0'
    );
\W2_read_reg_14096_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(25),
      Q => W2_read_reg_14096(25),
      R => '0'
    );
\W2_read_reg_14096_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(26),
      Q => W2_read_reg_14096(26),
      R => '0'
    );
\W2_read_reg_14096_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(27),
      Q => W2_read_reg_14096(27),
      R => '0'
    );
\W2_read_reg_14096_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(28),
      Q => W2_read_reg_14096(28),
      R => '0'
    );
\W2_read_reg_14096_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(29),
      Q => W2_read_reg_14096(29),
      R => '0'
    );
\W2_read_reg_14096_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(2),
      Q => W2_read_reg_14096(2),
      R => '0'
    );
\W2_read_reg_14096_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(30),
      Q => W2_read_reg_14096(30),
      R => '0'
    );
\W2_read_reg_14096_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(31),
      Q => W2_read_reg_14096(31),
      R => '0'
    );
\W2_read_reg_14096_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(32),
      Q => W2_read_reg_14096(32),
      R => '0'
    );
\W2_read_reg_14096_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(33),
      Q => W2_read_reg_14096(33),
      R => '0'
    );
\W2_read_reg_14096_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(34),
      Q => W2_read_reg_14096(34),
      R => '0'
    );
\W2_read_reg_14096_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(35),
      Q => W2_read_reg_14096(35),
      R => '0'
    );
\W2_read_reg_14096_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(36),
      Q => W2_read_reg_14096(36),
      R => '0'
    );
\W2_read_reg_14096_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(37),
      Q => W2_read_reg_14096(37),
      R => '0'
    );
\W2_read_reg_14096_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(38),
      Q => W2_read_reg_14096(38),
      R => '0'
    );
\W2_read_reg_14096_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(39),
      Q => W2_read_reg_14096(39),
      R => '0'
    );
\W2_read_reg_14096_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(3),
      Q => W2_read_reg_14096(3),
      R => '0'
    );
\W2_read_reg_14096_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(40),
      Q => W2_read_reg_14096(40),
      R => '0'
    );
\W2_read_reg_14096_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(41),
      Q => W2_read_reg_14096(41),
      R => '0'
    );
\W2_read_reg_14096_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(42),
      Q => W2_read_reg_14096(42),
      R => '0'
    );
\W2_read_reg_14096_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(43),
      Q => W2_read_reg_14096(43),
      R => '0'
    );
\W2_read_reg_14096_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(44),
      Q => W2_read_reg_14096(44),
      R => '0'
    );
\W2_read_reg_14096_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(45),
      Q => W2_read_reg_14096(45),
      R => '0'
    );
\W2_read_reg_14096_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(46),
      Q => W2_read_reg_14096(46),
      R => '0'
    );
\W2_read_reg_14096_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(47),
      Q => W2_read_reg_14096(47),
      R => '0'
    );
\W2_read_reg_14096_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(48),
      Q => W2_read_reg_14096(48),
      R => '0'
    );
\W2_read_reg_14096_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(49),
      Q => W2_read_reg_14096(49),
      R => '0'
    );
\W2_read_reg_14096_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(4),
      Q => W2_read_reg_14096(4),
      R => '0'
    );
\W2_read_reg_14096_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(50),
      Q => W2_read_reg_14096(50),
      R => '0'
    );
\W2_read_reg_14096_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(51),
      Q => W2_read_reg_14096(51),
      R => '0'
    );
\W2_read_reg_14096_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(52),
      Q => W2_read_reg_14096(52),
      R => '0'
    );
\W2_read_reg_14096_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(53),
      Q => W2_read_reg_14096(53),
      R => '0'
    );
\W2_read_reg_14096_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(54),
      Q => W2_read_reg_14096(54),
      R => '0'
    );
\W2_read_reg_14096_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(55),
      Q => W2_read_reg_14096(55),
      R => '0'
    );
\W2_read_reg_14096_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(56),
      Q => W2_read_reg_14096(56),
      R => '0'
    );
\W2_read_reg_14096_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(57),
      Q => W2_read_reg_14096(57),
      R => '0'
    );
\W2_read_reg_14096_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(58),
      Q => W2_read_reg_14096(58),
      R => '0'
    );
\W2_read_reg_14096_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(59),
      Q => W2_read_reg_14096(59),
      R => '0'
    );
\W2_read_reg_14096_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(5),
      Q => W2_read_reg_14096(5),
      R => '0'
    );
\W2_read_reg_14096_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(60),
      Q => W2_read_reg_14096(60),
      R => '0'
    );
\W2_read_reg_14096_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(61),
      Q => W2_read_reg_14096(61),
      R => '0'
    );
\W2_read_reg_14096_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(62),
      Q => W2_read_reg_14096(62),
      R => '0'
    );
\W2_read_reg_14096_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(63),
      Q => W2_read_reg_14096(63),
      R => '0'
    );
\W2_read_reg_14096_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(6),
      Q => W2_read_reg_14096(6),
      R => '0'
    );
\W2_read_reg_14096_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(7),
      Q => W2_read_reg_14096(7),
      R => '0'
    );
\W2_read_reg_14096_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(8),
      Q => W2_read_reg_14096(8),
      R => '0'
    );
\W2_read_reg_14096_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W2(9),
      Q => W2_read_reg_14096(9),
      R => '0'
    );
\W3_read_reg_14091_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(10),
      Q => W3_read_reg_14091(10),
      R => '0'
    );
\W3_read_reg_14091_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(11),
      Q => W3_read_reg_14091(11),
      R => '0'
    );
\W3_read_reg_14091_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(12),
      Q => W3_read_reg_14091(12),
      R => '0'
    );
\W3_read_reg_14091_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(13),
      Q => W3_read_reg_14091(13),
      R => '0'
    );
\W3_read_reg_14091_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(14),
      Q => W3_read_reg_14091(14),
      R => '0'
    );
\W3_read_reg_14091_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(15),
      Q => W3_read_reg_14091(15),
      R => '0'
    );
\W3_read_reg_14091_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(16),
      Q => W3_read_reg_14091(16),
      R => '0'
    );
\W3_read_reg_14091_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(17),
      Q => W3_read_reg_14091(17),
      R => '0'
    );
\W3_read_reg_14091_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(18),
      Q => W3_read_reg_14091(18),
      R => '0'
    );
\W3_read_reg_14091_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(19),
      Q => W3_read_reg_14091(19),
      R => '0'
    );
\W3_read_reg_14091_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(1),
      Q => W3_read_reg_14091(1),
      R => '0'
    );
\W3_read_reg_14091_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(20),
      Q => W3_read_reg_14091(20),
      R => '0'
    );
\W3_read_reg_14091_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(21),
      Q => W3_read_reg_14091(21),
      R => '0'
    );
\W3_read_reg_14091_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(22),
      Q => W3_read_reg_14091(22),
      R => '0'
    );
\W3_read_reg_14091_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(23),
      Q => W3_read_reg_14091(23),
      R => '0'
    );
\W3_read_reg_14091_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(24),
      Q => W3_read_reg_14091(24),
      R => '0'
    );
\W3_read_reg_14091_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(25),
      Q => W3_read_reg_14091(25),
      R => '0'
    );
\W3_read_reg_14091_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(26),
      Q => W3_read_reg_14091(26),
      R => '0'
    );
\W3_read_reg_14091_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(27),
      Q => W3_read_reg_14091(27),
      R => '0'
    );
\W3_read_reg_14091_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(28),
      Q => W3_read_reg_14091(28),
      R => '0'
    );
\W3_read_reg_14091_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(29),
      Q => W3_read_reg_14091(29),
      R => '0'
    );
\W3_read_reg_14091_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(2),
      Q => W3_read_reg_14091(2),
      R => '0'
    );
\W3_read_reg_14091_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(30),
      Q => W3_read_reg_14091(30),
      R => '0'
    );
\W3_read_reg_14091_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(31),
      Q => W3_read_reg_14091(31),
      R => '0'
    );
\W3_read_reg_14091_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(32),
      Q => W3_read_reg_14091(32),
      R => '0'
    );
\W3_read_reg_14091_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(33),
      Q => W3_read_reg_14091(33),
      R => '0'
    );
\W3_read_reg_14091_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(34),
      Q => W3_read_reg_14091(34),
      R => '0'
    );
\W3_read_reg_14091_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(35),
      Q => W3_read_reg_14091(35),
      R => '0'
    );
\W3_read_reg_14091_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(36),
      Q => W3_read_reg_14091(36),
      R => '0'
    );
\W3_read_reg_14091_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(37),
      Q => W3_read_reg_14091(37),
      R => '0'
    );
\W3_read_reg_14091_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(38),
      Q => W3_read_reg_14091(38),
      R => '0'
    );
\W3_read_reg_14091_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(39),
      Q => W3_read_reg_14091(39),
      R => '0'
    );
\W3_read_reg_14091_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(3),
      Q => W3_read_reg_14091(3),
      R => '0'
    );
\W3_read_reg_14091_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(40),
      Q => W3_read_reg_14091(40),
      R => '0'
    );
\W3_read_reg_14091_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(41),
      Q => W3_read_reg_14091(41),
      R => '0'
    );
\W3_read_reg_14091_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(42),
      Q => W3_read_reg_14091(42),
      R => '0'
    );
\W3_read_reg_14091_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(43),
      Q => W3_read_reg_14091(43),
      R => '0'
    );
\W3_read_reg_14091_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(44),
      Q => W3_read_reg_14091(44),
      R => '0'
    );
\W3_read_reg_14091_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(45),
      Q => W3_read_reg_14091(45),
      R => '0'
    );
\W3_read_reg_14091_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(46),
      Q => W3_read_reg_14091(46),
      R => '0'
    );
\W3_read_reg_14091_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(47),
      Q => W3_read_reg_14091(47),
      R => '0'
    );
\W3_read_reg_14091_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(48),
      Q => W3_read_reg_14091(48),
      R => '0'
    );
\W3_read_reg_14091_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(49),
      Q => W3_read_reg_14091(49),
      R => '0'
    );
\W3_read_reg_14091_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(4),
      Q => W3_read_reg_14091(4),
      R => '0'
    );
\W3_read_reg_14091_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(50),
      Q => W3_read_reg_14091(50),
      R => '0'
    );
\W3_read_reg_14091_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(51),
      Q => W3_read_reg_14091(51),
      R => '0'
    );
\W3_read_reg_14091_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(52),
      Q => W3_read_reg_14091(52),
      R => '0'
    );
\W3_read_reg_14091_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(53),
      Q => W3_read_reg_14091(53),
      R => '0'
    );
\W3_read_reg_14091_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(54),
      Q => W3_read_reg_14091(54),
      R => '0'
    );
\W3_read_reg_14091_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(55),
      Q => W3_read_reg_14091(55),
      R => '0'
    );
\W3_read_reg_14091_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(56),
      Q => W3_read_reg_14091(56),
      R => '0'
    );
\W3_read_reg_14091_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(57),
      Q => W3_read_reg_14091(57),
      R => '0'
    );
\W3_read_reg_14091_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(58),
      Q => W3_read_reg_14091(58),
      R => '0'
    );
\W3_read_reg_14091_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(59),
      Q => W3_read_reg_14091(59),
      R => '0'
    );
\W3_read_reg_14091_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(5),
      Q => W3_read_reg_14091(5),
      R => '0'
    );
\W3_read_reg_14091_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(60),
      Q => W3_read_reg_14091(60),
      R => '0'
    );
\W3_read_reg_14091_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(61),
      Q => W3_read_reg_14091(61),
      R => '0'
    );
\W3_read_reg_14091_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(62),
      Q => W3_read_reg_14091(62),
      R => '0'
    );
\W3_read_reg_14091_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(63),
      Q => W3_read_reg_14091(63),
      R => '0'
    );
\W3_read_reg_14091_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(6),
      Q => W3_read_reg_14091(6),
      R => '0'
    );
\W3_read_reg_14091_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(7),
      Q => W3_read_reg_14091(7),
      R => '0'
    );
\W3_read_reg_14091_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(8),
      Q => W3_read_reg_14091(8),
      R => '0'
    );
\W3_read_reg_14091_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => W3(9),
      Q => W3_read_reg_14091(9),
      R => '0'
    );
\X_size_read_reg_14084_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(0),
      Q => X_size_read_reg_14084(0),
      R => '0'
    );
\X_size_read_reg_14084_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(10),
      Q => X_size_read_reg_14084(10),
      R => '0'
    );
\X_size_read_reg_14084_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(11),
      Q => X_size_read_reg_14084(11),
      R => '0'
    );
\X_size_read_reg_14084_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(12),
      Q => X_size_read_reg_14084(12),
      R => '0'
    );
\X_size_read_reg_14084_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(13),
      Q => X_size_read_reg_14084(13),
      R => '0'
    );
\X_size_read_reg_14084_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(14),
      Q => X_size_read_reg_14084(14),
      R => '0'
    );
\X_size_read_reg_14084_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(15),
      Q => X_size_read_reg_14084(15),
      R => '0'
    );
\X_size_read_reg_14084_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(16),
      Q => X_size_read_reg_14084(16),
      R => '0'
    );
\X_size_read_reg_14084_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(17),
      Q => X_size_read_reg_14084(17),
      R => '0'
    );
\X_size_read_reg_14084_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(18),
      Q => X_size_read_reg_14084(18),
      R => '0'
    );
\X_size_read_reg_14084_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(19),
      Q => X_size_read_reg_14084(19),
      R => '0'
    );
\X_size_read_reg_14084_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(1),
      Q => X_size_read_reg_14084(1),
      R => '0'
    );
\X_size_read_reg_14084_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(20),
      Q => X_size_read_reg_14084(20),
      R => '0'
    );
\X_size_read_reg_14084_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(21),
      Q => X_size_read_reg_14084(21),
      R => '0'
    );
\X_size_read_reg_14084_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(22),
      Q => X_size_read_reg_14084(22),
      R => '0'
    );
\X_size_read_reg_14084_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(23),
      Q => X_size_read_reg_14084(23),
      R => '0'
    );
\X_size_read_reg_14084_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(24),
      Q => X_size_read_reg_14084(24),
      R => '0'
    );
\X_size_read_reg_14084_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(25),
      Q => X_size_read_reg_14084(25),
      R => '0'
    );
\X_size_read_reg_14084_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(26),
      Q => X_size_read_reg_14084(26),
      R => '0'
    );
\X_size_read_reg_14084_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(27),
      Q => X_size_read_reg_14084(27),
      R => '0'
    );
\X_size_read_reg_14084_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(28),
      Q => X_size_read_reg_14084(28),
      R => '0'
    );
\X_size_read_reg_14084_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(29),
      Q => X_size_read_reg_14084(29),
      R => '0'
    );
\X_size_read_reg_14084_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(2),
      Q => X_size_read_reg_14084(2),
      R => '0'
    );
\X_size_read_reg_14084_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(30),
      Q => X_size_read_reg_14084(30),
      R => '0'
    );
\X_size_read_reg_14084_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(31),
      Q => X_size_read_reg_14084(31),
      R => '0'
    );
\X_size_read_reg_14084_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(3),
      Q => X_size_read_reg_14084(3),
      R => '0'
    );
\X_size_read_reg_14084_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(4),
      Q => X_size_read_reg_14084(4),
      R => '0'
    );
\X_size_read_reg_14084_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(5),
      Q => X_size_read_reg_14084(5),
      R => '0'
    );
\X_size_read_reg_14084_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(6),
      Q => X_size_read_reg_14084(6),
      R => '0'
    );
\X_size_read_reg_14084_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(7),
      Q => X_size_read_reg_14084(7),
      R => '0'
    );
\X_size_read_reg_14084_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(8),
      Q => X_size_read_reg_14084(8),
      R => '0'
    );
\X_size_read_reg_14084_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => X_size(9),
      Q => X_size_read_reg_14084(9),
      R => '0'
    );
\a_assign_1_reg_15010[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_assign_1_reg_15010_reg[0]_i_4_n_4\,
      I1 => \a_assign_1_reg_15010_reg[0]_i_5_n_4\,
      I2 => y_1_reg_4772(5),
      I3 => \a_assign_1_reg_15010_reg[0]_i_6_n_4\,
      I4 => y_1_reg_4772(4),
      I5 => \a_assign_1_reg_15010_reg[0]_i_7_n_4\,
      O => \a_assign_1_reg_15010[0]_i_2_n_4\
    );
\a_assign_1_reg_15010[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_178_reg_4148(0),
      I1 => layer1_quant_177_reg_4160(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_176_reg_4172(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_175_reg_4184(0),
      O => \a_assign_1_reg_15010[0]_i_28_n_4\
    );
\a_assign_1_reg_15010[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_182_reg_4100(0),
      I1 => layer1_quant_181_reg_4112(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_180_reg_4124(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_179_reg_4136(0),
      O => \a_assign_1_reg_15010[0]_i_29_n_4\
    );
\a_assign_1_reg_15010[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_assign_1_reg_15010_reg[0]_i_8_n_4\,
      I1 => \a_assign_1_reg_15010_reg[0]_i_9_n_4\,
      I2 => y_1_reg_4772(5),
      I3 => \a_assign_1_reg_15010_reg[0]_i_10_n_4\,
      I4 => y_1_reg_4772(4),
      I5 => \a_assign_1_reg_15010_reg[0]_i_11_n_4\,
      O => \a_assign_1_reg_15010[0]_i_3_n_4\
    );
\a_assign_1_reg_15010[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_186_reg_4052(0),
      I1 => layer1_quant_185_reg_4064(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_184_reg_4076(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_183_reg_4088(0),
      O => \a_assign_1_reg_15010[0]_i_30_n_4\
    );
\a_assign_1_reg_15010[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_190_reg_4004(0),
      I1 => layer1_quant_189_reg_4016(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_188_reg_4028(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_187_reg_4040(0),
      O => \a_assign_1_reg_15010[0]_i_31_n_4\
    );
\a_assign_1_reg_15010[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_162_reg_4340(0),
      I1 => layer1_quant_161_reg_4352(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_160_reg_4364(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_159_reg_4376(0),
      O => \a_assign_1_reg_15010[0]_i_32_n_4\
    );
\a_assign_1_reg_15010[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_166_reg_4292(0),
      I1 => layer1_quant_165_reg_4304(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_164_reg_4316(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_163_reg_4328(0),
      O => \a_assign_1_reg_15010[0]_i_33_n_4\
    );
\a_assign_1_reg_15010[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_170_reg_4244(0),
      I1 => layer1_quant_169_reg_4256(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_168_reg_4268(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_167_reg_4280(0),
      O => \a_assign_1_reg_15010[0]_i_34_n_4\
    );
\a_assign_1_reg_15010[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_174_reg_4196(0),
      I1 => layer1_quant_173_reg_4208(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_172_reg_4220(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_171_reg_4232(0),
      O => \a_assign_1_reg_15010[0]_i_35_n_4\
    );
\a_assign_1_reg_15010[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_146_reg_4532(0),
      I1 => layer1_quant_145_reg_4544(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_144_reg_4556(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_143_reg_4568(0),
      O => \a_assign_1_reg_15010[0]_i_36_n_4\
    );
\a_assign_1_reg_15010[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_150_reg_4484(0),
      I1 => layer1_quant_149_reg_4496(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_148_reg_4508(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_147_reg_4520(0),
      O => \a_assign_1_reg_15010[0]_i_37_n_4\
    );
\a_assign_1_reg_15010[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_154_reg_4436(0),
      I1 => layer1_quant_153_reg_4448(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_152_reg_4460(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_151_reg_4472(0),
      O => \a_assign_1_reg_15010[0]_i_38_n_4\
    );
\a_assign_1_reg_15010[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_158_reg_4388(0),
      I1 => layer1_quant_157_reg_4400(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_156_reg_4412(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_155_reg_4424(0),
      O => \a_assign_1_reg_15010[0]_i_39_n_4\
    );
\a_assign_1_reg_15010[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_130_reg_4724(0),
      I1 => layer1_quant_129_reg_4736(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_reg_4748(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_128_reg_4760(0),
      O => \a_assign_1_reg_15010[0]_i_40_n_4\
    );
\a_assign_1_reg_15010[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_134_reg_4676(0),
      I1 => layer1_quant_133_reg_4688(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_132_reg_4700(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_131_reg_4712(0),
      O => \a_assign_1_reg_15010[0]_i_41_n_4\
    );
\a_assign_1_reg_15010[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_138_reg_4628(0),
      I1 => layer1_quant_137_reg_4640(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_136_reg_4652(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_135_reg_4664(0),
      O => \a_assign_1_reg_15010[0]_i_42_n_4\
    );
\a_assign_1_reg_15010[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_142_reg_4580(0),
      I1 => layer1_quant_141_reg_4592(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_140_reg_4604(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_139_reg_4616(0),
      O => \a_assign_1_reg_15010[0]_i_43_n_4\
    );
\a_assign_1_reg_15010[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_242_reg_3380(0),
      I1 => layer1_quant_241_reg_3392(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_240_reg_3404(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_239_reg_3416(0),
      O => \a_assign_1_reg_15010[0]_i_44_n_4\
    );
\a_assign_1_reg_15010[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_246_reg_3332(0),
      I1 => layer1_quant_245_reg_3344(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_244_reg_3356(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_243_reg_3368(0),
      O => \a_assign_1_reg_15010[0]_i_45_n_4\
    );
\a_assign_1_reg_15010[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_250_reg_3284(0),
      I1 => layer1_quant_249_reg_3296(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_248_reg_3308(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_247_reg_3320(0),
      O => \a_assign_1_reg_15010[0]_i_46_n_4\
    );
\a_assign_1_reg_15010[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_254_reg_3236(0),
      I1 => layer1_quant_253_reg_3248(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_252_reg_3260(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_251_reg_3272(0),
      O => \a_assign_1_reg_15010[0]_i_47_n_4\
    );
\a_assign_1_reg_15010[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_226_reg_3572(0),
      I1 => layer1_quant_225_reg_3584(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_224_reg_3596(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_223_reg_3608(0),
      O => \a_assign_1_reg_15010[0]_i_48_n_4\
    );
\a_assign_1_reg_15010[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_230_reg_3524(0),
      I1 => layer1_quant_229_reg_3536(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_228_reg_3548(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_227_reg_3560(0),
      O => \a_assign_1_reg_15010[0]_i_49_n_4\
    );
\a_assign_1_reg_15010[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_234_reg_3476(0),
      I1 => layer1_quant_233_reg_3488(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_232_reg_3500(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_231_reg_3512(0),
      O => \a_assign_1_reg_15010[0]_i_50_n_4\
    );
\a_assign_1_reg_15010[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_238_reg_3428(0),
      I1 => layer1_quant_237_reg_3440(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_236_reg_3452(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_235_reg_3464(0),
      O => \a_assign_1_reg_15010[0]_i_51_n_4\
    );
\a_assign_1_reg_15010[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_210_reg_3764(0),
      I1 => layer1_quant_209_reg_3776(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_208_reg_3788(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_207_reg_3800(0),
      O => \a_assign_1_reg_15010[0]_i_52_n_4\
    );
\a_assign_1_reg_15010[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_214_reg_3716(0),
      I1 => layer1_quant_213_reg_3728(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_212_reg_3740(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_211_reg_3752(0),
      O => \a_assign_1_reg_15010[0]_i_53_n_4\
    );
\a_assign_1_reg_15010[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_218_reg_3668(0),
      I1 => layer1_quant_217_reg_3680(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_216_reg_3692(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_215_reg_3704(0),
      O => \a_assign_1_reg_15010[0]_i_54_n_4\
    );
\a_assign_1_reg_15010[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_222_reg_3620(0),
      I1 => layer1_quant_221_reg_3632(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_220_reg_3644(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_219_reg_3656(0),
      O => \a_assign_1_reg_15010[0]_i_55_n_4\
    );
\a_assign_1_reg_15010[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_194_reg_3956(0),
      I1 => layer1_quant_193_reg_3968(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_192_reg_3980(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_191_reg_3992(0),
      O => \a_assign_1_reg_15010[0]_i_56_n_4\
    );
\a_assign_1_reg_15010[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_198_reg_3908(0),
      I1 => layer1_quant_197_reg_3920(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_196_reg_3932(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_195_reg_3944(0),
      O => \a_assign_1_reg_15010[0]_i_57_n_4\
    );
\a_assign_1_reg_15010[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_202_reg_3860(0),
      I1 => layer1_quant_201_reg_3872(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_200_reg_3884(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_199_reg_3896(0),
      O => \a_assign_1_reg_15010[0]_i_58_n_4\
    );
\a_assign_1_reg_15010[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer1_quant_206_reg_3812(0),
      I1 => layer1_quant_205_reg_3824(0),
      I2 => y_1_reg_4772(1),
      I3 => layer1_quant_204_reg_3836(0),
      I4 => y_1_reg_4772(0),
      I5 => layer1_quant_203_reg_3848(0),
      O => \a_assign_1_reg_15010[0]_i_59_n_4\
    );
\a_assign_1_reg_15010_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => \a_assign_1_reg_15010_reg[0]_i_1_n_4\,
      Q => a_assign_1_reg_15010(0),
      R => '0'
    );
\a_assign_1_reg_15010_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_2_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_3_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_1_n_4\,
      S => y_1_reg_4772(6)
    );
\a_assign_1_reg_15010_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_1_reg_15010_reg[0]_i_24_n_4\,
      I1 => \a_assign_1_reg_15010_reg[0]_i_25_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_10_n_4\,
      S => y_1_reg_4772(3)
    );
\a_assign_1_reg_15010_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_1_reg_15010_reg[0]_i_26_n_4\,
      I1 => \a_assign_1_reg_15010_reg[0]_i_27_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_11_n_4\,
      S => y_1_reg_4772(3)
    );
\a_assign_1_reg_15010_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_28_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_29_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_12_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_30_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_31_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_13_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_32_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_33_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_14_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_34_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_35_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_15_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_36_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_37_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_16_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_38_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_39_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_17_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_40_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_41_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_18_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_42_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_43_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_19_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_44_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_45_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_20_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_46_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_47_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_21_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_48_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_49_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_22_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_50_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_51_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_23_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_52_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_53_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_24_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_54_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_55_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_25_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_56_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_57_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_26_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_1_reg_15010[0]_i_58_n_4\,
      I1 => \a_assign_1_reg_15010[0]_i_59_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_27_n_4\,
      S => y_1_reg_4772(2)
    );
\a_assign_1_reg_15010_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_1_reg_15010_reg[0]_i_12_n_4\,
      I1 => \a_assign_1_reg_15010_reg[0]_i_13_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_4_n_4\,
      S => y_1_reg_4772(3)
    );
\a_assign_1_reg_15010_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_1_reg_15010_reg[0]_i_14_n_4\,
      I1 => \a_assign_1_reg_15010_reg[0]_i_15_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_5_n_4\,
      S => y_1_reg_4772(3)
    );
\a_assign_1_reg_15010_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_1_reg_15010_reg[0]_i_16_n_4\,
      I1 => \a_assign_1_reg_15010_reg[0]_i_17_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_6_n_4\,
      S => y_1_reg_4772(3)
    );
\a_assign_1_reg_15010_reg[0]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_1_reg_15010_reg[0]_i_18_n_4\,
      I1 => \a_assign_1_reg_15010_reg[0]_i_19_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_7_n_4\,
      S => y_1_reg_4772(3)
    );
\a_assign_1_reg_15010_reg[0]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_1_reg_15010_reg[0]_i_20_n_4\,
      I1 => \a_assign_1_reg_15010_reg[0]_i_21_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_8_n_4\,
      S => y_1_reg_4772(3)
    );
\a_assign_1_reg_15010_reg[0]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_1_reg_15010_reg[0]_i_22_n_4\,
      I1 => \a_assign_1_reg_15010_reg[0]_i_23_n_4\,
      O => \a_assign_1_reg_15010_reg[0]_i_9_n_4\,
      S => y_1_reg_4772(3)
    );
\a_assign_2_reg_15088[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_assign_2_reg_15088_reg[0]_i_4_n_4\,
      I1 => \a_assign_2_reg_15088_reg[0]_i_5_n_4\,
      I2 => y_2_reg_6342(5),
      I3 => \a_assign_2_reg_15088_reg[0]_i_6_n_4\,
      I4 => y_2_reg_6342(4),
      I5 => \a_assign_2_reg_15088_reg[0]_i_7_n_4\,
      O => \a_assign_2_reg_15088[0]_i_2_n_4\
    );
\a_assign_2_reg_15088[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_178_reg_5718(0),
      I1 => layer3_quant_177_reg_5730(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_176_reg_5742(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_175_reg_5754(0),
      O => \a_assign_2_reg_15088[0]_i_28_n_4\
    );
\a_assign_2_reg_15088[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_182_reg_5670(0),
      I1 => layer3_quant_181_reg_5682(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_180_reg_5694(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_179_reg_5706(0),
      O => \a_assign_2_reg_15088[0]_i_29_n_4\
    );
\a_assign_2_reg_15088[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_assign_2_reg_15088_reg[0]_i_8_n_4\,
      I1 => \a_assign_2_reg_15088_reg[0]_i_9_n_4\,
      I2 => y_2_reg_6342(5),
      I3 => \a_assign_2_reg_15088_reg[0]_i_10_n_4\,
      I4 => y_2_reg_6342(4),
      I5 => \a_assign_2_reg_15088_reg[0]_i_11_n_4\,
      O => \a_assign_2_reg_15088[0]_i_3_n_4\
    );
\a_assign_2_reg_15088[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_186_reg_5622(0),
      I1 => layer3_quant_185_reg_5634(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_184_reg_5646(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_183_reg_5658(0),
      O => \a_assign_2_reg_15088[0]_i_30_n_4\
    );
\a_assign_2_reg_15088[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_190_reg_5574(0),
      I1 => layer3_quant_189_reg_5586(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_188_reg_5598(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_187_reg_5610(0),
      O => \a_assign_2_reg_15088[0]_i_31_n_4\
    );
\a_assign_2_reg_15088[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_162_reg_5910(0),
      I1 => layer3_quant_161_reg_5922(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_160_reg_5934(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_159_reg_5946(0),
      O => \a_assign_2_reg_15088[0]_i_32_n_4\
    );
\a_assign_2_reg_15088[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_166_reg_5862(0),
      I1 => layer3_quant_165_reg_5874(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_164_reg_5886(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_163_reg_5898(0),
      O => \a_assign_2_reg_15088[0]_i_33_n_4\
    );
\a_assign_2_reg_15088[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_170_reg_5814(0),
      I1 => layer3_quant_169_reg_5826(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_168_reg_5838(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_167_reg_5850(0),
      O => \a_assign_2_reg_15088[0]_i_34_n_4\
    );
\a_assign_2_reg_15088[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_174_reg_5766(0),
      I1 => layer3_quant_173_reg_5778(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_172_reg_5790(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_171_reg_5802(0),
      O => \a_assign_2_reg_15088[0]_i_35_n_4\
    );
\a_assign_2_reg_15088[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_146_reg_6102(0),
      I1 => layer3_quant_145_reg_6114(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_144_reg_6126(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_143_reg_6138(0),
      O => \a_assign_2_reg_15088[0]_i_36_n_4\
    );
\a_assign_2_reg_15088[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_150_reg_6054(0),
      I1 => layer3_quant_149_reg_6066(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_148_reg_6078(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_147_reg_6090(0),
      O => \a_assign_2_reg_15088[0]_i_37_n_4\
    );
\a_assign_2_reg_15088[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_154_reg_6006(0),
      I1 => layer3_quant_153_reg_6018(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_152_reg_6030(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_151_reg_6042(0),
      O => \a_assign_2_reg_15088[0]_i_38_n_4\
    );
\a_assign_2_reg_15088[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_158_reg_5958(0),
      I1 => layer3_quant_157_reg_5970(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_156_reg_5982(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_155_reg_5994(0),
      O => \a_assign_2_reg_15088[0]_i_39_n_4\
    );
\a_assign_2_reg_15088[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_130_reg_6294(0),
      I1 => layer3_quant_129_reg_6306(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_reg_6318(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_128_reg_6330(0),
      O => \a_assign_2_reg_15088[0]_i_40_n_4\
    );
\a_assign_2_reg_15088[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_134_reg_6246(0),
      I1 => layer3_quant_133_reg_6258(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_132_reg_6270(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_131_reg_6282(0),
      O => \a_assign_2_reg_15088[0]_i_41_n_4\
    );
\a_assign_2_reg_15088[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_138_reg_6198(0),
      I1 => layer3_quant_137_reg_6210(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_136_reg_6222(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_135_reg_6234(0),
      O => \a_assign_2_reg_15088[0]_i_42_n_4\
    );
\a_assign_2_reg_15088[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_142_reg_6150(0),
      I1 => layer3_quant_141_reg_6162(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_140_reg_6174(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_139_reg_6186(0),
      O => \a_assign_2_reg_15088[0]_i_43_n_4\
    );
\a_assign_2_reg_15088[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_242_reg_4950(0),
      I1 => layer3_quant_241_reg_4962(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_240_reg_4974(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_239_reg_4986(0),
      O => \a_assign_2_reg_15088[0]_i_44_n_4\
    );
\a_assign_2_reg_15088[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_246_reg_4902(0),
      I1 => layer3_quant_245_reg_4914(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_244_reg_4926(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_243_reg_4938(0),
      O => \a_assign_2_reg_15088[0]_i_45_n_4\
    );
\a_assign_2_reg_15088[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_250_reg_4854(0),
      I1 => layer3_quant_249_reg_4866(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_248_reg_4878(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_247_reg_4890(0),
      O => \a_assign_2_reg_15088[0]_i_46_n_4\
    );
\a_assign_2_reg_15088[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_254_reg_4806(0),
      I1 => layer3_quant_253_reg_4818(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_252_reg_4830(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_251_reg_4842(0),
      O => \a_assign_2_reg_15088[0]_i_47_n_4\
    );
\a_assign_2_reg_15088[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_226_reg_5142(0),
      I1 => layer3_quant_225_reg_5154(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_224_reg_5166(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_223_reg_5178(0),
      O => \a_assign_2_reg_15088[0]_i_48_n_4\
    );
\a_assign_2_reg_15088[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_230_reg_5094(0),
      I1 => layer3_quant_229_reg_5106(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_228_reg_5118(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_227_reg_5130(0),
      O => \a_assign_2_reg_15088[0]_i_49_n_4\
    );
\a_assign_2_reg_15088[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_234_reg_5046(0),
      I1 => layer3_quant_233_reg_5058(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_232_reg_5070(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_231_reg_5082(0),
      O => \a_assign_2_reg_15088[0]_i_50_n_4\
    );
\a_assign_2_reg_15088[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_238_reg_4998(0),
      I1 => layer3_quant_237_reg_5010(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_236_reg_5022(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_235_reg_5034(0),
      O => \a_assign_2_reg_15088[0]_i_51_n_4\
    );
\a_assign_2_reg_15088[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_210_reg_5334(0),
      I1 => layer3_quant_209_reg_5346(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_208_reg_5358(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_207_reg_5370(0),
      O => \a_assign_2_reg_15088[0]_i_52_n_4\
    );
\a_assign_2_reg_15088[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_214_reg_5286(0),
      I1 => layer3_quant_213_reg_5298(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_212_reg_5310(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_211_reg_5322(0),
      O => \a_assign_2_reg_15088[0]_i_53_n_4\
    );
\a_assign_2_reg_15088[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_218_reg_5238(0),
      I1 => layer3_quant_217_reg_5250(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_216_reg_5262(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_215_reg_5274(0),
      O => \a_assign_2_reg_15088[0]_i_54_n_4\
    );
\a_assign_2_reg_15088[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_222_reg_5190(0),
      I1 => layer3_quant_221_reg_5202(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_220_reg_5214(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_219_reg_5226(0),
      O => \a_assign_2_reg_15088[0]_i_55_n_4\
    );
\a_assign_2_reg_15088[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_194_reg_5526(0),
      I1 => layer3_quant_193_reg_5538(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_192_reg_5550(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_191_reg_5562(0),
      O => \a_assign_2_reg_15088[0]_i_56_n_4\
    );
\a_assign_2_reg_15088[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_198_reg_5478(0),
      I1 => layer3_quant_197_reg_5490(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_196_reg_5502(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_195_reg_5514(0),
      O => \a_assign_2_reg_15088[0]_i_57_n_4\
    );
\a_assign_2_reg_15088[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_202_reg_5430(0),
      I1 => layer3_quant_201_reg_5442(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_200_reg_5454(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_199_reg_5466(0),
      O => \a_assign_2_reg_15088[0]_i_58_n_4\
    );
\a_assign_2_reg_15088[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => layer3_quant_206_reg_5382(0),
      I1 => layer3_quant_205_reg_5394(0),
      I2 => y_2_reg_6342(1),
      I3 => layer3_quant_204_reg_5406(0),
      I4 => y_2_reg_6342(0),
      I5 => layer3_quant_203_reg_5418(0),
      O => \a_assign_2_reg_15088[0]_i_59_n_4\
    );
\a_assign_2_reg_15088_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => \a_assign_2_reg_15088_reg[0]_i_1_n_4\,
      Q => a_assign_2_reg_15088(0),
      R => '0'
    );
\a_assign_2_reg_15088_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_2_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_3_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_1_n_4\,
      S => y_2_reg_6342(6)
    );
\a_assign_2_reg_15088_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_2_reg_15088_reg[0]_i_24_n_4\,
      I1 => \a_assign_2_reg_15088_reg[0]_i_25_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_10_n_4\,
      S => y_2_reg_6342(3)
    );
\a_assign_2_reg_15088_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_2_reg_15088_reg[0]_i_26_n_4\,
      I1 => \a_assign_2_reg_15088_reg[0]_i_27_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_11_n_4\,
      S => y_2_reg_6342(3)
    );
\a_assign_2_reg_15088_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_28_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_29_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_12_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_30_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_31_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_13_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_32_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_33_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_14_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_34_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_35_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_15_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_36_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_37_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_16_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_38_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_39_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_17_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_40_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_41_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_18_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_42_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_43_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_19_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_44_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_45_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_20_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_46_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_47_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_21_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_48_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_49_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_22_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_50_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_51_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_23_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_52_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_53_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_24_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_54_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_55_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_25_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_56_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_57_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_26_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_assign_2_reg_15088[0]_i_58_n_4\,
      I1 => \a_assign_2_reg_15088[0]_i_59_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_27_n_4\,
      S => y_2_reg_6342(2)
    );
\a_assign_2_reg_15088_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_2_reg_15088_reg[0]_i_12_n_4\,
      I1 => \a_assign_2_reg_15088_reg[0]_i_13_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_4_n_4\,
      S => y_2_reg_6342(3)
    );
\a_assign_2_reg_15088_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_2_reg_15088_reg[0]_i_14_n_4\,
      I1 => \a_assign_2_reg_15088_reg[0]_i_15_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_5_n_4\,
      S => y_2_reg_6342(3)
    );
\a_assign_2_reg_15088_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_2_reg_15088_reg[0]_i_16_n_4\,
      I1 => \a_assign_2_reg_15088_reg[0]_i_17_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_6_n_4\,
      S => y_2_reg_6342(3)
    );
\a_assign_2_reg_15088_reg[0]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_2_reg_15088_reg[0]_i_18_n_4\,
      I1 => \a_assign_2_reg_15088_reg[0]_i_19_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_7_n_4\,
      S => y_2_reg_6342(3)
    );
\a_assign_2_reg_15088_reg[0]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_2_reg_15088_reg[0]_i_20_n_4\,
      I1 => \a_assign_2_reg_15088_reg[0]_i_21_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_8_n_4\,
      S => y_2_reg_6342(3)
    );
\a_assign_2_reg_15088_reg[0]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_assign_2_reg_15088_reg[0]_i_22_n_4\,
      I1 => \a_assign_2_reg_15088_reg[0]_i_23_n_4\,
      O => \a_assign_2_reg_15088_reg[0]_i_9_n_4\,
      S => y_2_reg_6342(3)
    );
\a_assign_reg_14935_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => dout_tmp(0),
      Q => a_assign_reg_14935(0),
      R => '0'
    );
\add_ln51_1_reg_14980[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_1_fu_3032_reg_n_4_[0]\,
      O => add_ln51_1_fu_9182_p2(0)
    );
\add_ln51_1_reg_14980_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(0),
      Q => add_ln51_1_reg_14980(0),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(10),
      Q => add_ln51_1_reg_14980(10),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(11),
      Q => add_ln51_1_reg_14980(11),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(12),
      Q => add_ln51_1_reg_14980(12),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_1_reg_14980_reg[8]_i_1_n_4\,
      CO(3) => \add_ln51_1_reg_14980_reg[12]_i_1_n_4\,
      CO(2) => \add_ln51_1_reg_14980_reg[12]_i_1_n_5\,
      CO(1) => \add_ln51_1_reg_14980_reg[12]_i_1_n_6\,
      CO(0) => \add_ln51_1_reg_14980_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln51_1_fu_9182_p2(12 downto 9),
      S(3) => \x_1_fu_3032_reg_n_4_[12]\,
      S(2) => \x_1_fu_3032_reg_n_4_[11]\,
      S(1) => \x_1_fu_3032_reg_n_4_[10]\,
      S(0) => \x_1_fu_3032_reg_n_4_[9]\
    );
\add_ln51_1_reg_14980_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(13),
      Q => add_ln51_1_reg_14980(13),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(14),
      Q => add_ln51_1_reg_14980(14),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(15),
      Q => add_ln51_1_reg_14980(15),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(16),
      Q => add_ln51_1_reg_14980(16),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_1_reg_14980_reg[12]_i_1_n_4\,
      CO(3) => \add_ln51_1_reg_14980_reg[16]_i_1_n_4\,
      CO(2) => \add_ln51_1_reg_14980_reg[16]_i_1_n_5\,
      CO(1) => \add_ln51_1_reg_14980_reg[16]_i_1_n_6\,
      CO(0) => \add_ln51_1_reg_14980_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln51_1_fu_9182_p2(16 downto 13),
      S(3) => \x_1_fu_3032_reg_n_4_[16]\,
      S(2) => \x_1_fu_3032_reg_n_4_[15]\,
      S(1) => \x_1_fu_3032_reg_n_4_[14]\,
      S(0) => \x_1_fu_3032_reg_n_4_[13]\
    );
\add_ln51_1_reg_14980_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(17),
      Q => add_ln51_1_reg_14980(17),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(18),
      Q => add_ln51_1_reg_14980(18),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(19),
      Q => add_ln51_1_reg_14980(19),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(1),
      Q => add_ln51_1_reg_14980(1),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(20),
      Q => add_ln51_1_reg_14980(20),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_1_reg_14980_reg[16]_i_1_n_4\,
      CO(3) => \add_ln51_1_reg_14980_reg[20]_i_1_n_4\,
      CO(2) => \add_ln51_1_reg_14980_reg[20]_i_1_n_5\,
      CO(1) => \add_ln51_1_reg_14980_reg[20]_i_1_n_6\,
      CO(0) => \add_ln51_1_reg_14980_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln51_1_fu_9182_p2(20 downto 17),
      S(3) => \x_1_fu_3032_reg_n_4_[20]\,
      S(2) => \x_1_fu_3032_reg_n_4_[19]\,
      S(1) => \x_1_fu_3032_reg_n_4_[18]\,
      S(0) => \x_1_fu_3032_reg_n_4_[17]\
    );
\add_ln51_1_reg_14980_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(21),
      Q => add_ln51_1_reg_14980(21),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(22),
      Q => add_ln51_1_reg_14980(22),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(23),
      Q => add_ln51_1_reg_14980(23),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(24),
      Q => add_ln51_1_reg_14980(24),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_1_reg_14980_reg[20]_i_1_n_4\,
      CO(3) => \add_ln51_1_reg_14980_reg[24]_i_1_n_4\,
      CO(2) => \add_ln51_1_reg_14980_reg[24]_i_1_n_5\,
      CO(1) => \add_ln51_1_reg_14980_reg[24]_i_1_n_6\,
      CO(0) => \add_ln51_1_reg_14980_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln51_1_fu_9182_p2(24 downto 21),
      S(3) => \x_1_fu_3032_reg_n_4_[24]\,
      S(2) => \x_1_fu_3032_reg_n_4_[23]\,
      S(1) => \x_1_fu_3032_reg_n_4_[22]\,
      S(0) => \x_1_fu_3032_reg_n_4_[21]\
    );
\add_ln51_1_reg_14980_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(25),
      Q => add_ln51_1_reg_14980(25),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(26),
      Q => add_ln51_1_reg_14980(26),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(27),
      Q => add_ln51_1_reg_14980(27),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(28),
      Q => add_ln51_1_reg_14980(28),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_1_reg_14980_reg[24]_i_1_n_4\,
      CO(3) => \add_ln51_1_reg_14980_reg[28]_i_1_n_4\,
      CO(2) => \add_ln51_1_reg_14980_reg[28]_i_1_n_5\,
      CO(1) => \add_ln51_1_reg_14980_reg[28]_i_1_n_6\,
      CO(0) => \add_ln51_1_reg_14980_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln51_1_fu_9182_p2(28 downto 25),
      S(3) => \x_1_fu_3032_reg_n_4_[28]\,
      S(2) => \x_1_fu_3032_reg_n_4_[27]\,
      S(1) => \x_1_fu_3032_reg_n_4_[26]\,
      S(0) => \x_1_fu_3032_reg_n_4_[25]\
    );
\add_ln51_1_reg_14980_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(29),
      Q => add_ln51_1_reg_14980(29),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(2),
      Q => add_ln51_1_reg_14980(2),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(30),
      Q => add_ln51_1_reg_14980(30),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_1_reg_14980_reg[28]_i_1_n_4\,
      CO(3 downto 1) => \NLW_add_ln51_1_reg_14980_reg[30]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln51_1_reg_14980_reg[30]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln51_1_reg_14980_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln51_1_fu_9182_p2(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \x_1_fu_3032_reg_n_4_[30]\,
      S(0) => \x_1_fu_3032_reg_n_4_[29]\
    );
\add_ln51_1_reg_14980_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(3),
      Q => add_ln51_1_reg_14980(3),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(4),
      Q => add_ln51_1_reg_14980(4),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln51_1_reg_14980_reg[4]_i_1_n_4\,
      CO(2) => \add_ln51_1_reg_14980_reg[4]_i_1_n_5\,
      CO(1) => \add_ln51_1_reg_14980_reg[4]_i_1_n_6\,
      CO(0) => \add_ln51_1_reg_14980_reg[4]_i_1_n_7\,
      CYINIT => \x_1_fu_3032_reg_n_4_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln51_1_fu_9182_p2(4 downto 1),
      S(3 downto 1) => lshr_ln51_1_fu_9196_p4(2 downto 0),
      S(0) => \x_1_fu_3032_reg_n_4_[1]\
    );
\add_ln51_1_reg_14980_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(5),
      Q => add_ln51_1_reg_14980(5),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(6),
      Q => add_ln51_1_reg_14980(6),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(7),
      Q => add_ln51_1_reg_14980(7),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(8),
      Q => add_ln51_1_reg_14980(8),
      R => '0'
    );
\add_ln51_1_reg_14980_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_1_reg_14980_reg[4]_i_1_n_4\,
      CO(3) => \add_ln51_1_reg_14980_reg[8]_i_1_n_4\,
      CO(2) => \add_ln51_1_reg_14980_reg[8]_i_1_n_5\,
      CO(1) => \add_ln51_1_reg_14980_reg[8]_i_1_n_6\,
      CO(0) => \add_ln51_1_reg_14980_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln51_1_fu_9182_p2(8 downto 5),
      S(3) => \x_1_fu_3032_reg_n_4_[8]\,
      S(2) => \x_1_fu_3032_reg_n_4_[7]\,
      S(1 downto 0) => lshr_ln51_1_fu_9196_p4(4 downto 3)
    );
\add_ln51_1_reg_14980_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => add_ln51_1_fu_9182_p2(9),
      Q => add_ln51_1_reg_14980(9),
      R => '0'
    );
\add_ln51_2_reg_15065[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_2_fu_3036(0),
      O => add_ln51_2_fu_10361_p2(0)
    );
\add_ln51_2_reg_15065[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_2_fu_3036(0),
      I1 => x_2_fu_3036(1),
      O => add_ln51_2_fu_10361_p2(1)
    );
\add_ln51_2_reg_15065[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => x_2_fu_3036(0),
      I1 => x_2_fu_3036(1),
      I2 => x_2_fu_3036(2),
      O => add_ln51_2_fu_10361_p2(2)
    );
\add_ln51_2_reg_15065[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => x_2_fu_3036(1),
      I1 => x_2_fu_3036(0),
      I2 => x_2_fu_3036(2),
      I3 => x_2_fu_3036(3),
      O => add_ln51_2_fu_10361_p2(3)
    );
\add_ln51_2_reg_15065[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => x_2_fu_3036(2),
      I1 => x_2_fu_3036(0),
      I2 => x_2_fu_3036(1),
      I3 => x_2_fu_3036(3),
      I4 => x_2_fu_3036(4),
      O => add_ln51_2_fu_10361_p2(4)
    );
\add_ln51_2_reg_15065[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => x_2_fu_3036(3),
      I1 => x_2_fu_3036(1),
      I2 => x_2_fu_3036(0),
      I3 => x_2_fu_3036(2),
      I4 => x_2_fu_3036(4),
      I5 => x_2_fu_3036(5),
      O => add_ln51_2_fu_10361_p2(5)
    );
\add_ln51_2_reg_15065[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln51_2_reg_15065[7]_i_2_n_4\,
      I1 => x_2_fu_3036(6),
      O => add_ln51_2_fu_10361_p2(6)
    );
\add_ln51_2_reg_15065[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln51_2_reg_15065[7]_i_2_n_4\,
      I1 => x_2_fu_3036(6),
      I2 => x_2_fu_3036(7),
      O => add_ln51_2_fu_10361_p2(7)
    );
\add_ln51_2_reg_15065[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => x_2_fu_3036(5),
      I1 => x_2_fu_3036(3),
      I2 => x_2_fu_3036(1),
      I3 => x_2_fu_3036(0),
      I4 => x_2_fu_3036(2),
      I5 => x_2_fu_3036(4),
      O => \add_ln51_2_reg_15065[7]_i_2_n_4\
    );
\add_ln51_2_reg_15065_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => add_ln51_2_fu_10361_p2(0),
      Q => add_ln51_2_reg_15065(0),
      R => '0'
    );
\add_ln51_2_reg_15065_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => add_ln51_2_fu_10361_p2(1),
      Q => add_ln51_2_reg_15065(1),
      R => '0'
    );
\add_ln51_2_reg_15065_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => add_ln51_2_fu_10361_p2(2),
      Q => add_ln51_2_reg_15065(2),
      R => '0'
    );
\add_ln51_2_reg_15065_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => add_ln51_2_fu_10361_p2(3),
      Q => add_ln51_2_reg_15065(3),
      R => '0'
    );
\add_ln51_2_reg_15065_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => add_ln51_2_fu_10361_p2(4),
      Q => add_ln51_2_reg_15065(4),
      R => '0'
    );
\add_ln51_2_reg_15065_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => add_ln51_2_fu_10361_p2(5),
      Q => add_ln51_2_reg_15065(5),
      R => '0'
    );
\add_ln51_2_reg_15065_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => add_ln51_2_fu_10361_p2(6),
      Q => add_ln51_2_reg_15065(6),
      R => '0'
    );
\add_ln51_2_reg_15065_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => add_ln51_2_fu_10361_p2(7),
      Q => add_ln51_2_reg_15065(7),
      R => '0'
    );
\add_ln51_reg_14907[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_fu_3028_reg_n_4_[0]\,
      O => add_ln51_fu_7755_p2(0)
    );
\add_ln51_reg_14907_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(0),
      Q => add_ln51_reg_14907(0),
      R => '0'
    );
\add_ln51_reg_14907_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(10),
      Q => add_ln51_reg_14907(10),
      R => '0'
    );
\add_ln51_reg_14907_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(11),
      Q => add_ln51_reg_14907(11),
      R => '0'
    );
\add_ln51_reg_14907_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(12),
      Q => add_ln51_reg_14907(12),
      R => '0'
    );
\add_ln51_reg_14907_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_reg_14907_reg[8]_i_1_n_4\,
      CO(3) => \add_ln51_reg_14907_reg[12]_i_1_n_4\,
      CO(2) => \add_ln51_reg_14907_reg[12]_i_1_n_5\,
      CO(1) => \add_ln51_reg_14907_reg[12]_i_1_n_6\,
      CO(0) => \add_ln51_reg_14907_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln51_fu_7755_p2(12 downto 9),
      S(3) => \x_fu_3028_reg_n_4_[12]\,
      S(2) => \x_fu_3028_reg_n_4_[11]\,
      S(1) => \x_fu_3028_reg_n_4_[10]\,
      S(0) => \x_fu_3028_reg_n_4_[9]\
    );
\add_ln51_reg_14907_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(13),
      Q => add_ln51_reg_14907(13),
      R => '0'
    );
\add_ln51_reg_14907_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(14),
      Q => add_ln51_reg_14907(14),
      R => '0'
    );
\add_ln51_reg_14907_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(15),
      Q => add_ln51_reg_14907(15),
      R => '0'
    );
\add_ln51_reg_14907_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(16),
      Q => add_ln51_reg_14907(16),
      R => '0'
    );
\add_ln51_reg_14907_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_reg_14907_reg[12]_i_1_n_4\,
      CO(3) => \add_ln51_reg_14907_reg[16]_i_1_n_4\,
      CO(2) => \add_ln51_reg_14907_reg[16]_i_1_n_5\,
      CO(1) => \add_ln51_reg_14907_reg[16]_i_1_n_6\,
      CO(0) => \add_ln51_reg_14907_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln51_fu_7755_p2(16 downto 13),
      S(3) => \x_fu_3028_reg_n_4_[16]\,
      S(2) => \x_fu_3028_reg_n_4_[15]\,
      S(1) => \x_fu_3028_reg_n_4_[14]\,
      S(0) => \x_fu_3028_reg_n_4_[13]\
    );
\add_ln51_reg_14907_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(17),
      Q => add_ln51_reg_14907(17),
      R => '0'
    );
\add_ln51_reg_14907_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(18),
      Q => add_ln51_reg_14907(18),
      R => '0'
    );
\add_ln51_reg_14907_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(19),
      Q => add_ln51_reg_14907(19),
      R => '0'
    );
\add_ln51_reg_14907_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(1),
      Q => add_ln51_reg_14907(1),
      R => '0'
    );
\add_ln51_reg_14907_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(20),
      Q => add_ln51_reg_14907(20),
      R => '0'
    );
\add_ln51_reg_14907_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_reg_14907_reg[16]_i_1_n_4\,
      CO(3) => \add_ln51_reg_14907_reg[20]_i_1_n_4\,
      CO(2) => \add_ln51_reg_14907_reg[20]_i_1_n_5\,
      CO(1) => \add_ln51_reg_14907_reg[20]_i_1_n_6\,
      CO(0) => \add_ln51_reg_14907_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln51_fu_7755_p2(20 downto 17),
      S(3) => \x_fu_3028_reg_n_4_[20]\,
      S(2) => \x_fu_3028_reg_n_4_[19]\,
      S(1) => \x_fu_3028_reg_n_4_[18]\,
      S(0) => \x_fu_3028_reg_n_4_[17]\
    );
\add_ln51_reg_14907_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(21),
      Q => add_ln51_reg_14907(21),
      R => '0'
    );
\add_ln51_reg_14907_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(22),
      Q => add_ln51_reg_14907(22),
      R => '0'
    );
\add_ln51_reg_14907_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(23),
      Q => add_ln51_reg_14907(23),
      R => '0'
    );
\add_ln51_reg_14907_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(24),
      Q => add_ln51_reg_14907(24),
      R => '0'
    );
\add_ln51_reg_14907_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_reg_14907_reg[20]_i_1_n_4\,
      CO(3) => \add_ln51_reg_14907_reg[24]_i_1_n_4\,
      CO(2) => \add_ln51_reg_14907_reg[24]_i_1_n_5\,
      CO(1) => \add_ln51_reg_14907_reg[24]_i_1_n_6\,
      CO(0) => \add_ln51_reg_14907_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln51_fu_7755_p2(24 downto 21),
      S(3) => \x_fu_3028_reg_n_4_[24]\,
      S(2) => \x_fu_3028_reg_n_4_[23]\,
      S(1) => \x_fu_3028_reg_n_4_[22]\,
      S(0) => \x_fu_3028_reg_n_4_[21]\
    );
\add_ln51_reg_14907_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(25),
      Q => add_ln51_reg_14907(25),
      R => '0'
    );
\add_ln51_reg_14907_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(26),
      Q => add_ln51_reg_14907(26),
      R => '0'
    );
\add_ln51_reg_14907_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(27),
      Q => add_ln51_reg_14907(27),
      R => '0'
    );
\add_ln51_reg_14907_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(28),
      Q => add_ln51_reg_14907(28),
      R => '0'
    );
\add_ln51_reg_14907_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_reg_14907_reg[24]_i_1_n_4\,
      CO(3) => \add_ln51_reg_14907_reg[28]_i_1_n_4\,
      CO(2) => \add_ln51_reg_14907_reg[28]_i_1_n_5\,
      CO(1) => \add_ln51_reg_14907_reg[28]_i_1_n_6\,
      CO(0) => \add_ln51_reg_14907_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln51_fu_7755_p2(28 downto 25),
      S(3) => \x_fu_3028_reg_n_4_[28]\,
      S(2) => \x_fu_3028_reg_n_4_[27]\,
      S(1) => \x_fu_3028_reg_n_4_[26]\,
      S(0) => \x_fu_3028_reg_n_4_[25]\
    );
\add_ln51_reg_14907_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(29),
      Q => add_ln51_reg_14907(29),
      R => '0'
    );
\add_ln51_reg_14907_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(2),
      Q => add_ln51_reg_14907(2),
      R => '0'
    );
\add_ln51_reg_14907_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(30),
      Q => add_ln51_reg_14907(30),
      R => '0'
    );
\add_ln51_reg_14907_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_reg_14907_reg[28]_i_1_n_4\,
      CO(3 downto 1) => \NLW_add_ln51_reg_14907_reg[30]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln51_reg_14907_reg[30]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln51_reg_14907_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln51_fu_7755_p2(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \x_fu_3028_reg_n_4_[30]\,
      S(0) => \x_fu_3028_reg_n_4_[29]\
    );
\add_ln51_reg_14907_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(3),
      Q => add_ln51_reg_14907(3),
      R => '0'
    );
\add_ln51_reg_14907_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(4),
      Q => add_ln51_reg_14907(4),
      R => '0'
    );
\add_ln51_reg_14907_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln51_reg_14907_reg[4]_i_1_n_4\,
      CO(2) => \add_ln51_reg_14907_reg[4]_i_1_n_5\,
      CO(1) => \add_ln51_reg_14907_reg[4]_i_1_n_6\,
      CO(0) => \add_ln51_reg_14907_reg[4]_i_1_n_7\,
      CYINIT => \x_fu_3028_reg_n_4_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln51_fu_7755_p2(4 downto 1),
      S(3 downto 0) => lshr_ln_fu_7769_p4(3 downto 0)
    );
\add_ln51_reg_14907_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(5),
      Q => add_ln51_reg_14907(5),
      R => '0'
    );
\add_ln51_reg_14907_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(6),
      Q => add_ln51_reg_14907(6),
      R => '0'
    );
\add_ln51_reg_14907_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(7),
      Q => add_ln51_reg_14907(7),
      R => '0'
    );
\add_ln51_reg_14907_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(8),
      Q => add_ln51_reg_14907(8),
      R => '0'
    );
\add_ln51_reg_14907_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln51_reg_14907_reg[4]_i_1_n_4\,
      CO(3) => \add_ln51_reg_14907_reg[8]_i_1_n_4\,
      CO(2) => \add_ln51_reg_14907_reg[8]_i_1_n_5\,
      CO(1) => \add_ln51_reg_14907_reg[8]_i_1_n_6\,
      CO(0) => \add_ln51_reg_14907_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln51_fu_7755_p2(8 downto 5),
      S(3) => \x_fu_3028_reg_n_4_[8]\,
      S(2) => \x_fu_3028_reg_n_4_[7]\,
      S(1 downto 0) => lshr_ln_fu_7769_p4(5 downto 4)
    );
\add_ln51_reg_14907_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln51_fu_7755_p2(9),
      Q => add_ln51_reg_14907(9),
      R => '0'
    );
\add_ln55_1_reg_15005[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_1_reg_4772(0),
      O => add_ln55_1_fu_9219_p2(0)
    );
\add_ln55_1_reg_15005_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(0),
      Q => add_ln55_1_reg_15005(0),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(10),
      Q => add_ln55_1_reg_15005(10),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(11),
      Q => add_ln55_1_reg_15005(11),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(12),
      Q => add_ln55_1_reg_15005(12),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_1_reg_15005_reg[8]_i_1_n_4\,
      CO(3) => \add_ln55_1_reg_15005_reg[12]_i_1_n_4\,
      CO(2) => \add_ln55_1_reg_15005_reg[12]_i_1_n_5\,
      CO(1) => \add_ln55_1_reg_15005_reg[12]_i_1_n_6\,
      CO(0) => \add_ln55_1_reg_15005_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln55_1_fu_9219_p2(12 downto 9),
      S(3 downto 0) => y_1_reg_4772(12 downto 9)
    );
\add_ln55_1_reg_15005_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(13),
      Q => add_ln55_1_reg_15005(13),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(14),
      Q => add_ln55_1_reg_15005(14),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(15),
      Q => add_ln55_1_reg_15005(15),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(16),
      Q => add_ln55_1_reg_15005(16),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_1_reg_15005_reg[12]_i_1_n_4\,
      CO(3) => \add_ln55_1_reg_15005_reg[16]_i_1_n_4\,
      CO(2) => \add_ln55_1_reg_15005_reg[16]_i_1_n_5\,
      CO(1) => \add_ln55_1_reg_15005_reg[16]_i_1_n_6\,
      CO(0) => \add_ln55_1_reg_15005_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln55_1_fu_9219_p2(16 downto 13),
      S(3 downto 0) => y_1_reg_4772(16 downto 13)
    );
\add_ln55_1_reg_15005_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(17),
      Q => add_ln55_1_reg_15005(17),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(18),
      Q => add_ln55_1_reg_15005(18),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(19),
      Q => add_ln55_1_reg_15005(19),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(1),
      Q => add_ln55_1_reg_15005(1),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(20),
      Q => add_ln55_1_reg_15005(20),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_1_reg_15005_reg[16]_i_1_n_4\,
      CO(3) => \add_ln55_1_reg_15005_reg[20]_i_1_n_4\,
      CO(2) => \add_ln55_1_reg_15005_reg[20]_i_1_n_5\,
      CO(1) => \add_ln55_1_reg_15005_reg[20]_i_1_n_6\,
      CO(0) => \add_ln55_1_reg_15005_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln55_1_fu_9219_p2(20 downto 17),
      S(3 downto 0) => y_1_reg_4772(20 downto 17)
    );
\add_ln55_1_reg_15005_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(21),
      Q => add_ln55_1_reg_15005(21),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(22),
      Q => add_ln55_1_reg_15005(22),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(23),
      Q => add_ln55_1_reg_15005(23),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(24),
      Q => add_ln55_1_reg_15005(24),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_1_reg_15005_reg[20]_i_1_n_4\,
      CO(3) => \add_ln55_1_reg_15005_reg[24]_i_1_n_4\,
      CO(2) => \add_ln55_1_reg_15005_reg[24]_i_1_n_5\,
      CO(1) => \add_ln55_1_reg_15005_reg[24]_i_1_n_6\,
      CO(0) => \add_ln55_1_reg_15005_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln55_1_fu_9219_p2(24 downto 21),
      S(3 downto 0) => y_1_reg_4772(24 downto 21)
    );
\add_ln55_1_reg_15005_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(25),
      Q => add_ln55_1_reg_15005(25),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(26),
      Q => add_ln55_1_reg_15005(26),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(27),
      Q => add_ln55_1_reg_15005(27),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(28),
      Q => add_ln55_1_reg_15005(28),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_1_reg_15005_reg[24]_i_1_n_4\,
      CO(3) => \add_ln55_1_reg_15005_reg[28]_i_1_n_4\,
      CO(2) => \add_ln55_1_reg_15005_reg[28]_i_1_n_5\,
      CO(1) => \add_ln55_1_reg_15005_reg[28]_i_1_n_6\,
      CO(0) => \add_ln55_1_reg_15005_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln55_1_fu_9219_p2(28 downto 25),
      S(3 downto 0) => y_1_reg_4772(28 downto 25)
    );
\add_ln55_1_reg_15005_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(29),
      Q => add_ln55_1_reg_15005(29),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(2),
      Q => add_ln55_1_reg_15005(2),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(30),
      Q => add_ln55_1_reg_15005(30),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_1_reg_15005_reg[28]_i_1_n_4\,
      CO(3 downto 1) => \NLW_add_ln55_1_reg_15005_reg[30]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln55_1_reg_15005_reg[30]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln55_1_reg_15005_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln55_1_fu_9219_p2(30 downto 29),
      S(3 downto 2) => B"00",
      S(1 downto 0) => y_1_reg_4772(30 downto 29)
    );
\add_ln55_1_reg_15005_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(3),
      Q => add_ln55_1_reg_15005(3),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(4),
      Q => add_ln55_1_reg_15005(4),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln55_1_reg_15005_reg[4]_i_1_n_4\,
      CO(2) => \add_ln55_1_reg_15005_reg[4]_i_1_n_5\,
      CO(1) => \add_ln55_1_reg_15005_reg[4]_i_1_n_6\,
      CO(0) => \add_ln55_1_reg_15005_reg[4]_i_1_n_7\,
      CYINIT => y_1_reg_4772(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln55_1_fu_9219_p2(4 downto 1),
      S(3 downto 0) => y_1_reg_4772(4 downto 1)
    );
\add_ln55_1_reg_15005_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(5),
      Q => add_ln55_1_reg_15005(5),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(6),
      Q => add_ln55_1_reg_15005(6),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(7),
      Q => add_ln55_1_reg_15005(7),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(8),
      Q => add_ln55_1_reg_15005(8),
      R => '0'
    );
\add_ln55_1_reg_15005_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_1_reg_15005_reg[4]_i_1_n_4\,
      CO(3) => \add_ln55_1_reg_15005_reg[8]_i_1_n_4\,
      CO(2) => \add_ln55_1_reg_15005_reg[8]_i_1_n_5\,
      CO(1) => \add_ln55_1_reg_15005_reg[8]_i_1_n_6\,
      CO(0) => \add_ln55_1_reg_15005_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln55_1_fu_9219_p2(8 downto 5),
      S(3 downto 0) => y_1_reg_4772(8 downto 5)
    );
\add_ln55_1_reg_15005_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln55_1_fu_9219_p2(9),
      Q => add_ln55_1_reg_15005(9),
      R => '0'
    );
\add_ln55_2_reg_15083[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_2_reg_6342(0),
      O => add_ln55_2_fu_10384_p2(0)
    );
\add_ln55_2_reg_15083_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(0),
      Q => add_ln55_2_reg_15083(0),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(10),
      Q => add_ln55_2_reg_15083(10),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(11),
      Q => add_ln55_2_reg_15083(11),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(12),
      Q => add_ln55_2_reg_15083(12),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_15083_reg[8]_i_1_n_4\,
      CO(3) => \add_ln55_2_reg_15083_reg[12]_i_1_n_4\,
      CO(2) => \add_ln55_2_reg_15083_reg[12]_i_1_n_5\,
      CO(1) => \add_ln55_2_reg_15083_reg[12]_i_1_n_6\,
      CO(0) => \add_ln55_2_reg_15083_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln55_2_fu_10384_p2(12 downto 9),
      S(3 downto 0) => y_2_reg_6342(12 downto 9)
    );
\add_ln55_2_reg_15083_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(13),
      Q => add_ln55_2_reg_15083(13),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(14),
      Q => add_ln55_2_reg_15083(14),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(15),
      Q => add_ln55_2_reg_15083(15),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(16),
      Q => add_ln55_2_reg_15083(16),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_15083_reg[12]_i_1_n_4\,
      CO(3) => \add_ln55_2_reg_15083_reg[16]_i_1_n_4\,
      CO(2) => \add_ln55_2_reg_15083_reg[16]_i_1_n_5\,
      CO(1) => \add_ln55_2_reg_15083_reg[16]_i_1_n_6\,
      CO(0) => \add_ln55_2_reg_15083_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln55_2_fu_10384_p2(16 downto 13),
      S(3 downto 0) => y_2_reg_6342(16 downto 13)
    );
\add_ln55_2_reg_15083_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(17),
      Q => add_ln55_2_reg_15083(17),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(18),
      Q => add_ln55_2_reg_15083(18),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(19),
      Q => add_ln55_2_reg_15083(19),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(1),
      Q => add_ln55_2_reg_15083(1),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(20),
      Q => add_ln55_2_reg_15083(20),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_15083_reg[16]_i_1_n_4\,
      CO(3) => \add_ln55_2_reg_15083_reg[20]_i_1_n_4\,
      CO(2) => \add_ln55_2_reg_15083_reg[20]_i_1_n_5\,
      CO(1) => \add_ln55_2_reg_15083_reg[20]_i_1_n_6\,
      CO(0) => \add_ln55_2_reg_15083_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln55_2_fu_10384_p2(20 downto 17),
      S(3 downto 0) => y_2_reg_6342(20 downto 17)
    );
\add_ln55_2_reg_15083_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(21),
      Q => add_ln55_2_reg_15083(21),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(22),
      Q => add_ln55_2_reg_15083(22),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(23),
      Q => add_ln55_2_reg_15083(23),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(24),
      Q => add_ln55_2_reg_15083(24),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_15083_reg[20]_i_1_n_4\,
      CO(3) => \add_ln55_2_reg_15083_reg[24]_i_1_n_4\,
      CO(2) => \add_ln55_2_reg_15083_reg[24]_i_1_n_5\,
      CO(1) => \add_ln55_2_reg_15083_reg[24]_i_1_n_6\,
      CO(0) => \add_ln55_2_reg_15083_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln55_2_fu_10384_p2(24 downto 21),
      S(3 downto 0) => y_2_reg_6342(24 downto 21)
    );
\add_ln55_2_reg_15083_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(25),
      Q => add_ln55_2_reg_15083(25),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(26),
      Q => add_ln55_2_reg_15083(26),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(27),
      Q => add_ln55_2_reg_15083(27),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(28),
      Q => add_ln55_2_reg_15083(28),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_15083_reg[24]_i_1_n_4\,
      CO(3) => \add_ln55_2_reg_15083_reg[28]_i_1_n_4\,
      CO(2) => \add_ln55_2_reg_15083_reg[28]_i_1_n_5\,
      CO(1) => \add_ln55_2_reg_15083_reg[28]_i_1_n_6\,
      CO(0) => \add_ln55_2_reg_15083_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln55_2_fu_10384_p2(28 downto 25),
      S(3 downto 0) => y_2_reg_6342(28 downto 25)
    );
\add_ln55_2_reg_15083_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(29),
      Q => add_ln55_2_reg_15083(29),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(2),
      Q => add_ln55_2_reg_15083(2),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(30),
      Q => add_ln55_2_reg_15083(30),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_15083_reg[28]_i_1_n_4\,
      CO(3 downto 1) => \NLW_add_ln55_2_reg_15083_reg[30]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln55_2_reg_15083_reg[30]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln55_2_reg_15083_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln55_2_fu_10384_p2(30 downto 29),
      S(3 downto 2) => B"00",
      S(1 downto 0) => y_2_reg_6342(30 downto 29)
    );
\add_ln55_2_reg_15083_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(3),
      Q => add_ln55_2_reg_15083(3),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(4),
      Q => add_ln55_2_reg_15083(4),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln55_2_reg_15083_reg[4]_i_1_n_4\,
      CO(2) => \add_ln55_2_reg_15083_reg[4]_i_1_n_5\,
      CO(1) => \add_ln55_2_reg_15083_reg[4]_i_1_n_6\,
      CO(0) => \add_ln55_2_reg_15083_reg[4]_i_1_n_7\,
      CYINIT => y_2_reg_6342(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln55_2_fu_10384_p2(4 downto 1),
      S(3 downto 0) => y_2_reg_6342(4 downto 1)
    );
\add_ln55_2_reg_15083_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(5),
      Q => add_ln55_2_reg_15083(5),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(6),
      Q => add_ln55_2_reg_15083(6),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(7),
      Q => add_ln55_2_reg_15083(7),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(8),
      Q => add_ln55_2_reg_15083(8),
      R => '0'
    );
\add_ln55_2_reg_15083_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_15083_reg[4]_i_1_n_4\,
      CO(3) => \add_ln55_2_reg_15083_reg[8]_i_1_n_4\,
      CO(2) => \add_ln55_2_reg_15083_reg[8]_i_1_n_5\,
      CO(1) => \add_ln55_2_reg_15083_reg[8]_i_1_n_6\,
      CO(0) => \add_ln55_2_reg_15083_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln55_2_fu_10384_p2(8 downto 5),
      S(3 downto 0) => y_2_reg_6342(8 downto 5)
    );
\add_ln55_2_reg_15083_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln55_2_fu_10384_p2(9),
      Q => add_ln55_2_reg_15083(9),
      R => '0'
    );
\add_ln55_reg_14930[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_reg_3202(0),
      O => add_ln55_fu_7792_p2(0)
    );
\add_ln55_reg_14930[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg_3202(0),
      I1 => y_reg_3202(1),
      O => add_ln55_fu_7792_p2(1)
    );
\add_ln55_reg_14930[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => y_reg_3202(0),
      I1 => y_reg_3202(1),
      I2 => y_reg_3202(2),
      O => add_ln55_fu_7792_p2(2)
    );
\add_ln55_reg_14930[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => y_reg_3202(1),
      I1 => y_reg_3202(0),
      I2 => y_reg_3202(2),
      I3 => y_reg_3202(3),
      O => add_ln55_fu_7792_p2(3)
    );
\add_ln55_reg_14930[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => y_reg_3202(2),
      I1 => y_reg_3202(0),
      I2 => y_reg_3202(1),
      I3 => y_reg_3202(3),
      I4 => y_reg_3202(4),
      O => add_ln55_fu_7792_p2(4)
    );
\add_ln55_reg_14930[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => y_reg_3202(3),
      I1 => y_reg_3202(1),
      I2 => y_reg_3202(0),
      I3 => y_reg_3202(2),
      I4 => y_reg_3202(4),
      I5 => y_reg_3202(5),
      O => add_ln55_fu_7792_p2(5)
    );
\add_ln55_reg_14930[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln55_reg_14930[8]_i_2_n_4\,
      I1 => y_reg_3202(6),
      O => add_ln55_fu_7792_p2(6)
    );
\add_ln55_reg_14930[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln55_reg_14930[8]_i_2_n_4\,
      I1 => y_reg_3202(6),
      I2 => y_reg_3202(7),
      O => add_ln55_fu_7792_p2(7)
    );
\add_ln55_reg_14930[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => y_reg_3202(6),
      I1 => \add_ln55_reg_14930[8]_i_2_n_4\,
      I2 => y_reg_3202(7),
      I3 => y_reg_3202(8),
      O => add_ln55_fu_7792_p2(8)
    );
\add_ln55_reg_14930[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => y_reg_3202(5),
      I1 => y_reg_3202(3),
      I2 => y_reg_3202(1),
      I3 => y_reg_3202(0),
      I4 => y_reg_3202(2),
      I5 => y_reg_3202(4),
      O => \add_ln55_reg_14930[8]_i_2_n_4\
    );
\add_ln55_reg_14930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln55_fu_7792_p2(0),
      Q => add_ln55_reg_14930(0),
      R => '0'
    );
\add_ln55_reg_14930_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln55_fu_7792_p2(1),
      Q => add_ln55_reg_14930(1),
      R => '0'
    );
\add_ln55_reg_14930_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln55_fu_7792_p2(2),
      Q => add_ln55_reg_14930(2),
      R => '0'
    );
\add_ln55_reg_14930_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln55_fu_7792_p2(3),
      Q => add_ln55_reg_14930(3),
      R => '0'
    );
\add_ln55_reg_14930_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln55_fu_7792_p2(4),
      Q => add_ln55_reg_14930(4),
      R => '0'
    );
\add_ln55_reg_14930_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln55_fu_7792_p2(5),
      Q => add_ln55_reg_14930(5),
      R => '0'
    );
\add_ln55_reg_14930_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln55_fu_7792_p2(6),
      Q => add_ln55_reg_14930(6),
      R => '0'
    );
\add_ln55_reg_14930_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln55_fu_7792_p2(7),
      Q => add_ln55_reg_14930(7),
      R => '0'
    );
\add_ln55_reg_14930_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln55_fu_7792_p2(8),
      Q => add_ln55_reg_14930(8),
      R => '0'
    );
\add_ln58_10_reg_15093[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(11),
      I1 => trunc_ln51_2_reg_15052(11),
      O => \add_ln58_10_reg_15093[11]_i_2_n_4\
    );
\add_ln58_10_reg_15093[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(10),
      I1 => trunc_ln51_2_reg_15052(10),
      O => \add_ln58_10_reg_15093[11]_i_3_n_4\
    );
\add_ln58_10_reg_15093[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(9),
      I1 => trunc_ln51_2_reg_15052(9),
      O => \add_ln58_10_reg_15093[11]_i_4_n_4\
    );
\add_ln58_10_reg_15093[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(8),
      I1 => trunc_ln51_2_reg_15052(8),
      O => \add_ln58_10_reg_15093[11]_i_5_n_4\
    );
\add_ln58_10_reg_15093[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(15),
      I1 => trunc_ln51_2_reg_15052(15),
      O => \add_ln58_10_reg_15093[15]_i_2_n_4\
    );
\add_ln58_10_reg_15093[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(14),
      I1 => trunc_ln51_2_reg_15052(14),
      O => \add_ln58_10_reg_15093[15]_i_3_n_4\
    );
\add_ln58_10_reg_15093[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(13),
      I1 => trunc_ln51_2_reg_15052(13),
      O => \add_ln58_10_reg_15093[15]_i_4_n_4\
    );
\add_ln58_10_reg_15093[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(12),
      I1 => trunc_ln51_2_reg_15052(12),
      O => \add_ln58_10_reg_15093[15]_i_5_n_4\
    );
\add_ln58_10_reg_15093[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(19),
      I1 => trunc_ln51_2_reg_15052(19),
      O => \add_ln58_10_reg_15093[19]_i_2_n_4\
    );
\add_ln58_10_reg_15093[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(18),
      I1 => trunc_ln51_2_reg_15052(18),
      O => \add_ln58_10_reg_15093[19]_i_3_n_4\
    );
\add_ln58_10_reg_15093[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(17),
      I1 => trunc_ln51_2_reg_15052(17),
      O => \add_ln58_10_reg_15093[19]_i_4_n_4\
    );
\add_ln58_10_reg_15093[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(16),
      I1 => trunc_ln51_2_reg_15052(16),
      O => \add_ln58_10_reg_15093[19]_i_5_n_4\
    );
\add_ln58_10_reg_15093[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(23),
      I1 => trunc_ln51_2_reg_15052(23),
      O => \add_ln58_10_reg_15093[23]_i_2_n_4\
    );
\add_ln58_10_reg_15093[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(22),
      I1 => trunc_ln51_2_reg_15052(22),
      O => \add_ln58_10_reg_15093[23]_i_3_n_4\
    );
\add_ln58_10_reg_15093[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(21),
      I1 => trunc_ln51_2_reg_15052(21),
      O => \add_ln58_10_reg_15093[23]_i_4_n_4\
    );
\add_ln58_10_reg_15093[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(20),
      I1 => trunc_ln51_2_reg_15052(20),
      O => \add_ln58_10_reg_15093[23]_i_5_n_4\
    );
\add_ln58_10_reg_15093[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(27),
      I1 => trunc_ln51_2_reg_15052(27),
      O => \add_ln58_10_reg_15093[27]_i_2_n_4\
    );
\add_ln58_10_reg_15093[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(26),
      I1 => trunc_ln51_2_reg_15052(26),
      O => \add_ln58_10_reg_15093[27]_i_3_n_4\
    );
\add_ln58_10_reg_15093[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(25),
      I1 => trunc_ln51_2_reg_15052(25),
      O => \add_ln58_10_reg_15093[27]_i_4_n_4\
    );
\add_ln58_10_reg_15093[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(24),
      I1 => trunc_ln51_2_reg_15052(24),
      O => \add_ln58_10_reg_15093[27]_i_5_n_4\
    );
\add_ln58_10_reg_15093[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(31),
      I1 => zext_ln51_5_reg_15047_reg(31),
      O => \add_ln58_10_reg_15093[31]_i_2_n_4\
    );
\add_ln58_10_reg_15093[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(30),
      I1 => trunc_ln51_2_reg_15052(30),
      O => \add_ln58_10_reg_15093[31]_i_3_n_4\
    );
\add_ln58_10_reg_15093[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(29),
      I1 => trunc_ln51_2_reg_15052(29),
      O => \add_ln58_10_reg_15093[31]_i_4_n_4\
    );
\add_ln58_10_reg_15093[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(28),
      I1 => trunc_ln51_2_reg_15052(28),
      O => \add_ln58_10_reg_15093[31]_i_5_n_4\
    );
\add_ln58_10_reg_15093[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(3),
      I1 => trunc_ln51_2_reg_15052(3),
      O => \add_ln58_10_reg_15093[3]_i_2_n_4\
    );
\add_ln58_10_reg_15093[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(2),
      I1 => trunc_ln51_2_reg_15052(2),
      O => \add_ln58_10_reg_15093[3]_i_3_n_4\
    );
\add_ln58_10_reg_15093[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(1),
      I1 => trunc_ln51_2_reg_15052(1),
      O => \add_ln58_10_reg_15093[3]_i_4_n_4\
    );
\add_ln58_10_reg_15093[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(0),
      I1 => trunc_ln51_2_reg_15052(0),
      O => \add_ln58_10_reg_15093[3]_i_5_n_4\
    );
\add_ln58_10_reg_15093[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(7),
      I1 => trunc_ln51_2_reg_15052(7),
      O => \add_ln58_10_reg_15093[7]_i_2_n_4\
    );
\add_ln58_10_reg_15093[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(6),
      I1 => trunc_ln51_2_reg_15052(6),
      O => \add_ln58_10_reg_15093[7]_i_3_n_4\
    );
\add_ln58_10_reg_15093[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(5),
      I1 => trunc_ln51_2_reg_15052(5),
      O => \add_ln58_10_reg_15093[7]_i_4_n_4\
    );
\add_ln58_10_reg_15093[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(4),
      I1 => trunc_ln51_2_reg_15052(4),
      O => \add_ln58_10_reg_15093[7]_i_5_n_4\
    );
\add_ln58_10_reg_15093_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(0),
      Q => add_ln58_10_reg_15093(0),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(10),
      Q => add_ln58_10_reg_15093(10),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(11),
      Q => add_ln58_10_reg_15093(11),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_10_reg_15093_reg[7]_i_1_n_4\,
      CO(3) => \add_ln58_10_reg_15093_reg[11]_i_1_n_4\,
      CO(2) => \add_ln58_10_reg_15093_reg[11]_i_1_n_5\,
      CO(1) => \add_ln58_10_reg_15093_reg[11]_i_1_n_6\,
      CO(0) => \add_ln58_10_reg_15093_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(11 downto 8),
      O(3 downto 0) => add_ln58_10_fu_10914_p2(11 downto 8),
      S(3) => \add_ln58_10_reg_15093[11]_i_2_n_4\,
      S(2) => \add_ln58_10_reg_15093[11]_i_3_n_4\,
      S(1) => \add_ln58_10_reg_15093[11]_i_4_n_4\,
      S(0) => \add_ln58_10_reg_15093[11]_i_5_n_4\
    );
\add_ln58_10_reg_15093_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(12),
      Q => add_ln58_10_reg_15093(12),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(13),
      Q => add_ln58_10_reg_15093(13),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(14),
      Q => add_ln58_10_reg_15093(14),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(15),
      Q => add_ln58_10_reg_15093(15),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_10_reg_15093_reg[11]_i_1_n_4\,
      CO(3) => \add_ln58_10_reg_15093_reg[15]_i_1_n_4\,
      CO(2) => \add_ln58_10_reg_15093_reg[15]_i_1_n_5\,
      CO(1) => \add_ln58_10_reg_15093_reg[15]_i_1_n_6\,
      CO(0) => \add_ln58_10_reg_15093_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(15 downto 12),
      O(3 downto 0) => add_ln58_10_fu_10914_p2(15 downto 12),
      S(3) => \add_ln58_10_reg_15093[15]_i_2_n_4\,
      S(2) => \add_ln58_10_reg_15093[15]_i_3_n_4\,
      S(1) => \add_ln58_10_reg_15093[15]_i_4_n_4\,
      S(0) => \add_ln58_10_reg_15093[15]_i_5_n_4\
    );
\add_ln58_10_reg_15093_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(16),
      Q => add_ln58_10_reg_15093(16),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(17),
      Q => add_ln58_10_reg_15093(17),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(18),
      Q => add_ln58_10_reg_15093(18),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(19),
      Q => add_ln58_10_reg_15093(19),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_10_reg_15093_reg[15]_i_1_n_4\,
      CO(3) => \add_ln58_10_reg_15093_reg[19]_i_1_n_4\,
      CO(2) => \add_ln58_10_reg_15093_reg[19]_i_1_n_5\,
      CO(1) => \add_ln58_10_reg_15093_reg[19]_i_1_n_6\,
      CO(0) => \add_ln58_10_reg_15093_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(19 downto 16),
      O(3 downto 0) => add_ln58_10_fu_10914_p2(19 downto 16),
      S(3) => \add_ln58_10_reg_15093[19]_i_2_n_4\,
      S(2) => \add_ln58_10_reg_15093[19]_i_3_n_4\,
      S(1) => \add_ln58_10_reg_15093[19]_i_4_n_4\,
      S(0) => \add_ln58_10_reg_15093[19]_i_5_n_4\
    );
\add_ln58_10_reg_15093_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(1),
      Q => add_ln58_10_reg_15093(1),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(20),
      Q => add_ln58_10_reg_15093(20),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(21),
      Q => add_ln58_10_reg_15093(21),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(22),
      Q => add_ln58_10_reg_15093(22),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(23),
      Q => add_ln58_10_reg_15093(23),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_10_reg_15093_reg[19]_i_1_n_4\,
      CO(3) => \add_ln58_10_reg_15093_reg[23]_i_1_n_4\,
      CO(2) => \add_ln58_10_reg_15093_reg[23]_i_1_n_5\,
      CO(1) => \add_ln58_10_reg_15093_reg[23]_i_1_n_6\,
      CO(0) => \add_ln58_10_reg_15093_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(23 downto 20),
      O(3 downto 0) => add_ln58_10_fu_10914_p2(23 downto 20),
      S(3) => \add_ln58_10_reg_15093[23]_i_2_n_4\,
      S(2) => \add_ln58_10_reg_15093[23]_i_3_n_4\,
      S(1) => \add_ln58_10_reg_15093[23]_i_4_n_4\,
      S(0) => \add_ln58_10_reg_15093[23]_i_5_n_4\
    );
\add_ln58_10_reg_15093_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(24),
      Q => add_ln58_10_reg_15093(24),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(25),
      Q => add_ln58_10_reg_15093(25),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(26),
      Q => add_ln58_10_reg_15093(26),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(27),
      Q => add_ln58_10_reg_15093(27),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_10_reg_15093_reg[23]_i_1_n_4\,
      CO(3) => \add_ln58_10_reg_15093_reg[27]_i_1_n_4\,
      CO(2) => \add_ln58_10_reg_15093_reg[27]_i_1_n_5\,
      CO(1) => \add_ln58_10_reg_15093_reg[27]_i_1_n_6\,
      CO(0) => \add_ln58_10_reg_15093_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(27 downto 24),
      O(3 downto 0) => add_ln58_10_fu_10914_p2(27 downto 24),
      S(3) => \add_ln58_10_reg_15093[27]_i_2_n_4\,
      S(2) => \add_ln58_10_reg_15093[27]_i_3_n_4\,
      S(1) => \add_ln58_10_reg_15093[27]_i_4_n_4\,
      S(0) => \add_ln58_10_reg_15093[27]_i_5_n_4\
    );
\add_ln58_10_reg_15093_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(28),
      Q => add_ln58_10_reg_15093(28),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(29),
      Q => add_ln58_10_reg_15093(29),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(2),
      Q => add_ln58_10_reg_15093(2),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(30),
      Q => add_ln58_10_reg_15093(30),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(31),
      Q => add_ln58_10_reg_15093(31),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_10_reg_15093_reg[27]_i_1_n_4\,
      CO(3) => \add_ln58_10_reg_15093_reg[31]_i_1_n_4\,
      CO(2) => \add_ln58_10_reg_15093_reg[31]_i_1_n_5\,
      CO(1) => \add_ln58_10_reg_15093_reg[31]_i_1_n_6\,
      CO(0) => \add_ln58_10_reg_15093_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(31 downto 28),
      O(3 downto 0) => add_ln58_10_fu_10914_p2(31 downto 28),
      S(3) => \add_ln58_10_reg_15093[31]_i_2_n_4\,
      S(2) => \add_ln58_10_reg_15093[31]_i_3_n_4\,
      S(1) => \add_ln58_10_reg_15093[31]_i_4_n_4\,
      S(0) => \add_ln58_10_reg_15093[31]_i_5_n_4\
    );
\add_ln58_10_reg_15093_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(32),
      Q => add_ln58_10_reg_15093(32),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(33),
      Q => add_ln58_10_reg_15093(33),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(34),
      Q => add_ln58_10_reg_15093(34),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(35),
      Q => add_ln58_10_reg_15093(35),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_10_reg_15093_reg[31]_i_1_n_4\,
      CO(3) => \add_ln58_10_reg_15093_reg[35]_i_1_n_4\,
      CO(2) => \add_ln58_10_reg_15093_reg[35]_i_1_n_5\,
      CO(1) => \add_ln58_10_reg_15093_reg[35]_i_1_n_6\,
      CO(0) => \add_ln58_10_reg_15093_reg[35]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(35 downto 32),
      O(3 downto 0) => add_ln58_10_fu_10914_p2(35 downto 32),
      S(3 downto 0) => phi_mul3_reg_6365(35 downto 32)
    );
\add_ln58_10_reg_15093_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(36),
      Q => add_ln58_10_reg_15093(36),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(37),
      Q => add_ln58_10_reg_15093(37),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(38),
      Q => add_ln58_10_reg_15093(38),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(39),
      Q => add_ln58_10_reg_15093(39),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_10_reg_15093_reg[35]_i_1_n_4\,
      CO(3) => \add_ln58_10_reg_15093_reg[39]_i_1_n_4\,
      CO(2) => \add_ln58_10_reg_15093_reg[39]_i_1_n_5\,
      CO(1) => \add_ln58_10_reg_15093_reg[39]_i_1_n_6\,
      CO(0) => \add_ln58_10_reg_15093_reg[39]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(39 downto 36),
      O(3 downto 0) => add_ln58_10_fu_10914_p2(39 downto 36),
      S(3 downto 0) => phi_mul3_reg_6365(39 downto 36)
    );
\add_ln58_10_reg_15093_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(3),
      Q => add_ln58_10_reg_15093(3),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln58_10_reg_15093_reg[3]_i_1_n_4\,
      CO(2) => \add_ln58_10_reg_15093_reg[3]_i_1_n_5\,
      CO(1) => \add_ln58_10_reg_15093_reg[3]_i_1_n_6\,
      CO(0) => \add_ln58_10_reg_15093_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(3 downto 0),
      O(3 downto 0) => add_ln58_10_fu_10914_p2(3 downto 0),
      S(3) => \add_ln58_10_reg_15093[3]_i_2_n_4\,
      S(2) => \add_ln58_10_reg_15093[3]_i_3_n_4\,
      S(1) => \add_ln58_10_reg_15093[3]_i_4_n_4\,
      S(0) => \add_ln58_10_reg_15093[3]_i_5_n_4\
    );
\add_ln58_10_reg_15093_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(40),
      Q => add_ln58_10_reg_15093(40),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(41),
      Q => add_ln58_10_reg_15093(41),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(42),
      Q => add_ln58_10_reg_15093(42),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(43),
      Q => add_ln58_10_reg_15093(43),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_10_reg_15093_reg[39]_i_1_n_4\,
      CO(3) => \add_ln58_10_reg_15093_reg[43]_i_1_n_4\,
      CO(2) => \add_ln58_10_reg_15093_reg[43]_i_1_n_5\,
      CO(1) => \add_ln58_10_reg_15093_reg[43]_i_1_n_6\,
      CO(0) => \add_ln58_10_reg_15093_reg[43]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(43 downto 40),
      O(3 downto 0) => add_ln58_10_fu_10914_p2(43 downto 40),
      S(3 downto 0) => phi_mul3_reg_6365(43 downto 40)
    );
\add_ln58_10_reg_15093_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(44),
      Q => add_ln58_10_reg_15093(44),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(45),
      Q => add_ln58_10_reg_15093(45),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(46),
      Q => add_ln58_10_reg_15093(46),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(47),
      Q => add_ln58_10_reg_15093(47),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_10_reg_15093_reg[43]_i_1_n_4\,
      CO(3) => \add_ln58_10_reg_15093_reg[47]_i_1_n_4\,
      CO(2) => \add_ln58_10_reg_15093_reg[47]_i_1_n_5\,
      CO(1) => \add_ln58_10_reg_15093_reg[47]_i_1_n_6\,
      CO(0) => \add_ln58_10_reg_15093_reg[47]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(47 downto 44),
      O(3 downto 0) => add_ln58_10_fu_10914_p2(47 downto 44),
      S(3 downto 0) => phi_mul3_reg_6365(47 downto 44)
    );
\add_ln58_10_reg_15093_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(48),
      Q => add_ln58_10_reg_15093(48),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(49),
      Q => add_ln58_10_reg_15093(49),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(4),
      Q => add_ln58_10_reg_15093(4),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(50),
      Q => add_ln58_10_reg_15093(50),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(51),
      Q => add_ln58_10_reg_15093(51),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_10_reg_15093_reg[47]_i_1_n_4\,
      CO(3) => \add_ln58_10_reg_15093_reg[51]_i_1_n_4\,
      CO(2) => \add_ln58_10_reg_15093_reg[51]_i_1_n_5\,
      CO(1) => \add_ln58_10_reg_15093_reg[51]_i_1_n_6\,
      CO(0) => \add_ln58_10_reg_15093_reg[51]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(51 downto 48),
      O(3 downto 0) => add_ln58_10_fu_10914_p2(51 downto 48),
      S(3 downto 0) => phi_mul3_reg_6365(51 downto 48)
    );
\add_ln58_10_reg_15093_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(52),
      Q => add_ln58_10_reg_15093(52),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(53),
      Q => add_ln58_10_reg_15093(53),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(54),
      Q => add_ln58_10_reg_15093(54),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(55),
      Q => add_ln58_10_reg_15093(55),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_10_reg_15093_reg[51]_i_1_n_4\,
      CO(3) => \add_ln58_10_reg_15093_reg[55]_i_1_n_4\,
      CO(2) => \add_ln58_10_reg_15093_reg[55]_i_1_n_5\,
      CO(1) => \add_ln58_10_reg_15093_reg[55]_i_1_n_6\,
      CO(0) => \add_ln58_10_reg_15093_reg[55]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(55 downto 52),
      O(3 downto 0) => add_ln58_10_fu_10914_p2(55 downto 52),
      S(3 downto 0) => phi_mul3_reg_6365(55 downto 52)
    );
\add_ln58_10_reg_15093_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(56),
      Q => add_ln58_10_reg_15093(56),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(57),
      Q => add_ln58_10_reg_15093(57),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(58),
      Q => add_ln58_10_reg_15093(58),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(59),
      Q => add_ln58_10_reg_15093(59),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_10_reg_15093_reg[55]_i_1_n_4\,
      CO(3) => \add_ln58_10_reg_15093_reg[59]_i_1_n_4\,
      CO(2) => \add_ln58_10_reg_15093_reg[59]_i_1_n_5\,
      CO(1) => \add_ln58_10_reg_15093_reg[59]_i_1_n_6\,
      CO(0) => \add_ln58_10_reg_15093_reg[59]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(59 downto 56),
      O(3 downto 0) => add_ln58_10_fu_10914_p2(59 downto 56),
      S(3 downto 0) => phi_mul3_reg_6365(59 downto 56)
    );
\add_ln58_10_reg_15093_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(5),
      Q => add_ln58_10_reg_15093(5),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(60),
      Q => add_ln58_10_reg_15093(60),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(61),
      Q => add_ln58_10_reg_15093(61),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_10_reg_15093_reg[59]_i_1_n_4\,
      CO(3 downto 1) => \NLW_add_ln58_10_reg_15093_reg[61]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln58_10_reg_15093_reg[61]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phi_mul3_reg_6365(60),
      O(3 downto 2) => \NLW_add_ln58_10_reg_15093_reg[61]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln58_10_fu_10914_p2(61 downto 60),
      S(3 downto 2) => B"00",
      S(1 downto 0) => phi_mul3_reg_6365(61 downto 60)
    );
\add_ln58_10_reg_15093_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(6),
      Q => add_ln58_10_reg_15093(6),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(7),
      Q => add_ln58_10_reg_15093(7),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_10_reg_15093_reg[3]_i_1_n_4\,
      CO(3) => \add_ln58_10_reg_15093_reg[7]_i_1_n_4\,
      CO(2) => \add_ln58_10_reg_15093_reg[7]_i_1_n_5\,
      CO(1) => \add_ln58_10_reg_15093_reg[7]_i_1_n_6\,
      CO(0) => \add_ln58_10_reg_15093_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(7 downto 4),
      O(3 downto 0) => add_ln58_10_fu_10914_p2(7 downto 4),
      S(3) => \add_ln58_10_reg_15093[7]_i_2_n_4\,
      S(2) => \add_ln58_10_reg_15093[7]_i_3_n_4\,
      S(1) => \add_ln58_10_reg_15093[7]_i_4_n_4\,
      S(0) => \add_ln58_10_reg_15093[7]_i_5_n_4\
    );
\add_ln58_10_reg_15093_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(8),
      Q => add_ln58_10_reg_15093(8),
      R => '0'
    );
\add_ln58_10_reg_15093_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => add_ln58_10_fu_10914_p2(9),
      Q => add_ln58_10_reg_15093(9),
      R => '0'
    );
\add_ln58_2_reg_14940[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(11),
      I1 => zext_ln58_reg_14899(11),
      O => \add_ln58_2_reg_14940[11]_i_2_n_4\
    );
\add_ln58_2_reg_14940[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(10),
      I1 => zext_ln58_reg_14899(10),
      O => \add_ln58_2_reg_14940[11]_i_3_n_4\
    );
\add_ln58_2_reg_14940[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(9),
      I1 => zext_ln58_reg_14899(9),
      O => \add_ln58_2_reg_14940[11]_i_4_n_4\
    );
\add_ln58_2_reg_14940[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(8),
      I1 => zext_ln58_reg_14899(8),
      O => \add_ln58_2_reg_14940[11]_i_5_n_4\
    );
\add_ln58_2_reg_14940[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(15),
      I1 => zext_ln58_reg_14899(15),
      O => \add_ln58_2_reg_14940[15]_i_2_n_4\
    );
\add_ln58_2_reg_14940[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(14),
      I1 => zext_ln58_reg_14899(14),
      O => \add_ln58_2_reg_14940[15]_i_3_n_4\
    );
\add_ln58_2_reg_14940[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(13),
      I1 => zext_ln58_reg_14899(13),
      O => \add_ln58_2_reg_14940[15]_i_4_n_4\
    );
\add_ln58_2_reg_14940[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(12),
      I1 => zext_ln58_reg_14899(12),
      O => \add_ln58_2_reg_14940[15]_i_5_n_4\
    );
\add_ln58_2_reg_14940[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(19),
      I1 => zext_ln58_reg_14899(19),
      O => \add_ln58_2_reg_14940[19]_i_2_n_4\
    );
\add_ln58_2_reg_14940[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(18),
      I1 => zext_ln58_reg_14899(18),
      O => \add_ln58_2_reg_14940[19]_i_3_n_4\
    );
\add_ln58_2_reg_14940[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(17),
      I1 => zext_ln58_reg_14899(17),
      O => \add_ln58_2_reg_14940[19]_i_4_n_4\
    );
\add_ln58_2_reg_14940[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(16),
      I1 => zext_ln58_reg_14899(16),
      O => \add_ln58_2_reg_14940[19]_i_5_n_4\
    );
\add_ln58_2_reg_14940[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(23),
      I1 => zext_ln58_reg_14899(23),
      O => \add_ln58_2_reg_14940[23]_i_2_n_4\
    );
\add_ln58_2_reg_14940[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(22),
      I1 => zext_ln58_reg_14899(22),
      O => \add_ln58_2_reg_14940[23]_i_3_n_4\
    );
\add_ln58_2_reg_14940[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(21),
      I1 => zext_ln58_reg_14899(21),
      O => \add_ln58_2_reg_14940[23]_i_4_n_4\
    );
\add_ln58_2_reg_14940[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(20),
      I1 => zext_ln58_reg_14899(20),
      O => \add_ln58_2_reg_14940[23]_i_5_n_4\
    );
\add_ln58_2_reg_14940[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(27),
      I1 => zext_ln58_reg_14899(27),
      O => \add_ln58_2_reg_14940[27]_i_2_n_4\
    );
\add_ln58_2_reg_14940[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(26),
      I1 => zext_ln58_reg_14899(26),
      O => \add_ln58_2_reg_14940[27]_i_3_n_4\
    );
\add_ln58_2_reg_14940[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(25),
      I1 => zext_ln58_reg_14899(25),
      O => \add_ln58_2_reg_14940[27]_i_4_n_4\
    );
\add_ln58_2_reg_14940[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(24),
      I1 => zext_ln58_reg_14899(24),
      O => \add_ln58_2_reg_14940[27]_i_5_n_4\
    );
\add_ln58_2_reg_14940[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(31),
      I1 => zext_ln58_reg_14899(31),
      O => \add_ln58_2_reg_14940[31]_i_2_n_4\
    );
\add_ln58_2_reg_14940[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(30),
      I1 => zext_ln58_reg_14899(30),
      O => \add_ln58_2_reg_14940[31]_i_3_n_4\
    );
\add_ln58_2_reg_14940[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(29),
      I1 => zext_ln58_reg_14899(29),
      O => \add_ln58_2_reg_14940[31]_i_4_n_4\
    );
\add_ln58_2_reg_14940[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(28),
      I1 => zext_ln58_reg_14899(28),
      O => \add_ln58_2_reg_14940[31]_i_5_n_4\
    );
\add_ln58_2_reg_14940[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(3),
      I1 => zext_ln58_reg_14899(3),
      O => \add_ln58_2_reg_14940[3]_i_2_n_4\
    );
\add_ln58_2_reg_14940[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(2),
      I1 => zext_ln58_reg_14899(2),
      O => \add_ln58_2_reg_14940[3]_i_3_n_4\
    );
\add_ln58_2_reg_14940[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(1),
      I1 => zext_ln58_reg_14899(1),
      O => \add_ln58_2_reg_14940[3]_i_4_n_4\
    );
\add_ln58_2_reg_14940[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(0),
      I1 => zext_ln58_reg_14899(0),
      O => \add_ln58_2_reg_14940[3]_i_5_n_4\
    );
\add_ln58_2_reg_14940[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(7),
      I1 => zext_ln58_reg_14899(7),
      O => \add_ln58_2_reg_14940[7]_i_2_n_4\
    );
\add_ln58_2_reg_14940[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(6),
      I1 => zext_ln58_reg_14899(6),
      O => \add_ln58_2_reg_14940[7]_i_3_n_4\
    );
\add_ln58_2_reg_14940[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(5),
      I1 => zext_ln58_reg_14899(5),
      O => \add_ln58_2_reg_14940[7]_i_4_n_4\
    );
\add_ln58_2_reg_14940[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(4),
      I1 => zext_ln58_reg_14899(4),
      O => \add_ln58_2_reg_14940[7]_i_5_n_4\
    );
\add_ln58_2_reg_14940_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(0),
      Q => add_ln58_2_reg_14940(0),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(10),
      Q => add_ln58_2_reg_14940(10),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(11),
      Q => add_ln58_2_reg_14940(11),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_2_reg_14940_reg[7]_i_1_n_4\,
      CO(3) => \add_ln58_2_reg_14940_reg[11]_i_1_n_4\,
      CO(2) => \add_ln58_2_reg_14940_reg[11]_i_1_n_5\,
      CO(1) => \add_ln58_2_reg_14940_reg[11]_i_1_n_6\,
      CO(0) => \add_ln58_2_reg_14940_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(11 downto 8),
      O(3 downto 0) => add_ln58_2_fu_8578_p2(11 downto 8),
      S(3) => \add_ln58_2_reg_14940[11]_i_2_n_4\,
      S(2) => \add_ln58_2_reg_14940[11]_i_3_n_4\,
      S(1) => \add_ln58_2_reg_14940[11]_i_4_n_4\,
      S(0) => \add_ln58_2_reg_14940[11]_i_5_n_4\
    );
\add_ln58_2_reg_14940_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(12),
      Q => add_ln58_2_reg_14940(12),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(13),
      Q => add_ln58_2_reg_14940(13),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(14),
      Q => add_ln58_2_reg_14940(14),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(15),
      Q => add_ln58_2_reg_14940(15),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_2_reg_14940_reg[11]_i_1_n_4\,
      CO(3) => \add_ln58_2_reg_14940_reg[15]_i_1_n_4\,
      CO(2) => \add_ln58_2_reg_14940_reg[15]_i_1_n_5\,
      CO(1) => \add_ln58_2_reg_14940_reg[15]_i_1_n_6\,
      CO(0) => \add_ln58_2_reg_14940_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(15 downto 12),
      O(3 downto 0) => add_ln58_2_fu_8578_p2(15 downto 12),
      S(3) => \add_ln58_2_reg_14940[15]_i_2_n_4\,
      S(2) => \add_ln58_2_reg_14940[15]_i_3_n_4\,
      S(1) => \add_ln58_2_reg_14940[15]_i_4_n_4\,
      S(0) => \add_ln58_2_reg_14940[15]_i_5_n_4\
    );
\add_ln58_2_reg_14940_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(16),
      Q => add_ln58_2_reg_14940(16),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(17),
      Q => add_ln58_2_reg_14940(17),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(18),
      Q => add_ln58_2_reg_14940(18),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(19),
      Q => add_ln58_2_reg_14940(19),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_2_reg_14940_reg[15]_i_1_n_4\,
      CO(3) => \add_ln58_2_reg_14940_reg[19]_i_1_n_4\,
      CO(2) => \add_ln58_2_reg_14940_reg[19]_i_1_n_5\,
      CO(1) => \add_ln58_2_reg_14940_reg[19]_i_1_n_6\,
      CO(0) => \add_ln58_2_reg_14940_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(19 downto 16),
      O(3 downto 0) => add_ln58_2_fu_8578_p2(19 downto 16),
      S(3) => \add_ln58_2_reg_14940[19]_i_2_n_4\,
      S(2) => \add_ln58_2_reg_14940[19]_i_3_n_4\,
      S(1) => \add_ln58_2_reg_14940[19]_i_4_n_4\,
      S(0) => \add_ln58_2_reg_14940[19]_i_5_n_4\
    );
\add_ln58_2_reg_14940_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(1),
      Q => add_ln58_2_reg_14940(1),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(20),
      Q => add_ln58_2_reg_14940(20),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(21),
      Q => add_ln58_2_reg_14940(21),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(22),
      Q => add_ln58_2_reg_14940(22),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(23),
      Q => add_ln58_2_reg_14940(23),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_2_reg_14940_reg[19]_i_1_n_4\,
      CO(3) => \add_ln58_2_reg_14940_reg[23]_i_1_n_4\,
      CO(2) => \add_ln58_2_reg_14940_reg[23]_i_1_n_5\,
      CO(1) => \add_ln58_2_reg_14940_reg[23]_i_1_n_6\,
      CO(0) => \add_ln58_2_reg_14940_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(23 downto 20),
      O(3 downto 0) => add_ln58_2_fu_8578_p2(23 downto 20),
      S(3) => \add_ln58_2_reg_14940[23]_i_2_n_4\,
      S(2) => \add_ln58_2_reg_14940[23]_i_3_n_4\,
      S(1) => \add_ln58_2_reg_14940[23]_i_4_n_4\,
      S(0) => \add_ln58_2_reg_14940[23]_i_5_n_4\
    );
\add_ln58_2_reg_14940_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(24),
      Q => add_ln58_2_reg_14940(24),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(25),
      Q => add_ln58_2_reg_14940(25),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(26),
      Q => add_ln58_2_reg_14940(26),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(27),
      Q => add_ln58_2_reg_14940(27),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_2_reg_14940_reg[23]_i_1_n_4\,
      CO(3) => \add_ln58_2_reg_14940_reg[27]_i_1_n_4\,
      CO(2) => \add_ln58_2_reg_14940_reg[27]_i_1_n_5\,
      CO(1) => \add_ln58_2_reg_14940_reg[27]_i_1_n_6\,
      CO(0) => \add_ln58_2_reg_14940_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(27 downto 24),
      O(3 downto 0) => add_ln58_2_fu_8578_p2(27 downto 24),
      S(3) => \add_ln58_2_reg_14940[27]_i_2_n_4\,
      S(2) => \add_ln58_2_reg_14940[27]_i_3_n_4\,
      S(1) => \add_ln58_2_reg_14940[27]_i_4_n_4\,
      S(0) => \add_ln58_2_reg_14940[27]_i_5_n_4\
    );
\add_ln58_2_reg_14940_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(28),
      Q => add_ln58_2_reg_14940(28),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(29),
      Q => add_ln58_2_reg_14940(29),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(2),
      Q => add_ln58_2_reg_14940(2),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(30),
      Q => add_ln58_2_reg_14940(30),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(31),
      Q => add_ln58_2_reg_14940(31),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_2_reg_14940_reg[27]_i_1_n_4\,
      CO(3) => \add_ln58_2_reg_14940_reg[31]_i_1_n_4\,
      CO(2) => \add_ln58_2_reg_14940_reg[31]_i_1_n_5\,
      CO(1) => \add_ln58_2_reg_14940_reg[31]_i_1_n_6\,
      CO(0) => \add_ln58_2_reg_14940_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(31 downto 28),
      O(3 downto 0) => add_ln58_2_fu_8578_p2(31 downto 28),
      S(3) => \add_ln58_2_reg_14940[31]_i_2_n_4\,
      S(2) => \add_ln58_2_reg_14940[31]_i_3_n_4\,
      S(1) => \add_ln58_2_reg_14940[31]_i_4_n_4\,
      S(0) => \add_ln58_2_reg_14940[31]_i_5_n_4\
    );
\add_ln58_2_reg_14940_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(32),
      Q => add_ln58_2_reg_14940(32),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(33),
      Q => add_ln58_2_reg_14940(33),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(34),
      Q => add_ln58_2_reg_14940(34),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(35),
      Q => add_ln58_2_reg_14940(35),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_2_reg_14940_reg[31]_i_1_n_4\,
      CO(3) => \add_ln58_2_reg_14940_reg[35]_i_1_n_4\,
      CO(2) => \add_ln58_2_reg_14940_reg[35]_i_1_n_5\,
      CO(1) => \add_ln58_2_reg_14940_reg[35]_i_1_n_6\,
      CO(0) => \add_ln58_2_reg_14940_reg[35]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(35 downto 32),
      O(3 downto 0) => add_ln58_2_fu_8578_p2(35 downto 32),
      S(3 downto 0) => phi_mul_reg_3225(35 downto 32)
    );
\add_ln58_2_reg_14940_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(36),
      Q => add_ln58_2_reg_14940(36),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(37),
      Q => add_ln58_2_reg_14940(37),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(38),
      Q => add_ln58_2_reg_14940(38),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_2_reg_14940_reg[35]_i_1_n_4\,
      CO(3 downto 2) => \NLW_add_ln58_2_reg_14940_reg[38]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln58_2_reg_14940_reg[38]_i_1_n_6\,
      CO(0) => \add_ln58_2_reg_14940_reg[38]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => phi_mul_reg_3225(37 downto 36),
      O(3) => \NLW_add_ln58_2_reg_14940_reg[38]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln58_2_fu_8578_p2(38 downto 36),
      S(3) => '0',
      S(2 downto 0) => phi_mul_reg_3225(38 downto 36)
    );
\add_ln58_2_reg_14940_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(3),
      Q => add_ln58_2_reg_14940(3),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln58_2_reg_14940_reg[3]_i_1_n_4\,
      CO(2) => \add_ln58_2_reg_14940_reg[3]_i_1_n_5\,
      CO(1) => \add_ln58_2_reg_14940_reg[3]_i_1_n_6\,
      CO(0) => \add_ln58_2_reg_14940_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(3 downto 0),
      O(3 downto 0) => add_ln58_2_fu_8578_p2(3 downto 0),
      S(3) => \add_ln58_2_reg_14940[3]_i_2_n_4\,
      S(2) => \add_ln58_2_reg_14940[3]_i_3_n_4\,
      S(1) => \add_ln58_2_reg_14940[3]_i_4_n_4\,
      S(0) => \add_ln58_2_reg_14940[3]_i_5_n_4\
    );
\add_ln58_2_reg_14940_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(4),
      Q => add_ln58_2_reg_14940(4),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(5),
      Q => add_ln58_2_reg_14940(5),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(6),
      Q => add_ln58_2_reg_14940(6),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(7),
      Q => add_ln58_2_reg_14940(7),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_2_reg_14940_reg[3]_i_1_n_4\,
      CO(3) => \add_ln58_2_reg_14940_reg[7]_i_1_n_4\,
      CO(2) => \add_ln58_2_reg_14940_reg[7]_i_1_n_5\,
      CO(1) => \add_ln58_2_reg_14940_reg[7]_i_1_n_6\,
      CO(0) => \add_ln58_2_reg_14940_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(7 downto 4),
      O(3 downto 0) => add_ln58_2_fu_8578_p2(7 downto 4),
      S(3) => \add_ln58_2_reg_14940[7]_i_2_n_4\,
      S(2) => \add_ln58_2_reg_14940[7]_i_3_n_4\,
      S(1) => \add_ln58_2_reg_14940[7]_i_4_n_4\,
      S(0) => \add_ln58_2_reg_14940[7]_i_5_n_4\
    );
\add_ln58_2_reg_14940_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(8),
      Q => add_ln58_2_reg_14940(8),
      R => '0'
    );
\add_ln58_2_reg_14940_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => add_ln58_2_fu_8578_p2(9),
      Q => add_ln58_2_reg_14940(9),
      R => '0'
    );
\add_ln58_8_reg_15015[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(11),
      I1 => zext_ln51_2_reg_14972(11),
      O => \add_ln58_8_reg_15015[11]_i_2_n_4\
    );
\add_ln58_8_reg_15015[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(10),
      I1 => zext_ln51_2_reg_14972(10),
      O => \add_ln58_8_reg_15015[11]_i_3_n_4\
    );
\add_ln58_8_reg_15015[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(9),
      I1 => zext_ln51_2_reg_14972(9),
      O => \add_ln58_8_reg_15015[11]_i_4_n_4\
    );
\add_ln58_8_reg_15015[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(8),
      I1 => zext_ln51_2_reg_14972(8),
      O => \add_ln58_8_reg_15015[11]_i_5_n_4\
    );
\add_ln58_8_reg_15015[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(15),
      I1 => zext_ln51_2_reg_14972(15),
      O => \add_ln58_8_reg_15015[15]_i_2_n_4\
    );
\add_ln58_8_reg_15015[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(14),
      I1 => zext_ln51_2_reg_14972(14),
      O => \add_ln58_8_reg_15015[15]_i_3_n_4\
    );
\add_ln58_8_reg_15015[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(13),
      I1 => zext_ln51_2_reg_14972(13),
      O => \add_ln58_8_reg_15015[15]_i_4_n_4\
    );
\add_ln58_8_reg_15015[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(12),
      I1 => zext_ln51_2_reg_14972(12),
      O => \add_ln58_8_reg_15015[15]_i_5_n_4\
    );
\add_ln58_8_reg_15015[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(19),
      I1 => zext_ln51_2_reg_14972(19),
      O => \add_ln58_8_reg_15015[19]_i_2_n_4\
    );
\add_ln58_8_reg_15015[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(18),
      I1 => zext_ln51_2_reg_14972(18),
      O => \add_ln58_8_reg_15015[19]_i_3_n_4\
    );
\add_ln58_8_reg_15015[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(17),
      I1 => zext_ln51_2_reg_14972(17),
      O => \add_ln58_8_reg_15015[19]_i_4_n_4\
    );
\add_ln58_8_reg_15015[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(16),
      I1 => zext_ln51_2_reg_14972(16),
      O => \add_ln58_8_reg_15015[19]_i_5_n_4\
    );
\add_ln58_8_reg_15015[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(23),
      I1 => zext_ln51_2_reg_14972(23),
      O => \add_ln58_8_reg_15015[23]_i_2_n_4\
    );
\add_ln58_8_reg_15015[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(22),
      I1 => zext_ln51_2_reg_14972(22),
      O => \add_ln58_8_reg_15015[23]_i_3_n_4\
    );
\add_ln58_8_reg_15015[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(21),
      I1 => zext_ln51_2_reg_14972(21),
      O => \add_ln58_8_reg_15015[23]_i_4_n_4\
    );
\add_ln58_8_reg_15015[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(20),
      I1 => zext_ln51_2_reg_14972(20),
      O => \add_ln58_8_reg_15015[23]_i_5_n_4\
    );
\add_ln58_8_reg_15015[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(27),
      I1 => zext_ln51_2_reg_14972(27),
      O => \add_ln58_8_reg_15015[27]_i_2_n_4\
    );
\add_ln58_8_reg_15015[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(26),
      I1 => zext_ln51_2_reg_14972(26),
      O => \add_ln58_8_reg_15015[27]_i_3_n_4\
    );
\add_ln58_8_reg_15015[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(25),
      I1 => zext_ln51_2_reg_14972(25),
      O => \add_ln58_8_reg_15015[27]_i_4_n_4\
    );
\add_ln58_8_reg_15015[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(24),
      I1 => zext_ln51_2_reg_14972(24),
      O => \add_ln58_8_reg_15015[27]_i_5_n_4\
    );
\add_ln58_8_reg_15015[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(31),
      I1 => zext_ln51_2_reg_14972(31),
      O => \add_ln58_8_reg_15015[31]_i_2_n_4\
    );
\add_ln58_8_reg_15015[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(30),
      I1 => zext_ln51_2_reg_14972(30),
      O => \add_ln58_8_reg_15015[31]_i_3_n_4\
    );
\add_ln58_8_reg_15015[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(29),
      I1 => zext_ln51_2_reg_14972(29),
      O => \add_ln58_8_reg_15015[31]_i_4_n_4\
    );
\add_ln58_8_reg_15015[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(28),
      I1 => zext_ln51_2_reg_14972(28),
      O => \add_ln58_8_reg_15015[31]_i_5_n_4\
    );
\add_ln58_8_reg_15015[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(3),
      I1 => zext_ln51_2_reg_14972(3),
      O => \add_ln58_8_reg_15015[3]_i_2_n_4\
    );
\add_ln58_8_reg_15015[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(2),
      I1 => zext_ln51_2_reg_14972(2),
      O => \add_ln58_8_reg_15015[3]_i_3_n_4\
    );
\add_ln58_8_reg_15015[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(1),
      I1 => zext_ln51_2_reg_14972(1),
      O => \add_ln58_8_reg_15015[3]_i_4_n_4\
    );
\add_ln58_8_reg_15015[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(0),
      I1 => zext_ln51_2_reg_14972(0),
      O => \add_ln58_8_reg_15015[3]_i_5_n_4\
    );
\add_ln58_8_reg_15015[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(7),
      I1 => zext_ln51_2_reg_14972(7),
      O => \add_ln58_8_reg_15015[7]_i_2_n_4\
    );
\add_ln58_8_reg_15015[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(6),
      I1 => zext_ln51_2_reg_14972(6),
      O => \add_ln58_8_reg_15015[7]_i_3_n_4\
    );
\add_ln58_8_reg_15015[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(5),
      I1 => zext_ln51_2_reg_14972(5),
      O => \add_ln58_8_reg_15015[7]_i_4_n_4\
    );
\add_ln58_8_reg_15015[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(4),
      I1 => zext_ln51_2_reg_14972(4),
      O => \add_ln58_8_reg_15015[7]_i_5_n_4\
    );
\add_ln58_8_reg_15015_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(0),
      Q => add_ln58_8_reg_15015(0),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(10),
      Q => add_ln58_8_reg_15015(10),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(11),
      Q => add_ln58_8_reg_15015(11),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_8_reg_15015_reg[7]_i_1_n_4\,
      CO(3) => \add_ln58_8_reg_15015_reg[11]_i_1_n_4\,
      CO(2) => \add_ln58_8_reg_15015_reg[11]_i_1_n_5\,
      CO(1) => \add_ln58_8_reg_15015_reg[11]_i_1_n_6\,
      CO(0) => \add_ln58_8_reg_15015_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(11 downto 8),
      O(3 downto 0) => add_ln58_8_fu_9749_p2(11 downto 8),
      S(3) => \add_ln58_8_reg_15015[11]_i_2_n_4\,
      S(2) => \add_ln58_8_reg_15015[11]_i_3_n_4\,
      S(1) => \add_ln58_8_reg_15015[11]_i_4_n_4\,
      S(0) => \add_ln58_8_reg_15015[11]_i_5_n_4\
    );
\add_ln58_8_reg_15015_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(12),
      Q => add_ln58_8_reg_15015(12),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(13),
      Q => add_ln58_8_reg_15015(13),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(14),
      Q => add_ln58_8_reg_15015(14),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(15),
      Q => add_ln58_8_reg_15015(15),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_8_reg_15015_reg[11]_i_1_n_4\,
      CO(3) => \add_ln58_8_reg_15015_reg[15]_i_1_n_4\,
      CO(2) => \add_ln58_8_reg_15015_reg[15]_i_1_n_5\,
      CO(1) => \add_ln58_8_reg_15015_reg[15]_i_1_n_6\,
      CO(0) => \add_ln58_8_reg_15015_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(15 downto 12),
      O(3 downto 0) => add_ln58_8_fu_9749_p2(15 downto 12),
      S(3) => \add_ln58_8_reg_15015[15]_i_2_n_4\,
      S(2) => \add_ln58_8_reg_15015[15]_i_3_n_4\,
      S(1) => \add_ln58_8_reg_15015[15]_i_4_n_4\,
      S(0) => \add_ln58_8_reg_15015[15]_i_5_n_4\
    );
\add_ln58_8_reg_15015_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(16),
      Q => add_ln58_8_reg_15015(16),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(17),
      Q => add_ln58_8_reg_15015(17),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(18),
      Q => add_ln58_8_reg_15015(18),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(19),
      Q => add_ln58_8_reg_15015(19),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_8_reg_15015_reg[15]_i_1_n_4\,
      CO(3) => \add_ln58_8_reg_15015_reg[19]_i_1_n_4\,
      CO(2) => \add_ln58_8_reg_15015_reg[19]_i_1_n_5\,
      CO(1) => \add_ln58_8_reg_15015_reg[19]_i_1_n_6\,
      CO(0) => \add_ln58_8_reg_15015_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(19 downto 16),
      O(3 downto 0) => add_ln58_8_fu_9749_p2(19 downto 16),
      S(3) => \add_ln58_8_reg_15015[19]_i_2_n_4\,
      S(2) => \add_ln58_8_reg_15015[19]_i_3_n_4\,
      S(1) => \add_ln58_8_reg_15015[19]_i_4_n_4\,
      S(0) => \add_ln58_8_reg_15015[19]_i_5_n_4\
    );
\add_ln58_8_reg_15015_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(1),
      Q => add_ln58_8_reg_15015(1),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(20),
      Q => add_ln58_8_reg_15015(20),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(21),
      Q => add_ln58_8_reg_15015(21),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(22),
      Q => add_ln58_8_reg_15015(22),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(23),
      Q => add_ln58_8_reg_15015(23),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_8_reg_15015_reg[19]_i_1_n_4\,
      CO(3) => \add_ln58_8_reg_15015_reg[23]_i_1_n_4\,
      CO(2) => \add_ln58_8_reg_15015_reg[23]_i_1_n_5\,
      CO(1) => \add_ln58_8_reg_15015_reg[23]_i_1_n_6\,
      CO(0) => \add_ln58_8_reg_15015_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(23 downto 20),
      O(3 downto 0) => add_ln58_8_fu_9749_p2(23 downto 20),
      S(3) => \add_ln58_8_reg_15015[23]_i_2_n_4\,
      S(2) => \add_ln58_8_reg_15015[23]_i_3_n_4\,
      S(1) => \add_ln58_8_reg_15015[23]_i_4_n_4\,
      S(0) => \add_ln58_8_reg_15015[23]_i_5_n_4\
    );
\add_ln58_8_reg_15015_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(24),
      Q => add_ln58_8_reg_15015(24),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(25),
      Q => add_ln58_8_reg_15015(25),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(26),
      Q => add_ln58_8_reg_15015(26),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(27),
      Q => add_ln58_8_reg_15015(27),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_8_reg_15015_reg[23]_i_1_n_4\,
      CO(3) => \add_ln58_8_reg_15015_reg[27]_i_1_n_4\,
      CO(2) => \add_ln58_8_reg_15015_reg[27]_i_1_n_5\,
      CO(1) => \add_ln58_8_reg_15015_reg[27]_i_1_n_6\,
      CO(0) => \add_ln58_8_reg_15015_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(27 downto 24),
      O(3 downto 0) => add_ln58_8_fu_9749_p2(27 downto 24),
      S(3) => \add_ln58_8_reg_15015[27]_i_2_n_4\,
      S(2) => \add_ln58_8_reg_15015[27]_i_3_n_4\,
      S(1) => \add_ln58_8_reg_15015[27]_i_4_n_4\,
      S(0) => \add_ln58_8_reg_15015[27]_i_5_n_4\
    );
\add_ln58_8_reg_15015_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(28),
      Q => add_ln58_8_reg_15015(28),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(29),
      Q => add_ln58_8_reg_15015(29),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(2),
      Q => add_ln58_8_reg_15015(2),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(30),
      Q => add_ln58_8_reg_15015(30),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(31),
      Q => add_ln58_8_reg_15015(31),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_8_reg_15015_reg[27]_i_1_n_4\,
      CO(3) => \add_ln58_8_reg_15015_reg[31]_i_1_n_4\,
      CO(2) => \add_ln58_8_reg_15015_reg[31]_i_1_n_5\,
      CO(1) => \add_ln58_8_reg_15015_reg[31]_i_1_n_6\,
      CO(0) => \add_ln58_8_reg_15015_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(31 downto 28),
      O(3 downto 0) => add_ln58_8_fu_9749_p2(31 downto 28),
      S(3) => \add_ln58_8_reg_15015[31]_i_2_n_4\,
      S(2) => \add_ln58_8_reg_15015[31]_i_3_n_4\,
      S(1) => \add_ln58_8_reg_15015[31]_i_4_n_4\,
      S(0) => \add_ln58_8_reg_15015[31]_i_5_n_4\
    );
\add_ln58_8_reg_15015_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(32),
      Q => add_ln58_8_reg_15015(32),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(33),
      Q => add_ln58_8_reg_15015(33),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(34),
      Q => add_ln58_8_reg_15015(34),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(35),
      Q => add_ln58_8_reg_15015(35),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_8_reg_15015_reg[31]_i_1_n_4\,
      CO(3) => \add_ln58_8_reg_15015_reg[35]_i_1_n_4\,
      CO(2) => \add_ln58_8_reg_15015_reg[35]_i_1_n_5\,
      CO(1) => \add_ln58_8_reg_15015_reg[35]_i_1_n_6\,
      CO(0) => \add_ln58_8_reg_15015_reg[35]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(35 downto 32),
      O(3 downto 0) => add_ln58_8_fu_9749_p2(35 downto 32),
      S(3 downto 0) => phi_mul1_reg_4795(35 downto 32)
    );
\add_ln58_8_reg_15015_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(36),
      Q => add_ln58_8_reg_15015(36),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(37),
      Q => add_ln58_8_reg_15015(37),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(38),
      Q => add_ln58_8_reg_15015(38),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(39),
      Q => add_ln58_8_reg_15015(39),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_8_reg_15015_reg[35]_i_1_n_4\,
      CO(3) => \add_ln58_8_reg_15015_reg[39]_i_1_n_4\,
      CO(2) => \add_ln58_8_reg_15015_reg[39]_i_1_n_5\,
      CO(1) => \add_ln58_8_reg_15015_reg[39]_i_1_n_6\,
      CO(0) => \add_ln58_8_reg_15015_reg[39]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(39 downto 36),
      O(3 downto 0) => add_ln58_8_fu_9749_p2(39 downto 36),
      S(3 downto 0) => phi_mul1_reg_4795(39 downto 36)
    );
\add_ln58_8_reg_15015_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(3),
      Q => add_ln58_8_reg_15015(3),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln58_8_reg_15015_reg[3]_i_1_n_4\,
      CO(2) => \add_ln58_8_reg_15015_reg[3]_i_1_n_5\,
      CO(1) => \add_ln58_8_reg_15015_reg[3]_i_1_n_6\,
      CO(0) => \add_ln58_8_reg_15015_reg[3]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(3 downto 0),
      O(3 downto 0) => add_ln58_8_fu_9749_p2(3 downto 0),
      S(3) => \add_ln58_8_reg_15015[3]_i_2_n_4\,
      S(2) => \add_ln58_8_reg_15015[3]_i_3_n_4\,
      S(1) => \add_ln58_8_reg_15015[3]_i_4_n_4\,
      S(0) => \add_ln58_8_reg_15015[3]_i_5_n_4\
    );
\add_ln58_8_reg_15015_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(40),
      Q => add_ln58_8_reg_15015(40),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(41),
      Q => add_ln58_8_reg_15015(41),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(42),
      Q => add_ln58_8_reg_15015(42),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(43),
      Q => add_ln58_8_reg_15015(43),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_8_reg_15015_reg[39]_i_1_n_4\,
      CO(3) => \add_ln58_8_reg_15015_reg[43]_i_1_n_4\,
      CO(2) => \add_ln58_8_reg_15015_reg[43]_i_1_n_5\,
      CO(1) => \add_ln58_8_reg_15015_reg[43]_i_1_n_6\,
      CO(0) => \add_ln58_8_reg_15015_reg[43]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(43 downto 40),
      O(3 downto 0) => add_ln58_8_fu_9749_p2(43 downto 40),
      S(3 downto 0) => phi_mul1_reg_4795(43 downto 40)
    );
\add_ln58_8_reg_15015_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(44),
      Q => add_ln58_8_reg_15015(44),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(45),
      Q => add_ln58_8_reg_15015(45),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(46),
      Q => add_ln58_8_reg_15015(46),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(47),
      Q => add_ln58_8_reg_15015(47),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_8_reg_15015_reg[43]_i_1_n_4\,
      CO(3) => \add_ln58_8_reg_15015_reg[47]_i_1_n_4\,
      CO(2) => \add_ln58_8_reg_15015_reg[47]_i_1_n_5\,
      CO(1) => \add_ln58_8_reg_15015_reg[47]_i_1_n_6\,
      CO(0) => \add_ln58_8_reg_15015_reg[47]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(47 downto 44),
      O(3 downto 0) => add_ln58_8_fu_9749_p2(47 downto 44),
      S(3 downto 0) => phi_mul1_reg_4795(47 downto 44)
    );
\add_ln58_8_reg_15015_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(48),
      Q => add_ln58_8_reg_15015(48),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(49),
      Q => add_ln58_8_reg_15015(49),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(4),
      Q => add_ln58_8_reg_15015(4),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(50),
      Q => add_ln58_8_reg_15015(50),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(51),
      Q => add_ln58_8_reg_15015(51),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_8_reg_15015_reg[47]_i_1_n_4\,
      CO(3) => \add_ln58_8_reg_15015_reg[51]_i_1_n_4\,
      CO(2) => \add_ln58_8_reg_15015_reg[51]_i_1_n_5\,
      CO(1) => \add_ln58_8_reg_15015_reg[51]_i_1_n_6\,
      CO(0) => \add_ln58_8_reg_15015_reg[51]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(51 downto 48),
      O(3 downto 0) => add_ln58_8_fu_9749_p2(51 downto 48),
      S(3 downto 0) => phi_mul1_reg_4795(51 downto 48)
    );
\add_ln58_8_reg_15015_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(52),
      Q => add_ln58_8_reg_15015(52),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(53),
      Q => add_ln58_8_reg_15015(53),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(54),
      Q => add_ln58_8_reg_15015(54),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(55),
      Q => add_ln58_8_reg_15015(55),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_8_reg_15015_reg[51]_i_1_n_4\,
      CO(3) => \add_ln58_8_reg_15015_reg[55]_i_1_n_4\,
      CO(2) => \add_ln58_8_reg_15015_reg[55]_i_1_n_5\,
      CO(1) => \add_ln58_8_reg_15015_reg[55]_i_1_n_6\,
      CO(0) => \add_ln58_8_reg_15015_reg[55]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(55 downto 52),
      O(3 downto 0) => add_ln58_8_fu_9749_p2(55 downto 52),
      S(3 downto 0) => phi_mul1_reg_4795(55 downto 52)
    );
\add_ln58_8_reg_15015_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(56),
      Q => add_ln58_8_reg_15015(56),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(57),
      Q => add_ln58_8_reg_15015(57),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(58),
      Q => add_ln58_8_reg_15015(58),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(59),
      Q => add_ln58_8_reg_15015(59),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_8_reg_15015_reg[55]_i_1_n_4\,
      CO(3) => \add_ln58_8_reg_15015_reg[59]_i_1_n_4\,
      CO(2) => \add_ln58_8_reg_15015_reg[59]_i_1_n_5\,
      CO(1) => \add_ln58_8_reg_15015_reg[59]_i_1_n_6\,
      CO(0) => \add_ln58_8_reg_15015_reg[59]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(59 downto 56),
      O(3 downto 0) => add_ln58_8_fu_9749_p2(59 downto 56),
      S(3 downto 0) => phi_mul1_reg_4795(59 downto 56)
    );
\add_ln58_8_reg_15015_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(5),
      Q => add_ln58_8_reg_15015(5),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(60),
      Q => add_ln58_8_reg_15015(60),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(61),
      Q => add_ln58_8_reg_15015(61),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_8_reg_15015_reg[59]_i_1_n_4\,
      CO(3 downto 1) => \NLW_add_ln58_8_reg_15015_reg[61]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln58_8_reg_15015_reg[61]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phi_mul1_reg_4795(60),
      O(3 downto 2) => \NLW_add_ln58_8_reg_15015_reg[61]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln58_8_fu_9749_p2(61 downto 60),
      S(3 downto 2) => B"00",
      S(1 downto 0) => phi_mul1_reg_4795(61 downto 60)
    );
\add_ln58_8_reg_15015_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(6),
      Q => add_ln58_8_reg_15015(6),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(7),
      Q => add_ln58_8_reg_15015(7),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln58_8_reg_15015_reg[3]_i_1_n_4\,
      CO(3) => \add_ln58_8_reg_15015_reg[7]_i_1_n_4\,
      CO(2) => \add_ln58_8_reg_15015_reg[7]_i_1_n_5\,
      CO(1) => \add_ln58_8_reg_15015_reg[7]_i_1_n_6\,
      CO(0) => \add_ln58_8_reg_15015_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(7 downto 4),
      O(3 downto 0) => add_ln58_8_fu_9749_p2(7 downto 4),
      S(3) => \add_ln58_8_reg_15015[7]_i_2_n_4\,
      S(2) => \add_ln58_8_reg_15015[7]_i_3_n_4\,
      S(1) => \add_ln58_8_reg_15015[7]_i_4_n_4\,
      S(0) => \add_ln58_8_reg_15015[7]_i_5_n_4\
    );
\add_ln58_8_reg_15015_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(8),
      Q => add_ln58_8_reg_15015(8),
      R => '0'
    );
\add_ln58_8_reg_15015_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => add_ln58_8_fu_9749_p2(9),
      Q => add_ln58_8_reg_15015(9),
      R => '0'
    );
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
        port map (
      I0 => icmp_ln51_2_fu_9161_p2,
      I1 => ap_CS_fsm_state20,
      I2 => layer2_activations_6_U_n_67,
      I3 => layer2_activations_4_ce0_local,
      O => ap_NS_fsm(20)
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => icmp_ln51_3_fu_9177_p2,
      I1 => ap_CS_fsm_state21,
      I2 => ap_CS_fsm_state32,
      O => ap_NS_fsm(21)
    );
\ap_CS_fsm[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
        port map (
      I0 => icmp_ln51_4_fu_10330_p2,
      I1 => ap_CS_fsm_state36,
      I2 => icmp_ln55_2_fu_10379_p2,
      I3 => layer3_activations_ce0_local,
      O => ap_NS_fsm(36)
    );
\ap_CS_fsm[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => icmp_ln51_5_fu_10356_p2,
      I1 => ap_CS_fsm_state37,
      I2 => ap_CS_fsm_state48,
      O => ap_NS_fsm(37)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
        port map (
      I0 => icmp_ln51_fu_7734_p2,
      I1 => ap_CS_fsm_state4,
      I2 => layer1_activations_2_U_n_36,
      I3 => layer1_activations_2_ce0_local,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => icmp_ln51_1_fu_7750_p2,
      I1 => ap_CS_fsm_state5,
      I2 => ap_CS_fsm_state16,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[9]\,
      Q => \ap_CS_fsm_reg_n_4_[10]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[10]\,
      Q => \ap_CS_fsm_reg_n_4_[11]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[11]\,
      Q => \ap_CS_fsm_reg_n_4_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[12]\,
      Q => \ap_CS_fsm_reg_n_4_[13]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => ap_CS_fsm_state19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => ap_CS_fsm_state21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => layer2_activations_4_ce0_local,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => \ap_CS_fsm_reg_n_4_[23]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[23]\,
      Q => \ap_CS_fsm_reg_n_4_[24]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[24]\,
      Q => \ap_CS_fsm_reg_n_4_[25]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[25]\,
      Q => \ap_CS_fsm_reg_n_4_[26]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[26]\,
      Q => \ap_CS_fsm_reg_n_4_[27]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[27]\,
      Q => \ap_CS_fsm_reg_n_4_[28]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[28]\,
      Q => \ap_CS_fsm_reg_n_4_[29]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(30),
      Q => ap_CS_fsm_state31,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(31),
      Q => ap_CS_fsm_state32,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(32),
      Q => ap_CS_fsm_state33,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(33),
      Q => ap_CS_fsm_state34,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(34),
      Q => ap_CS_fsm_state35,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(35),
      Q => ap_CS_fsm_state36,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(36),
      Q => ap_CS_fsm_state37,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(37),
      Q => layer3_activations_ce0_local,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(38),
      Q => ap_CS_fsm_state39,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(39),
      Q => \ap_CS_fsm_reg_n_4_[39]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[39]\,
      Q => \ap_CS_fsm_reg_n_4_[40]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[40]\,
      Q => \ap_CS_fsm_reg_n_4_[41]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[41]\,
      Q => \ap_CS_fsm_reg_n_4_[42]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[42]\,
      Q => \ap_CS_fsm_reg_n_4_[43]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[43]\,
      Q => \ap_CS_fsm_reg_n_4_[44]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[44]\,
      Q => \ap_CS_fsm_reg_n_4_[45]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(46),
      Q => ap_CS_fsm_state47,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(47),
      Q => ap_CS_fsm_state48,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(48),
      Q => ap_CS_fsm_state49,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(49),
      Q => ap_CS_fsm_state50,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(50),
      Q => ap_CS_fsm_state51,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(51),
      Q => ap_CS_fsm_state52,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => layer1_activations_2_ce0_local,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => \ap_CS_fsm_reg_n_4_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[7]\,
      Q => \ap_CS_fsm_reg_n_4_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[8]\,
      Q => \ap_CS_fsm_reg_n_4_[9]\,
      R => ap_rst_n_inv
    );
\bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \bus_read/fifo_burst/raddr_reg\(0),
      A1 => \bus_read/fifo_burst/raddr_reg\(1),
      A2 => \bus_read/fifo_burst/raddr_reg\(2),
      A3 => \bus_read/fifo_burst/raddr_reg\(3),
      CE => \bus_read/fifo_burst/push\,
      CLK => ap_clk,
      D => \bus_read/ost_ctrl_info\,
      Q => \bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_4\
    );
\cnt_2_reg_4783[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_1_read_reg_15026(20),
      I1 => gmem_addr_1_read_reg_15026(19),
      I2 => gmem_addr_1_read_reg_15026(18),
      O => \cnt_2_reg_4783[0]_i_10_n_4\
    );
\cnt_2_reg_4783[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_1_read_reg_15026(17),
      I1 => gmem_addr_1_read_reg_15026(16),
      I2 => gmem_addr_1_read_reg_15026(15),
      O => \cnt_2_reg_4783[0]_i_11_n_4\
    );
\cnt_2_reg_4783[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_1_read_reg_15026(14),
      I1 => gmem_addr_1_read_reg_15026(13),
      I2 => gmem_addr_1_read_reg_15026(12),
      O => \cnt_2_reg_4783[0]_i_12_n_4\
    );
\cnt_2_reg_4783[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_1_read_reg_15026(11),
      I1 => gmem_addr_1_read_reg_15026(10),
      I2 => gmem_addr_1_read_reg_15026(9),
      O => \cnt_2_reg_4783[0]_i_13_n_4\
    );
\cnt_2_reg_4783[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_1_read_reg_15026(8),
      I1 => gmem_addr_1_read_reg_15026(7),
      I2 => gmem_addr_1_read_reg_15026(6),
      O => \cnt_2_reg_4783[0]_i_14_n_4\
    );
\cnt_2_reg_4783[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_1_read_reg_15026(5),
      I1 => gmem_addr_1_read_reg_15026(4),
      I2 => gmem_addr_1_read_reg_15026(3),
      O => \cnt_2_reg_4783[0]_i_15_n_4\
    );
\cnt_2_reg_4783[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => a_assign_1_reg_15010(0),
      I1 => gmem_addr_1_read_reg_15026(0),
      I2 => gmem_addr_1_read_reg_15026(2),
      I3 => gmem_addr_1_read_reg_15026(1),
      O => \cnt_2_reg_4783[0]_i_16_n_4\
    );
\cnt_2_reg_4783[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_2_reg_4783_reg[0]_i_2_n_5\,
      I1 => cnt_2_reg_4783_reg(0),
      O => \cnt_2_reg_4783[0]_i_3_n_4\
    );
\cnt_2_reg_4783[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gmem_addr_1_read_reg_15026(30),
      I1 => gmem_addr_1_read_reg_15026(31),
      O => \cnt_2_reg_4783[0]_i_5_n_4\
    );
\cnt_2_reg_4783[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_1_read_reg_15026(29),
      I1 => gmem_addr_1_read_reg_15026(28),
      I2 => gmem_addr_1_read_reg_15026(27),
      O => \cnt_2_reg_4783[0]_i_6_n_4\
    );
\cnt_2_reg_4783[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_1_read_reg_15026(26),
      I1 => gmem_addr_1_read_reg_15026(25),
      I2 => gmem_addr_1_read_reg_15026(24),
      O => \cnt_2_reg_4783[0]_i_7_n_4\
    );
\cnt_2_reg_4783[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_1_read_reg_15026(23),
      I1 => gmem_addr_1_read_reg_15026(22),
      I2 => gmem_addr_1_read_reg_15026(21),
      O => \cnt_2_reg_4783[0]_i_9_n_4\
    );
\cnt_2_reg_4783_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[0]_i_1_n_11\,
      Q => cnt_2_reg_4783_reg(0),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_2_reg_4783_reg[0]_i_1_n_4\,
      CO(2) => \cnt_2_reg_4783_reg[0]_i_1_n_5\,
      CO(1) => \cnt_2_reg_4783_reg[0]_i_1_n_6\,
      CO(0) => \cnt_2_reg_4783_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \cnt_2_reg_4783_reg[0]_i_2_n_5\,
      O(3) => \cnt_2_reg_4783_reg[0]_i_1_n_8\,
      O(2) => \cnt_2_reg_4783_reg[0]_i_1_n_9\,
      O(1) => \cnt_2_reg_4783_reg[0]_i_1_n_10\,
      O(0) => \cnt_2_reg_4783_reg[0]_i_1_n_11\,
      S(3 downto 1) => cnt_2_reg_4783_reg(3 downto 1),
      S(0) => \cnt_2_reg_4783[0]_i_3_n_4\
    );
\cnt_2_reg_4783_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_2_reg_4783_reg[0]_i_4_n_4\,
      CO(3) => \NLW_cnt_2_reg_4783_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \cnt_2_reg_4783_reg[0]_i_2_n_5\,
      CO(1) => \cnt_2_reg_4783_reg[0]_i_2_n_6\,
      CO(0) => \cnt_2_reg_4783_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cnt_2_reg_4783_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \cnt_2_reg_4783[0]_i_5_n_4\,
      S(1) => \cnt_2_reg_4783[0]_i_6_n_4\,
      S(0) => \cnt_2_reg_4783[0]_i_7_n_4\
    );
\cnt_2_reg_4783_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_2_reg_4783_reg[0]_i_8_n_4\,
      CO(3) => \cnt_2_reg_4783_reg[0]_i_4_n_4\,
      CO(2) => \cnt_2_reg_4783_reg[0]_i_4_n_5\,
      CO(1) => \cnt_2_reg_4783_reg[0]_i_4_n_6\,
      CO(0) => \cnt_2_reg_4783_reg[0]_i_4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cnt_2_reg_4783_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \cnt_2_reg_4783[0]_i_9_n_4\,
      S(2) => \cnt_2_reg_4783[0]_i_10_n_4\,
      S(1) => \cnt_2_reg_4783[0]_i_11_n_4\,
      S(0) => \cnt_2_reg_4783[0]_i_12_n_4\
    );
\cnt_2_reg_4783_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_2_reg_4783_reg[0]_i_8_n_4\,
      CO(2) => \cnt_2_reg_4783_reg[0]_i_8_n_5\,
      CO(1) => \cnt_2_reg_4783_reg[0]_i_8_n_6\,
      CO(0) => \cnt_2_reg_4783_reg[0]_i_8_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cnt_2_reg_4783_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \cnt_2_reg_4783[0]_i_13_n_4\,
      S(2) => \cnt_2_reg_4783[0]_i_14_n_4\,
      S(1) => \cnt_2_reg_4783[0]_i_15_n_4\,
      S(0) => \cnt_2_reg_4783[0]_i_16_n_4\
    );
\cnt_2_reg_4783_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[8]_i_1_n_9\,
      Q => cnt_2_reg_4783_reg(10),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[8]_i_1_n_8\,
      Q => cnt_2_reg_4783_reg(11),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[12]_i_1_n_11\,
      Q => cnt_2_reg_4783_reg(12),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_2_reg_4783_reg[8]_i_1_n_4\,
      CO(3) => \cnt_2_reg_4783_reg[12]_i_1_n_4\,
      CO(2) => \cnt_2_reg_4783_reg[12]_i_1_n_5\,
      CO(1) => \cnt_2_reg_4783_reg[12]_i_1_n_6\,
      CO(0) => \cnt_2_reg_4783_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_2_reg_4783_reg[12]_i_1_n_8\,
      O(2) => \cnt_2_reg_4783_reg[12]_i_1_n_9\,
      O(1) => \cnt_2_reg_4783_reg[12]_i_1_n_10\,
      O(0) => \cnt_2_reg_4783_reg[12]_i_1_n_11\,
      S(3 downto 0) => cnt_2_reg_4783_reg(15 downto 12)
    );
\cnt_2_reg_4783_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[12]_i_1_n_10\,
      Q => cnt_2_reg_4783_reg(13),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[12]_i_1_n_9\,
      Q => cnt_2_reg_4783_reg(14),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[12]_i_1_n_8\,
      Q => cnt_2_reg_4783_reg(15),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[16]_i_1_n_11\,
      Q => cnt_2_reg_4783_reg(16),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_2_reg_4783_reg[12]_i_1_n_4\,
      CO(3) => \cnt_2_reg_4783_reg[16]_i_1_n_4\,
      CO(2) => \cnt_2_reg_4783_reg[16]_i_1_n_5\,
      CO(1) => \cnt_2_reg_4783_reg[16]_i_1_n_6\,
      CO(0) => \cnt_2_reg_4783_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_2_reg_4783_reg[16]_i_1_n_8\,
      O(2) => \cnt_2_reg_4783_reg[16]_i_1_n_9\,
      O(1) => \cnt_2_reg_4783_reg[16]_i_1_n_10\,
      O(0) => \cnt_2_reg_4783_reg[16]_i_1_n_11\,
      S(3 downto 0) => cnt_2_reg_4783_reg(19 downto 16)
    );
\cnt_2_reg_4783_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[16]_i_1_n_10\,
      Q => cnt_2_reg_4783_reg(17),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[16]_i_1_n_9\,
      Q => cnt_2_reg_4783_reg(18),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[16]_i_1_n_8\,
      Q => cnt_2_reg_4783_reg(19),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[0]_i_1_n_10\,
      Q => cnt_2_reg_4783_reg(1),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[20]_i_1_n_11\,
      Q => cnt_2_reg_4783_reg(20),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_2_reg_4783_reg[16]_i_1_n_4\,
      CO(3) => \cnt_2_reg_4783_reg[20]_i_1_n_4\,
      CO(2) => \cnt_2_reg_4783_reg[20]_i_1_n_5\,
      CO(1) => \cnt_2_reg_4783_reg[20]_i_1_n_6\,
      CO(0) => \cnt_2_reg_4783_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_2_reg_4783_reg[20]_i_1_n_8\,
      O(2) => \cnt_2_reg_4783_reg[20]_i_1_n_9\,
      O(1) => \cnt_2_reg_4783_reg[20]_i_1_n_10\,
      O(0) => \cnt_2_reg_4783_reg[20]_i_1_n_11\,
      S(3 downto 0) => cnt_2_reg_4783_reg(23 downto 20)
    );
\cnt_2_reg_4783_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[20]_i_1_n_10\,
      Q => cnt_2_reg_4783_reg(21),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[20]_i_1_n_9\,
      Q => cnt_2_reg_4783_reg(22),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[20]_i_1_n_8\,
      Q => cnt_2_reg_4783_reg(23),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[24]_i_1_n_11\,
      Q => cnt_2_reg_4783_reg(24),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_2_reg_4783_reg[20]_i_1_n_4\,
      CO(3) => \cnt_2_reg_4783_reg[24]_i_1_n_4\,
      CO(2) => \cnt_2_reg_4783_reg[24]_i_1_n_5\,
      CO(1) => \cnt_2_reg_4783_reg[24]_i_1_n_6\,
      CO(0) => \cnt_2_reg_4783_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_2_reg_4783_reg[24]_i_1_n_8\,
      O(2) => \cnt_2_reg_4783_reg[24]_i_1_n_9\,
      O(1) => \cnt_2_reg_4783_reg[24]_i_1_n_10\,
      O(0) => \cnt_2_reg_4783_reg[24]_i_1_n_11\,
      S(3 downto 0) => cnt_2_reg_4783_reg(27 downto 24)
    );
\cnt_2_reg_4783_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[24]_i_1_n_10\,
      Q => cnt_2_reg_4783_reg(25),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[24]_i_1_n_9\,
      Q => cnt_2_reg_4783_reg(26),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[24]_i_1_n_8\,
      Q => cnt_2_reg_4783_reg(27),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[28]_i_1_n_11\,
      Q => cnt_2_reg_4783_reg(28),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_2_reg_4783_reg[24]_i_1_n_4\,
      CO(3 downto 2) => \NLW_cnt_2_reg_4783_reg[28]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cnt_2_reg_4783_reg[28]_i_1_n_6\,
      CO(0) => \cnt_2_reg_4783_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cnt_2_reg_4783_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \cnt_2_reg_4783_reg[28]_i_1_n_9\,
      O(1) => \cnt_2_reg_4783_reg[28]_i_1_n_10\,
      O(0) => \cnt_2_reg_4783_reg[28]_i_1_n_11\,
      S(3) => '0',
      S(2 downto 0) => cnt_2_reg_4783_reg(30 downto 28)
    );
\cnt_2_reg_4783_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[28]_i_1_n_10\,
      Q => cnt_2_reg_4783_reg(29),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[0]_i_1_n_9\,
      Q => cnt_2_reg_4783_reg(2),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[28]_i_1_n_9\,
      Q => cnt_2_reg_4783_reg(30),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[0]_i_1_n_8\,
      Q => cnt_2_reg_4783_reg(3),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[4]_i_1_n_11\,
      Q => cnt_2_reg_4783_reg(4),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_2_reg_4783_reg[0]_i_1_n_4\,
      CO(3) => \cnt_2_reg_4783_reg[4]_i_1_n_4\,
      CO(2) => \cnt_2_reg_4783_reg[4]_i_1_n_5\,
      CO(1) => \cnt_2_reg_4783_reg[4]_i_1_n_6\,
      CO(0) => \cnt_2_reg_4783_reg[4]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_2_reg_4783_reg[4]_i_1_n_8\,
      O(2) => \cnt_2_reg_4783_reg[4]_i_1_n_9\,
      O(1) => \cnt_2_reg_4783_reg[4]_i_1_n_10\,
      O(0) => \cnt_2_reg_4783_reg[4]_i_1_n_11\,
      S(3 downto 0) => cnt_2_reg_4783_reg(7 downto 4)
    );
\cnt_2_reg_4783_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[4]_i_1_n_10\,
      Q => cnt_2_reg_4783_reg(5),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[4]_i_1_n_9\,
      Q => cnt_2_reg_4783_reg(6),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[4]_i_1_n_8\,
      Q => cnt_2_reg_4783_reg(7),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[8]_i_1_n_11\,
      Q => cnt_2_reg_4783_reg(8),
      R => cnt_2_reg_4783
    );
\cnt_2_reg_4783_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_2_reg_4783_reg[4]_i_1_n_4\,
      CO(3) => \cnt_2_reg_4783_reg[8]_i_1_n_4\,
      CO(2) => \cnt_2_reg_4783_reg[8]_i_1_n_5\,
      CO(1) => \cnt_2_reg_4783_reg[8]_i_1_n_6\,
      CO(0) => \cnt_2_reg_4783_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_2_reg_4783_reg[8]_i_1_n_8\,
      O(2) => \cnt_2_reg_4783_reg[8]_i_1_n_9\,
      O(1) => \cnt_2_reg_4783_reg[8]_i_1_n_10\,
      O(0) => \cnt_2_reg_4783_reg[8]_i_1_n_11\,
      S(3 downto 0) => cnt_2_reg_4783_reg(11 downto 8)
    );
\cnt_2_reg_4783_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \cnt_2_reg_4783_reg[8]_i_1_n_10\,
      Q => cnt_2_reg_4783_reg(9),
      R => cnt_2_reg_4783
    );
\cnt_4_reg_6353[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_2_read_reg_15104(20),
      I1 => gmem_addr_2_read_reg_15104(19),
      I2 => gmem_addr_2_read_reg_15104(18),
      O => \cnt_4_reg_6353[0]_i_10_n_4\
    );
\cnt_4_reg_6353[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_2_read_reg_15104(17),
      I1 => gmem_addr_2_read_reg_15104(16),
      I2 => gmem_addr_2_read_reg_15104(15),
      O => \cnt_4_reg_6353[0]_i_11_n_4\
    );
\cnt_4_reg_6353[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_2_read_reg_15104(14),
      I1 => gmem_addr_2_read_reg_15104(13),
      I2 => gmem_addr_2_read_reg_15104(12),
      O => \cnt_4_reg_6353[0]_i_12_n_4\
    );
\cnt_4_reg_6353[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_2_read_reg_15104(11),
      I1 => gmem_addr_2_read_reg_15104(10),
      I2 => gmem_addr_2_read_reg_15104(9),
      O => \cnt_4_reg_6353[0]_i_13_n_4\
    );
\cnt_4_reg_6353[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_2_read_reg_15104(8),
      I1 => gmem_addr_2_read_reg_15104(7),
      I2 => gmem_addr_2_read_reg_15104(6),
      O => \cnt_4_reg_6353[0]_i_14_n_4\
    );
\cnt_4_reg_6353[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_2_read_reg_15104(5),
      I1 => gmem_addr_2_read_reg_15104(4),
      I2 => gmem_addr_2_read_reg_15104(3),
      O => \cnt_4_reg_6353[0]_i_15_n_4\
    );
\cnt_4_reg_6353[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => a_assign_2_reg_15088(0),
      I1 => gmem_addr_2_read_reg_15104(0),
      I2 => gmem_addr_2_read_reg_15104(2),
      I3 => gmem_addr_2_read_reg_15104(1),
      O => \cnt_4_reg_6353[0]_i_16_n_4\
    );
\cnt_4_reg_6353[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_4_reg_6353_reg[0]_i_2_n_5\,
      I1 => cnt_4_reg_6353_reg(0),
      O => \cnt_4_reg_6353[0]_i_3_n_4\
    );
\cnt_4_reg_6353[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gmem_addr_2_read_reg_15104(30),
      I1 => gmem_addr_2_read_reg_15104(31),
      O => \cnt_4_reg_6353[0]_i_5_n_4\
    );
\cnt_4_reg_6353[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_2_read_reg_15104(29),
      I1 => gmem_addr_2_read_reg_15104(28),
      I2 => gmem_addr_2_read_reg_15104(27),
      O => \cnt_4_reg_6353[0]_i_6_n_4\
    );
\cnt_4_reg_6353[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_2_read_reg_15104(26),
      I1 => gmem_addr_2_read_reg_15104(25),
      I2 => gmem_addr_2_read_reg_15104(24),
      O => \cnt_4_reg_6353[0]_i_7_n_4\
    );
\cnt_4_reg_6353[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_2_read_reg_15104(23),
      I1 => gmem_addr_2_read_reg_15104(22),
      I2 => gmem_addr_2_read_reg_15104(21),
      O => \cnt_4_reg_6353[0]_i_9_n_4\
    );
\cnt_4_reg_6353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[0]_i_1_n_11\,
      Q => cnt_4_reg_6353_reg(0),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_4_reg_6353_reg[0]_i_1_n_4\,
      CO(2) => \cnt_4_reg_6353_reg[0]_i_1_n_5\,
      CO(1) => \cnt_4_reg_6353_reg[0]_i_1_n_6\,
      CO(0) => \cnt_4_reg_6353_reg[0]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \cnt_4_reg_6353_reg[0]_i_2_n_5\,
      O(3) => \cnt_4_reg_6353_reg[0]_i_1_n_8\,
      O(2) => \cnt_4_reg_6353_reg[0]_i_1_n_9\,
      O(1) => \cnt_4_reg_6353_reg[0]_i_1_n_10\,
      O(0) => \cnt_4_reg_6353_reg[0]_i_1_n_11\,
      S(3 downto 1) => cnt_4_reg_6353_reg(3 downto 1),
      S(0) => \cnt_4_reg_6353[0]_i_3_n_4\
    );
\cnt_4_reg_6353_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_4_reg_6353_reg[0]_i_4_n_4\,
      CO(3) => \NLW_cnt_4_reg_6353_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \cnt_4_reg_6353_reg[0]_i_2_n_5\,
      CO(1) => \cnt_4_reg_6353_reg[0]_i_2_n_6\,
      CO(0) => \cnt_4_reg_6353_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cnt_4_reg_6353_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \cnt_4_reg_6353[0]_i_5_n_4\,
      S(1) => \cnt_4_reg_6353[0]_i_6_n_4\,
      S(0) => \cnt_4_reg_6353[0]_i_7_n_4\
    );
\cnt_4_reg_6353_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_4_reg_6353_reg[0]_i_8_n_4\,
      CO(3) => \cnt_4_reg_6353_reg[0]_i_4_n_4\,
      CO(2) => \cnt_4_reg_6353_reg[0]_i_4_n_5\,
      CO(1) => \cnt_4_reg_6353_reg[0]_i_4_n_6\,
      CO(0) => \cnt_4_reg_6353_reg[0]_i_4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cnt_4_reg_6353_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \cnt_4_reg_6353[0]_i_9_n_4\,
      S(2) => \cnt_4_reg_6353[0]_i_10_n_4\,
      S(1) => \cnt_4_reg_6353[0]_i_11_n_4\,
      S(0) => \cnt_4_reg_6353[0]_i_12_n_4\
    );
\cnt_4_reg_6353_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_4_reg_6353_reg[0]_i_8_n_4\,
      CO(2) => \cnt_4_reg_6353_reg[0]_i_8_n_5\,
      CO(1) => \cnt_4_reg_6353_reg[0]_i_8_n_6\,
      CO(0) => \cnt_4_reg_6353_reg[0]_i_8_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cnt_4_reg_6353_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \cnt_4_reg_6353[0]_i_13_n_4\,
      S(2) => \cnt_4_reg_6353[0]_i_14_n_4\,
      S(1) => \cnt_4_reg_6353[0]_i_15_n_4\,
      S(0) => \cnt_4_reg_6353[0]_i_16_n_4\
    );
\cnt_4_reg_6353_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[8]_i_1_n_9\,
      Q => cnt_4_reg_6353_reg(10),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[8]_i_1_n_8\,
      Q => cnt_4_reg_6353_reg(11),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[12]_i_1_n_11\,
      Q => cnt_4_reg_6353_reg(12),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_4_reg_6353_reg[8]_i_1_n_4\,
      CO(3) => \cnt_4_reg_6353_reg[12]_i_1_n_4\,
      CO(2) => \cnt_4_reg_6353_reg[12]_i_1_n_5\,
      CO(1) => \cnt_4_reg_6353_reg[12]_i_1_n_6\,
      CO(0) => \cnt_4_reg_6353_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_4_reg_6353_reg[12]_i_1_n_8\,
      O(2) => \cnt_4_reg_6353_reg[12]_i_1_n_9\,
      O(1) => \cnt_4_reg_6353_reg[12]_i_1_n_10\,
      O(0) => \cnt_4_reg_6353_reg[12]_i_1_n_11\,
      S(3 downto 0) => cnt_4_reg_6353_reg(15 downto 12)
    );
\cnt_4_reg_6353_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[12]_i_1_n_10\,
      Q => cnt_4_reg_6353_reg(13),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[12]_i_1_n_9\,
      Q => cnt_4_reg_6353_reg(14),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[12]_i_1_n_8\,
      Q => cnt_4_reg_6353_reg(15),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[16]_i_1_n_11\,
      Q => cnt_4_reg_6353_reg(16),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_4_reg_6353_reg[12]_i_1_n_4\,
      CO(3) => \cnt_4_reg_6353_reg[16]_i_1_n_4\,
      CO(2) => \cnt_4_reg_6353_reg[16]_i_1_n_5\,
      CO(1) => \cnt_4_reg_6353_reg[16]_i_1_n_6\,
      CO(0) => \cnt_4_reg_6353_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_4_reg_6353_reg[16]_i_1_n_8\,
      O(2) => \cnt_4_reg_6353_reg[16]_i_1_n_9\,
      O(1) => \cnt_4_reg_6353_reg[16]_i_1_n_10\,
      O(0) => \cnt_4_reg_6353_reg[16]_i_1_n_11\,
      S(3 downto 0) => cnt_4_reg_6353_reg(19 downto 16)
    );
\cnt_4_reg_6353_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[16]_i_1_n_10\,
      Q => cnt_4_reg_6353_reg(17),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[16]_i_1_n_9\,
      Q => cnt_4_reg_6353_reg(18),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[16]_i_1_n_8\,
      Q => cnt_4_reg_6353_reg(19),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[0]_i_1_n_10\,
      Q => cnt_4_reg_6353_reg(1),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[20]_i_1_n_11\,
      Q => cnt_4_reg_6353_reg(20),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_4_reg_6353_reg[16]_i_1_n_4\,
      CO(3) => \cnt_4_reg_6353_reg[20]_i_1_n_4\,
      CO(2) => \cnt_4_reg_6353_reg[20]_i_1_n_5\,
      CO(1) => \cnt_4_reg_6353_reg[20]_i_1_n_6\,
      CO(0) => \cnt_4_reg_6353_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_4_reg_6353_reg[20]_i_1_n_8\,
      O(2) => \cnt_4_reg_6353_reg[20]_i_1_n_9\,
      O(1) => \cnt_4_reg_6353_reg[20]_i_1_n_10\,
      O(0) => \cnt_4_reg_6353_reg[20]_i_1_n_11\,
      S(3 downto 0) => cnt_4_reg_6353_reg(23 downto 20)
    );
\cnt_4_reg_6353_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[20]_i_1_n_10\,
      Q => cnt_4_reg_6353_reg(21),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[20]_i_1_n_9\,
      Q => cnt_4_reg_6353_reg(22),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[20]_i_1_n_8\,
      Q => cnt_4_reg_6353_reg(23),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[24]_i_1_n_11\,
      Q => cnt_4_reg_6353_reg(24),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_4_reg_6353_reg[20]_i_1_n_4\,
      CO(3) => \cnt_4_reg_6353_reg[24]_i_1_n_4\,
      CO(2) => \cnt_4_reg_6353_reg[24]_i_1_n_5\,
      CO(1) => \cnt_4_reg_6353_reg[24]_i_1_n_6\,
      CO(0) => \cnt_4_reg_6353_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_4_reg_6353_reg[24]_i_1_n_8\,
      O(2) => \cnt_4_reg_6353_reg[24]_i_1_n_9\,
      O(1) => \cnt_4_reg_6353_reg[24]_i_1_n_10\,
      O(0) => \cnt_4_reg_6353_reg[24]_i_1_n_11\,
      S(3 downto 0) => cnt_4_reg_6353_reg(27 downto 24)
    );
\cnt_4_reg_6353_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[24]_i_1_n_10\,
      Q => cnt_4_reg_6353_reg(25),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[24]_i_1_n_9\,
      Q => cnt_4_reg_6353_reg(26),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[24]_i_1_n_8\,
      Q => cnt_4_reg_6353_reg(27),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[28]_i_1_n_11\,
      Q => cnt_4_reg_6353_reg(28),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_4_reg_6353_reg[24]_i_1_n_4\,
      CO(3 downto 2) => \NLW_cnt_4_reg_6353_reg[28]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cnt_4_reg_6353_reg[28]_i_1_n_6\,
      CO(0) => \cnt_4_reg_6353_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cnt_4_reg_6353_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \cnt_4_reg_6353_reg[28]_i_1_n_9\,
      O(1) => \cnt_4_reg_6353_reg[28]_i_1_n_10\,
      O(0) => \cnt_4_reg_6353_reg[28]_i_1_n_11\,
      S(3) => '0',
      S(2 downto 0) => cnt_4_reg_6353_reg(30 downto 28)
    );
\cnt_4_reg_6353_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[28]_i_1_n_10\,
      Q => cnt_4_reg_6353_reg(29),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[0]_i_1_n_9\,
      Q => cnt_4_reg_6353_reg(2),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[28]_i_1_n_9\,
      Q => cnt_4_reg_6353_reg(30),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[0]_i_1_n_8\,
      Q => cnt_4_reg_6353_reg(3),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[4]_i_1_n_11\,
      Q => cnt_4_reg_6353_reg(4),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_4_reg_6353_reg[0]_i_1_n_4\,
      CO(3) => \cnt_4_reg_6353_reg[4]_i_1_n_4\,
      CO(2) => \cnt_4_reg_6353_reg[4]_i_1_n_5\,
      CO(1) => \cnt_4_reg_6353_reg[4]_i_1_n_6\,
      CO(0) => \cnt_4_reg_6353_reg[4]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_4_reg_6353_reg[4]_i_1_n_8\,
      O(2) => \cnt_4_reg_6353_reg[4]_i_1_n_9\,
      O(1) => \cnt_4_reg_6353_reg[4]_i_1_n_10\,
      O(0) => \cnt_4_reg_6353_reg[4]_i_1_n_11\,
      S(3 downto 0) => cnt_4_reg_6353_reg(7 downto 4)
    );
\cnt_4_reg_6353_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[4]_i_1_n_10\,
      Q => cnt_4_reg_6353_reg(5),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[4]_i_1_n_9\,
      Q => cnt_4_reg_6353_reg(6),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[4]_i_1_n_8\,
      Q => cnt_4_reg_6353_reg(7),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[8]_i_1_n_11\,
      Q => cnt_4_reg_6353_reg(8),
      R => cnt_4_reg_6353
    );
\cnt_4_reg_6353_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_4_reg_6353_reg[4]_i_1_n_4\,
      CO(3) => \cnt_4_reg_6353_reg[8]_i_1_n_4\,
      CO(2) => \cnt_4_reg_6353_reg[8]_i_1_n_5\,
      CO(1) => \cnt_4_reg_6353_reg[8]_i_1_n_6\,
      CO(0) => \cnt_4_reg_6353_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_4_reg_6353_reg[8]_i_1_n_8\,
      O(2) => \cnt_4_reg_6353_reg[8]_i_1_n_9\,
      O(1) => \cnt_4_reg_6353_reg[8]_i_1_n_10\,
      O(0) => \cnt_4_reg_6353_reg[8]_i_1_n_11\,
      S(3 downto 0) => cnt_4_reg_6353_reg(11 downto 8)
    );
\cnt_4_reg_6353_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \cnt_4_reg_6353_reg[8]_i_1_n_10\,
      Q => cnt_4_reg_6353_reg(9),
      R => cnt_4_reg_6353
    );
\cnt_reg_3213[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => cnt_reg_3213_reg(0),
      O => cnt_1_fu_8643_p2(0)
    );
\cnt_reg_3213[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \in\,
      I1 => cnt_reg_3213_reg(0),
      I2 => cnt_reg_3213_reg(1),
      O => cnt_1_fu_8643_p2(1)
    );
\cnt_reg_3213[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cnt_reg_3213_reg(0),
      I1 => \in\,
      I2 => cnt_reg_3213_reg(1),
      I3 => cnt_reg_3213_reg(2),
      O => cnt_1_fu_8643_p2(2)
    );
\cnt_reg_3213[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => cnt_reg_3213_reg(1),
      I1 => \in\,
      I2 => cnt_reg_3213_reg(0),
      I3 => cnt_reg_3213_reg(2),
      I4 => cnt_reg_3213_reg(3),
      O => cnt_1_fu_8643_p2(3)
    );
\cnt_reg_3213[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => cnt_reg_3213_reg(2),
      I1 => cnt_reg_3213_reg(0),
      I2 => \in\,
      I3 => cnt_reg_3213_reg(1),
      I4 => cnt_reg_3213_reg(3),
      I5 => cnt_reg_3213_reg(4),
      O => cnt_1_fu_8643_p2(4)
    );
\cnt_reg_3213[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_read_reg_14951(17),
      I1 => gmem_addr_read_reg_14951(16),
      I2 => gmem_addr_read_reg_14951(15),
      O => \cnt_reg_3213[4]_i_10_n_4\
    );
\cnt_reg_3213[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_read_reg_14951(14),
      I1 => gmem_addr_read_reg_14951(13),
      I2 => gmem_addr_read_reg_14951(12),
      O => \cnt_reg_3213[4]_i_11_n_4\
    );
\cnt_reg_3213[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_read_reg_14951(11),
      I1 => gmem_addr_read_reg_14951(10),
      I2 => gmem_addr_read_reg_14951(9),
      O => \cnt_reg_3213[4]_i_12_n_4\
    );
\cnt_reg_3213[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_read_reg_14951(8),
      I1 => gmem_addr_read_reg_14951(7),
      I2 => gmem_addr_read_reg_14951(6),
      O => \cnt_reg_3213[4]_i_13_n_4\
    );
\cnt_reg_3213[4]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_read_reg_14951(5),
      I1 => gmem_addr_read_reg_14951(4),
      I2 => gmem_addr_read_reg_14951(3),
      O => \cnt_reg_3213[4]_i_14_n_4\
    );
\cnt_reg_3213[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => a_assign_reg_14935(0),
      I1 => gmem_addr_read_reg_14951(0),
      I2 => gmem_addr_read_reg_14951(2),
      I3 => gmem_addr_read_reg_14951(1),
      O => \cnt_reg_3213[4]_i_15_n_4\
    );
\cnt_reg_3213[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gmem_addr_read_reg_14951(30),
      I1 => gmem_addr_read_reg_14951(31),
      O => \cnt_reg_3213[4]_i_4_n_4\
    );
\cnt_reg_3213[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_read_reg_14951(29),
      I1 => gmem_addr_read_reg_14951(28),
      I2 => gmem_addr_read_reg_14951(27),
      O => \cnt_reg_3213[4]_i_5_n_4\
    );
\cnt_reg_3213[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_read_reg_14951(26),
      I1 => gmem_addr_read_reg_14951(25),
      I2 => gmem_addr_read_reg_14951(24),
      O => \cnt_reg_3213[4]_i_6_n_4\
    );
\cnt_reg_3213[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_read_reg_14951(23),
      I1 => gmem_addr_read_reg_14951(22),
      I2 => gmem_addr_read_reg_14951(21),
      O => \cnt_reg_3213[4]_i_8_n_4\
    );
\cnt_reg_3213[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => gmem_addr_read_reg_14951(20),
      I1 => gmem_addr_read_reg_14951(19),
      I2 => gmem_addr_read_reg_14951(18),
      O => \cnt_reg_3213[4]_i_9_n_4\
    );
\cnt_reg_3213[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_reg_3213[8]_i_2_n_4\,
      I1 => cnt_reg_3213_reg(5),
      O => cnt_1_fu_8643_p2(5)
    );
\cnt_reg_3213[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cnt_reg_3213[8]_i_2_n_4\,
      I1 => cnt_reg_3213_reg(5),
      I2 => cnt_reg_3213_reg(6),
      O => cnt_1_fu_8643_p2(6)
    );
\cnt_reg_3213[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cnt_reg_3213_reg(5),
      I1 => \cnt_reg_3213[8]_i_2_n_4\,
      I2 => cnt_reg_3213_reg(6),
      I3 => cnt_reg_3213_reg(7),
      O => cnt_1_fu_8643_p2(7)
    );
\cnt_reg_3213[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => cnt_reg_3213_reg(6),
      I1 => \cnt_reg_3213[8]_i_2_n_4\,
      I2 => cnt_reg_3213_reg(5),
      I3 => cnt_reg_3213_reg(7),
      I4 => cnt_reg_3213_reg(8),
      O => cnt_1_fu_8643_p2(8)
    );
\cnt_reg_3213[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => cnt_reg_3213_reg(4),
      I1 => cnt_reg_3213_reg(2),
      I2 => cnt_reg_3213_reg(0),
      I3 => \in\,
      I4 => cnt_reg_3213_reg(1),
      I5 => cnt_reg_3213_reg(3),
      O => \cnt_reg_3213[8]_i_2_n_4\
    );
\cnt_reg_3213_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => cnt_1_fu_8643_p2(0),
      Q => cnt_reg_3213_reg(0),
      R => cnt_reg_3213
    );
\cnt_reg_3213_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => cnt_1_fu_8643_p2(1),
      Q => cnt_reg_3213_reg(1),
      R => cnt_reg_3213
    );
\cnt_reg_3213_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => cnt_1_fu_8643_p2(2),
      Q => cnt_reg_3213_reg(2),
      R => cnt_reg_3213
    );
\cnt_reg_3213_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => cnt_1_fu_8643_p2(3),
      Q => cnt_reg_3213_reg(3),
      R => cnt_reg_3213
    );
\cnt_reg_3213_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => cnt_1_fu_8643_p2(4),
      Q => cnt_reg_3213_reg(4),
      R => cnt_reg_3213
    );
\cnt_reg_3213_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg_3213_reg[4]_i_3_n_4\,
      CO(3) => \NLW_cnt_reg_3213_reg[4]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \in\,
      CO(1) => \cnt_reg_3213_reg[4]_i_2_n_6\,
      CO(0) => \cnt_reg_3213_reg[4]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cnt_reg_3213_reg[4]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \cnt_reg_3213[4]_i_4_n_4\,
      S(1) => \cnt_reg_3213[4]_i_5_n_4\,
      S(0) => \cnt_reg_3213[4]_i_6_n_4\
    );
\cnt_reg_3213_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg_3213_reg[4]_i_7_n_4\,
      CO(3) => \cnt_reg_3213_reg[4]_i_3_n_4\,
      CO(2) => \cnt_reg_3213_reg[4]_i_3_n_5\,
      CO(1) => \cnt_reg_3213_reg[4]_i_3_n_6\,
      CO(0) => \cnt_reg_3213_reg[4]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cnt_reg_3213_reg[4]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \cnt_reg_3213[4]_i_8_n_4\,
      S(2) => \cnt_reg_3213[4]_i_9_n_4\,
      S(1) => \cnt_reg_3213[4]_i_10_n_4\,
      S(0) => \cnt_reg_3213[4]_i_11_n_4\
    );
\cnt_reg_3213_reg[4]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_reg_3213_reg[4]_i_7_n_4\,
      CO(2) => \cnt_reg_3213_reg[4]_i_7_n_5\,
      CO(1) => \cnt_reg_3213_reg[4]_i_7_n_6\,
      CO(0) => \cnt_reg_3213_reg[4]_i_7_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cnt_reg_3213_reg[4]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \cnt_reg_3213[4]_i_12_n_4\,
      S(2) => \cnt_reg_3213[4]_i_13_n_4\,
      S(1) => \cnt_reg_3213[4]_i_14_n_4\,
      S(0) => \cnt_reg_3213[4]_i_15_n_4\
    );
\cnt_reg_3213_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => cnt_1_fu_8643_p2(5),
      Q => cnt_reg_3213_reg(5),
      R => cnt_reg_3213
    );
\cnt_reg_3213_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => cnt_1_fu_8643_p2(6),
      Q => cnt_reg_3213_reg(6),
      R => cnt_reg_3213
    );
\cnt_reg_3213_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => cnt_1_fu_8643_p2(7),
      Q => cnt_reg_3213_reg(7),
      R => cnt_reg_3213
    );
\cnt_reg_3213_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => cnt_1_fu_8643_p2(8),
      Q => cnt_reg_3213_reg(8),
      R => cnt_reg_3213
    );
\colsW1_read_reg_14076_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_295,
      Q => colsW1_read_reg_14076(0),
      R => '0'
    );
\colsW1_read_reg_14076_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_285,
      Q => colsW1_read_reg_14076(10),
      R => '0'
    );
\colsW1_read_reg_14076_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_284,
      Q => colsW1_read_reg_14076(11),
      R => '0'
    );
\colsW1_read_reg_14076_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_283,
      Q => colsW1_read_reg_14076(12),
      R => '0'
    );
\colsW1_read_reg_14076_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_282,
      Q => colsW1_read_reg_14076(13),
      R => '0'
    );
\colsW1_read_reg_14076_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_281,
      Q => colsW1_read_reg_14076(14),
      R => '0'
    );
\colsW1_read_reg_14076_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_280,
      Q => colsW1_read_reg_14076(15),
      R => '0'
    );
\colsW1_read_reg_14076_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_279,
      Q => colsW1_read_reg_14076(16),
      R => '0'
    );
\colsW1_read_reg_14076_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_278,
      Q => colsW1_read_reg_14076(17),
      R => '0'
    );
\colsW1_read_reg_14076_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_277,
      Q => colsW1_read_reg_14076(18),
      R => '0'
    );
\colsW1_read_reg_14076_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_276,
      Q => colsW1_read_reg_14076(19),
      R => '0'
    );
\colsW1_read_reg_14076_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_294,
      Q => colsW1_read_reg_14076(1),
      R => '0'
    );
\colsW1_read_reg_14076_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_275,
      Q => colsW1_read_reg_14076(20),
      R => '0'
    );
\colsW1_read_reg_14076_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_274,
      Q => colsW1_read_reg_14076(21),
      R => '0'
    );
\colsW1_read_reg_14076_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_273,
      Q => colsW1_read_reg_14076(22),
      R => '0'
    );
\colsW1_read_reg_14076_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_272,
      Q => colsW1_read_reg_14076(23),
      R => '0'
    );
\colsW1_read_reg_14076_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_271,
      Q => colsW1_read_reg_14076(24),
      R => '0'
    );
\colsW1_read_reg_14076_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_270,
      Q => colsW1_read_reg_14076(25),
      R => '0'
    );
\colsW1_read_reg_14076_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_269,
      Q => colsW1_read_reg_14076(26),
      R => '0'
    );
\colsW1_read_reg_14076_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_268,
      Q => colsW1_read_reg_14076(27),
      R => '0'
    );
\colsW1_read_reg_14076_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_267,
      Q => colsW1_read_reg_14076(28),
      R => '0'
    );
\colsW1_read_reg_14076_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_266,
      Q => colsW1_read_reg_14076(29),
      R => '0'
    );
\colsW1_read_reg_14076_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_293,
      Q => colsW1_read_reg_14076(2),
      R => '0'
    );
\colsW1_read_reg_14076_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_265,
      Q => colsW1_read_reg_14076(30),
      R => '0'
    );
\colsW1_read_reg_14076_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_264,
      Q => colsW1_read_reg_14076(31),
      R => '0'
    );
\colsW1_read_reg_14076_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_292,
      Q => colsW1_read_reg_14076(3),
      R => '0'
    );
\colsW1_read_reg_14076_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_291,
      Q => colsW1_read_reg_14076(4),
      R => '0'
    );
\colsW1_read_reg_14076_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_290,
      Q => colsW1_read_reg_14076(5),
      R => '0'
    );
\colsW1_read_reg_14076_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_289,
      Q => colsW1_read_reg_14076(6),
      R => '0'
    );
\colsW1_read_reg_14076_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_288,
      Q => colsW1_read_reg_14076(7),
      R => '0'
    );
\colsW1_read_reg_14076_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_287,
      Q => colsW1_read_reg_14076(8),
      R => '0'
    );
\colsW1_read_reg_14076_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_286,
      Q => colsW1_read_reg_14076(9),
      R => '0'
    );
\colsW2_read_reg_14068_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_327,
      Q => colsW2_read_reg_14068(0),
      R => '0'
    );
\colsW2_read_reg_14068_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_317,
      Q => colsW2_read_reg_14068(10),
      R => '0'
    );
\colsW2_read_reg_14068_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_316,
      Q => colsW2_read_reg_14068(11),
      R => '0'
    );
\colsW2_read_reg_14068_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_315,
      Q => colsW2_read_reg_14068(12),
      R => '0'
    );
\colsW2_read_reg_14068_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_314,
      Q => colsW2_read_reg_14068(13),
      R => '0'
    );
\colsW2_read_reg_14068_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_313,
      Q => colsW2_read_reg_14068(14),
      R => '0'
    );
\colsW2_read_reg_14068_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_312,
      Q => colsW2_read_reg_14068(15),
      R => '0'
    );
\colsW2_read_reg_14068_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_311,
      Q => colsW2_read_reg_14068(16),
      R => '0'
    );
\colsW2_read_reg_14068_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_310,
      Q => colsW2_read_reg_14068(17),
      R => '0'
    );
\colsW2_read_reg_14068_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_309,
      Q => colsW2_read_reg_14068(18),
      R => '0'
    );
\colsW2_read_reg_14068_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_308,
      Q => colsW2_read_reg_14068(19),
      R => '0'
    );
\colsW2_read_reg_14068_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_326,
      Q => colsW2_read_reg_14068(1),
      R => '0'
    );
\colsW2_read_reg_14068_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_307,
      Q => colsW2_read_reg_14068(20),
      R => '0'
    );
\colsW2_read_reg_14068_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_306,
      Q => colsW2_read_reg_14068(21),
      R => '0'
    );
\colsW2_read_reg_14068_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_305,
      Q => colsW2_read_reg_14068(22),
      R => '0'
    );
\colsW2_read_reg_14068_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_304,
      Q => colsW2_read_reg_14068(23),
      R => '0'
    );
\colsW2_read_reg_14068_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_303,
      Q => colsW2_read_reg_14068(24),
      R => '0'
    );
\colsW2_read_reg_14068_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_302,
      Q => colsW2_read_reg_14068(25),
      R => '0'
    );
\colsW2_read_reg_14068_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_301,
      Q => colsW2_read_reg_14068(26),
      R => '0'
    );
\colsW2_read_reg_14068_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_300,
      Q => colsW2_read_reg_14068(27),
      R => '0'
    );
\colsW2_read_reg_14068_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_299,
      Q => colsW2_read_reg_14068(28),
      R => '0'
    );
\colsW2_read_reg_14068_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_298,
      Q => colsW2_read_reg_14068(29),
      R => '0'
    );
\colsW2_read_reg_14068_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_325,
      Q => colsW2_read_reg_14068(2),
      R => '0'
    );
\colsW2_read_reg_14068_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_297,
      Q => colsW2_read_reg_14068(30),
      R => '0'
    );
\colsW2_read_reg_14068_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_296,
      Q => colsW2_read_reg_14068(31),
      R => '0'
    );
\colsW2_read_reg_14068_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_324,
      Q => colsW2_read_reg_14068(3),
      R => '0'
    );
\colsW2_read_reg_14068_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_323,
      Q => colsW2_read_reg_14068(4),
      R => '0'
    );
\colsW2_read_reg_14068_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_322,
      Q => colsW2_read_reg_14068(5),
      R => '0'
    );
\colsW2_read_reg_14068_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_321,
      Q => colsW2_read_reg_14068(6),
      R => '0'
    );
\colsW2_read_reg_14068_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_320,
      Q => colsW2_read_reg_14068(7),
      R => '0'
    );
\colsW2_read_reg_14068_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_319,
      Q => colsW2_read_reg_14068(8),
      R => '0'
    );
\colsW2_read_reg_14068_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_s_axi_U_n_318,
      Q => colsW2_read_reg_14068(9),
      R => '0'
    );
\colsW3_read_reg_14058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(0),
      Q => colsW3_read_reg_14058(0),
      R => '0'
    );
\colsW3_read_reg_14058_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(10),
      Q => colsW3_read_reg_14058(10),
      R => '0'
    );
\colsW3_read_reg_14058_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(11),
      Q => colsW3_read_reg_14058(11),
      R => '0'
    );
\colsW3_read_reg_14058_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(12),
      Q => colsW3_read_reg_14058(12),
      R => '0'
    );
\colsW3_read_reg_14058_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(13),
      Q => colsW3_read_reg_14058(13),
      R => '0'
    );
\colsW3_read_reg_14058_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(14),
      Q => colsW3_read_reg_14058(14),
      R => '0'
    );
\colsW3_read_reg_14058_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(15),
      Q => colsW3_read_reg_14058(15),
      R => '0'
    );
\colsW3_read_reg_14058_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(16),
      Q => colsW3_read_reg_14058(16),
      R => '0'
    );
\colsW3_read_reg_14058_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(17),
      Q => colsW3_read_reg_14058(17),
      R => '0'
    );
\colsW3_read_reg_14058_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(18),
      Q => colsW3_read_reg_14058(18),
      R => '0'
    );
\colsW3_read_reg_14058_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(19),
      Q => colsW3_read_reg_14058(19),
      R => '0'
    );
\colsW3_read_reg_14058_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(1),
      Q => colsW3_read_reg_14058(1),
      R => '0'
    );
\colsW3_read_reg_14058_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(20),
      Q => colsW3_read_reg_14058(20),
      R => '0'
    );
\colsW3_read_reg_14058_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(21),
      Q => colsW3_read_reg_14058(21),
      R => '0'
    );
\colsW3_read_reg_14058_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(22),
      Q => colsW3_read_reg_14058(22),
      R => '0'
    );
\colsW3_read_reg_14058_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(23),
      Q => colsW3_read_reg_14058(23),
      R => '0'
    );
\colsW3_read_reg_14058_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(24),
      Q => colsW3_read_reg_14058(24),
      R => '0'
    );
\colsW3_read_reg_14058_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(25),
      Q => colsW3_read_reg_14058(25),
      R => '0'
    );
\colsW3_read_reg_14058_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(26),
      Q => colsW3_read_reg_14058(26),
      R => '0'
    );
\colsW3_read_reg_14058_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(27),
      Q => colsW3_read_reg_14058(27),
      R => '0'
    );
\colsW3_read_reg_14058_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(28),
      Q => colsW3_read_reg_14058(28),
      R => '0'
    );
\colsW3_read_reg_14058_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(29),
      Q => colsW3_read_reg_14058(29),
      R => '0'
    );
\colsW3_read_reg_14058_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(2),
      Q => colsW3_read_reg_14058(2),
      R => '0'
    );
\colsW3_read_reg_14058_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(30),
      Q => colsW3_read_reg_14058(30),
      R => '0'
    );
\colsW3_read_reg_14058_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(31),
      Q => colsW3_read_reg_14058(31),
      R => '0'
    );
\colsW3_read_reg_14058_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(3),
      Q => colsW3_read_reg_14058(3),
      R => '0'
    );
\colsW3_read_reg_14058_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(4),
      Q => colsW3_read_reg_14058(4),
      R => '0'
    );
\colsW3_read_reg_14058_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(5),
      Q => colsW3_read_reg_14058(5),
      R => '0'
    );
\colsW3_read_reg_14058_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(6),
      Q => colsW3_read_reg_14058(6),
      R => '0'
    );
\colsW3_read_reg_14058_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(7),
      Q => colsW3_read_reg_14058(7),
      R => '0'
    );
\colsW3_read_reg_14058_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(8),
      Q => colsW3_read_reg_14058(8),
      R => '0'
    );
\colsW3_read_reg_14058_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => colsW3(9),
      Q => colsW3_read_reg_14058(9),
      R => '0'
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi
     port map (
      D(0) => ap_NS_fsm(1),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      Q(51) => ap_CS_fsm_state52,
      Q(50) => ap_CS_fsm_state51,
      Q(49) => ap_CS_fsm_state50,
      Q(48) => ap_CS_fsm_state49,
      Q(47) => ap_CS_fsm_state48,
      Q(46) => ap_CS_fsm_state47,
      Q(45) => \ap_CS_fsm_reg_n_4_[45]\,
      Q(44) => \ap_CS_fsm_reg_n_4_[44]\,
      Q(43) => \ap_CS_fsm_reg_n_4_[43]\,
      Q(42) => \ap_CS_fsm_reg_n_4_[42]\,
      Q(41) => \ap_CS_fsm_reg_n_4_[41]\,
      Q(40) => \ap_CS_fsm_reg_n_4_[40]\,
      Q(39) => \ap_CS_fsm_reg_n_4_[39]\,
      Q(38) => ap_CS_fsm_state39,
      Q(37) => layer3_activations_ce0_local,
      Q(36) => ap_CS_fsm_state37,
      Q(35) => ap_CS_fsm_state36,
      Q(34) => ap_CS_fsm_state35,
      Q(33) => ap_CS_fsm_state34,
      Q(32) => ap_CS_fsm_state33,
      Q(31) => ap_CS_fsm_state32,
      Q(30) => ap_CS_fsm_state31,
      Q(29) => \ap_CS_fsm_reg_n_4_[29]\,
      Q(28) => \ap_CS_fsm_reg_n_4_[28]\,
      Q(27) => \ap_CS_fsm_reg_n_4_[27]\,
      Q(26) => \ap_CS_fsm_reg_n_4_[26]\,
      Q(25) => \ap_CS_fsm_reg_n_4_[25]\,
      Q(24) => \ap_CS_fsm_reg_n_4_[24]\,
      Q(23) => \ap_CS_fsm_reg_n_4_[23]\,
      Q(22) => ap_CS_fsm_state23,
      Q(21) => layer2_activations_4_ce0_local,
      Q(20) => ap_CS_fsm_state21,
      Q(19) => ap_CS_fsm_state20,
      Q(18) => ap_CS_fsm_state19,
      Q(17) => ap_CS_fsm_state18,
      Q(16) => ap_CS_fsm_state17,
      Q(15) => ap_CS_fsm_state16,
      Q(14) => ap_CS_fsm_state15,
      Q(13) => \ap_CS_fsm_reg_n_4_[13]\,
      Q(12) => \ap_CS_fsm_reg_n_4_[12]\,
      Q(11) => \ap_CS_fsm_reg_n_4_[11]\,
      Q(10) => \ap_CS_fsm_reg_n_4_[10]\,
      Q(9) => \ap_CS_fsm_reg_n_4_[9]\,
      Q(8) => \ap_CS_fsm_reg_n_4_[8]\,
      Q(7) => \ap_CS_fsm_reg_n_4_[7]\,
      Q(6) => ap_CS_fsm_state7,
      Q(5) => layer1_activations_2_ce0_local,
      Q(4) => ap_CS_fsm_state5,
      Q(3) => ap_CS_fsm_state4,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_4_[0]\,
      W1(62 downto 0) => W1(63 downto 1),
      W2(62 downto 0) => W2(63 downto 1),
      W3(62 downto 0) => W3(63 downto 1),
      X_size(31 downto 0) => X_size(31 downto 0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      colsW1(31) => control_s_axi_U_n_264,
      colsW1(30) => control_s_axi_U_n_265,
      colsW1(29) => control_s_axi_U_n_266,
      colsW1(28) => control_s_axi_U_n_267,
      colsW1(27) => control_s_axi_U_n_268,
      colsW1(26) => control_s_axi_U_n_269,
      colsW1(25) => control_s_axi_U_n_270,
      colsW1(24) => control_s_axi_U_n_271,
      colsW1(23) => control_s_axi_U_n_272,
      colsW1(22) => control_s_axi_U_n_273,
      colsW1(21) => control_s_axi_U_n_274,
      colsW1(20) => control_s_axi_U_n_275,
      colsW1(19) => control_s_axi_U_n_276,
      colsW1(18) => control_s_axi_U_n_277,
      colsW1(17) => control_s_axi_U_n_278,
      colsW1(16) => control_s_axi_U_n_279,
      colsW1(15) => control_s_axi_U_n_280,
      colsW1(14) => control_s_axi_U_n_281,
      colsW1(13) => control_s_axi_U_n_282,
      colsW1(12) => control_s_axi_U_n_283,
      colsW1(11) => control_s_axi_U_n_284,
      colsW1(10) => control_s_axi_U_n_285,
      colsW1(9) => control_s_axi_U_n_286,
      colsW1(8) => control_s_axi_U_n_287,
      colsW1(7) => control_s_axi_U_n_288,
      colsW1(6) => control_s_axi_U_n_289,
      colsW1(5) => control_s_axi_U_n_290,
      colsW1(4) => control_s_axi_U_n_291,
      colsW1(3) => control_s_axi_U_n_292,
      colsW1(2) => control_s_axi_U_n_293,
      colsW1(1) => control_s_axi_U_n_294,
      colsW1(0) => control_s_axi_U_n_295,
      colsW2(31) => control_s_axi_U_n_296,
      colsW2(30) => control_s_axi_U_n_297,
      colsW2(29) => control_s_axi_U_n_298,
      colsW2(28) => control_s_axi_U_n_299,
      colsW2(27) => control_s_axi_U_n_300,
      colsW2(26) => control_s_axi_U_n_301,
      colsW2(25) => control_s_axi_U_n_302,
      colsW2(24) => control_s_axi_U_n_303,
      colsW2(23) => control_s_axi_U_n_304,
      colsW2(22) => control_s_axi_U_n_305,
      colsW2(21) => control_s_axi_U_n_306,
      colsW2(20) => control_s_axi_U_n_307,
      colsW2(19) => control_s_axi_U_n_308,
      colsW2(18) => control_s_axi_U_n_309,
      colsW2(17) => control_s_axi_U_n_310,
      colsW2(16) => control_s_axi_U_n_311,
      colsW2(15) => control_s_axi_U_n_312,
      colsW2(14) => control_s_axi_U_n_313,
      colsW2(13) => control_s_axi_U_n_314,
      colsW2(12) => control_s_axi_U_n_315,
      colsW2(11) => control_s_axi_U_n_316,
      colsW2(10) => control_s_axi_U_n_317,
      colsW2(9) => control_s_axi_U_n_318,
      colsW2(8) => control_s_axi_U_n_319,
      colsW2(7) => control_s_axi_U_n_320,
      colsW2(6) => control_s_axi_U_n_321,
      colsW2(5) => control_s_axi_U_n_322,
      colsW2(4) => control_s_axi_U_n_323,
      colsW2(3) => control_s_axi_U_n_324,
      colsW2(2) => control_s_axi_U_n_325,
      colsW2(1) => control_s_axi_U_n_326,
      colsW2(0) => control_s_axi_U_n_327,
      colsW3(31 downto 0) => colsW3(31 downto 0),
      interrupt => interrupt,
      s_axi_control_ARADDR(6 downto 0) => s_axi_control_ARADDR(6 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(4 downto 0) => s_axi_control_AWADDR(6 downto 2),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
\gmem_addr_1_read_reg_15026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(0),
      Q => gmem_addr_1_read_reg_15026(0),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(10),
      Q => gmem_addr_1_read_reg_15026(10),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(11),
      Q => gmem_addr_1_read_reg_15026(11),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(12),
      Q => gmem_addr_1_read_reg_15026(12),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(13),
      Q => gmem_addr_1_read_reg_15026(13),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(14),
      Q => gmem_addr_1_read_reg_15026(14),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(15),
      Q => gmem_addr_1_read_reg_15026(15),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(16),
      Q => gmem_addr_1_read_reg_15026(16),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(17),
      Q => gmem_addr_1_read_reg_15026(17),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(18),
      Q => gmem_addr_1_read_reg_15026(18),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(19),
      Q => gmem_addr_1_read_reg_15026(19),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(1),
      Q => gmem_addr_1_read_reg_15026(1),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(20),
      Q => gmem_addr_1_read_reg_15026(20),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(21),
      Q => gmem_addr_1_read_reg_15026(21),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(22),
      Q => gmem_addr_1_read_reg_15026(22),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(23),
      Q => gmem_addr_1_read_reg_15026(23),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(24),
      Q => gmem_addr_1_read_reg_15026(24),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(25),
      Q => gmem_addr_1_read_reg_15026(25),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(26),
      Q => gmem_addr_1_read_reg_15026(26),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(27),
      Q => gmem_addr_1_read_reg_15026(27),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(28),
      Q => gmem_addr_1_read_reg_15026(28),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(29),
      Q => gmem_addr_1_read_reg_15026(29),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(2),
      Q => gmem_addr_1_read_reg_15026(2),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(30),
      Q => gmem_addr_1_read_reg_15026(30),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(31),
      Q => gmem_addr_1_read_reg_15026(31),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(3),
      Q => gmem_addr_1_read_reg_15026(3),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(4),
      Q => gmem_addr_1_read_reg_15026(4),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(5),
      Q => gmem_addr_1_read_reg_15026(5),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(6),
      Q => gmem_addr_1_read_reg_15026(6),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(7),
      Q => gmem_addr_1_read_reg_15026(7),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(8),
      Q => gmem_addr_1_read_reg_15026(8),
      R => '0'
    );
\gmem_addr_1_read_reg_15026_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => gmem_0_RDATA(9),
      Q => gmem_addr_1_read_reg_15026(9),
      R => '0'
    );
\gmem_addr_1_reg_15020[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(4),
      I1 => zext_ln51_3_reg_14985(4),
      O => \gmem_addr_1_reg_15020[10]_i_10_n_4\
    );
\gmem_addr_1_reg_15020[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(10),
      I1 => W2_read_reg_14096(12),
      O => \gmem_addr_1_reg_15020[10]_i_3_n_4\
    );
\gmem_addr_1_reg_15020[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(9),
      I1 => W2_read_reg_14096(11),
      O => \gmem_addr_1_reg_15020[10]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(8),
      I1 => W2_read_reg_14096(10),
      O => \gmem_addr_1_reg_15020[10]_i_5_n_4\
    );
\gmem_addr_1_reg_15020[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(7),
      I1 => W2_read_reg_14096(9),
      O => \gmem_addr_1_reg_15020[10]_i_6_n_4\
    );
\gmem_addr_1_reg_15020[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(7),
      I1 => zext_ln51_3_reg_14985(7),
      O => \gmem_addr_1_reg_15020[10]_i_7_n_4\
    );
\gmem_addr_1_reg_15020[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(6),
      I1 => zext_ln51_3_reg_14985(6),
      O => \gmem_addr_1_reg_15020[10]_i_8_n_4\
    );
\gmem_addr_1_reg_15020[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(5),
      I1 => zext_ln51_3_reg_14985(5),
      O => \gmem_addr_1_reg_15020[10]_i_9_n_4\
    );
\gmem_addr_1_reg_15020[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(8),
      I1 => zext_ln51_3_reg_14985(8),
      O => \gmem_addr_1_reg_15020[14]_i_10_n_4\
    );
\gmem_addr_1_reg_15020[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(14),
      I1 => W2_read_reg_14096(16),
      O => \gmem_addr_1_reg_15020[14]_i_3_n_4\
    );
\gmem_addr_1_reg_15020[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(13),
      I1 => W2_read_reg_14096(15),
      O => \gmem_addr_1_reg_15020[14]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(12),
      I1 => W2_read_reg_14096(14),
      O => \gmem_addr_1_reg_15020[14]_i_5_n_4\
    );
\gmem_addr_1_reg_15020[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(11),
      I1 => W2_read_reg_14096(13),
      O => \gmem_addr_1_reg_15020[14]_i_6_n_4\
    );
\gmem_addr_1_reg_15020[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(11),
      I1 => zext_ln51_3_reg_14985(11),
      O => \gmem_addr_1_reg_15020[14]_i_7_n_4\
    );
\gmem_addr_1_reg_15020[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(10),
      I1 => zext_ln51_3_reg_14985(10),
      O => \gmem_addr_1_reg_15020[14]_i_8_n_4\
    );
\gmem_addr_1_reg_15020[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(9),
      I1 => zext_ln51_3_reg_14985(9),
      O => \gmem_addr_1_reg_15020[14]_i_9_n_4\
    );
\gmem_addr_1_reg_15020[18]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(12),
      I1 => zext_ln51_3_reg_14985(12),
      O => \gmem_addr_1_reg_15020[18]_i_10_n_4\
    );
\gmem_addr_1_reg_15020[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(18),
      I1 => W2_read_reg_14096(20),
      O => \gmem_addr_1_reg_15020[18]_i_3_n_4\
    );
\gmem_addr_1_reg_15020[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(17),
      I1 => W2_read_reg_14096(19),
      O => \gmem_addr_1_reg_15020[18]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(16),
      I1 => W2_read_reg_14096(18),
      O => \gmem_addr_1_reg_15020[18]_i_5_n_4\
    );
\gmem_addr_1_reg_15020[18]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(15),
      I1 => W2_read_reg_14096(17),
      O => \gmem_addr_1_reg_15020[18]_i_6_n_4\
    );
\gmem_addr_1_reg_15020[18]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(15),
      I1 => zext_ln51_3_reg_14985(15),
      O => \gmem_addr_1_reg_15020[18]_i_7_n_4\
    );
\gmem_addr_1_reg_15020[18]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(14),
      I1 => zext_ln51_3_reg_14985(14),
      O => \gmem_addr_1_reg_15020[18]_i_8_n_4\
    );
\gmem_addr_1_reg_15020[18]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(13),
      I1 => zext_ln51_3_reg_14985(13),
      O => \gmem_addr_1_reg_15020[18]_i_9_n_4\
    );
\gmem_addr_1_reg_15020[22]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(16),
      I1 => zext_ln51_3_reg_14985(16),
      O => \gmem_addr_1_reg_15020[22]_i_10_n_4\
    );
\gmem_addr_1_reg_15020[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(22),
      I1 => W2_read_reg_14096(24),
      O => \gmem_addr_1_reg_15020[22]_i_3_n_4\
    );
\gmem_addr_1_reg_15020[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(21),
      I1 => W2_read_reg_14096(23),
      O => \gmem_addr_1_reg_15020[22]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(20),
      I1 => W2_read_reg_14096(22),
      O => \gmem_addr_1_reg_15020[22]_i_5_n_4\
    );
\gmem_addr_1_reg_15020[22]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(19),
      I1 => W2_read_reg_14096(21),
      O => \gmem_addr_1_reg_15020[22]_i_6_n_4\
    );
\gmem_addr_1_reg_15020[22]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(19),
      I1 => zext_ln51_3_reg_14985(19),
      O => \gmem_addr_1_reg_15020[22]_i_7_n_4\
    );
\gmem_addr_1_reg_15020[22]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(18),
      I1 => zext_ln51_3_reg_14985(18),
      O => \gmem_addr_1_reg_15020[22]_i_8_n_4\
    );
\gmem_addr_1_reg_15020[22]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(17),
      I1 => zext_ln51_3_reg_14985(17),
      O => \gmem_addr_1_reg_15020[22]_i_9_n_4\
    );
\gmem_addr_1_reg_15020[26]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(20),
      I1 => zext_ln51_3_reg_14985(20),
      O => \gmem_addr_1_reg_15020[26]_i_10_n_4\
    );
\gmem_addr_1_reg_15020[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(26),
      I1 => W2_read_reg_14096(28),
      O => \gmem_addr_1_reg_15020[26]_i_3_n_4\
    );
\gmem_addr_1_reg_15020[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(25),
      I1 => W2_read_reg_14096(27),
      O => \gmem_addr_1_reg_15020[26]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(24),
      I1 => W2_read_reg_14096(26),
      O => \gmem_addr_1_reg_15020[26]_i_5_n_4\
    );
\gmem_addr_1_reg_15020[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(23),
      I1 => W2_read_reg_14096(25),
      O => \gmem_addr_1_reg_15020[26]_i_6_n_4\
    );
\gmem_addr_1_reg_15020[26]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(23),
      I1 => zext_ln51_3_reg_14985(23),
      O => \gmem_addr_1_reg_15020[26]_i_7_n_4\
    );
\gmem_addr_1_reg_15020[26]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(22),
      I1 => zext_ln51_3_reg_14985(22),
      O => \gmem_addr_1_reg_15020[26]_i_8_n_4\
    );
\gmem_addr_1_reg_15020[26]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(21),
      I1 => zext_ln51_3_reg_14985(21),
      O => \gmem_addr_1_reg_15020[26]_i_9_n_4\
    );
\gmem_addr_1_reg_15020[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(2),
      I1 => W2_read_reg_14096(4),
      O => \gmem_addr_1_reg_15020[2]_i_2_n_4\
    );
\gmem_addr_1_reg_15020[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(1),
      I1 => W2_read_reg_14096(3),
      O => \gmem_addr_1_reg_15020[2]_i_3_n_4\
    );
\gmem_addr_1_reg_15020[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(0),
      I1 => W2_read_reg_14096(2),
      O => \gmem_addr_1_reg_15020[2]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[30]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(24),
      I1 => zext_ln51_3_reg_14985(24),
      O => \gmem_addr_1_reg_15020[30]_i_10_n_4\
    );
\gmem_addr_1_reg_15020[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(30),
      I1 => W2_read_reg_14096(32),
      O => \gmem_addr_1_reg_15020[30]_i_3_n_4\
    );
\gmem_addr_1_reg_15020[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(29),
      I1 => W2_read_reg_14096(31),
      O => \gmem_addr_1_reg_15020[30]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(28),
      I1 => W2_read_reg_14096(30),
      O => \gmem_addr_1_reg_15020[30]_i_5_n_4\
    );
\gmem_addr_1_reg_15020[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(27),
      I1 => W2_read_reg_14096(29),
      O => \gmem_addr_1_reg_15020[30]_i_6_n_4\
    );
\gmem_addr_1_reg_15020[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(27),
      I1 => zext_ln51_3_reg_14985(27),
      O => \gmem_addr_1_reg_15020[30]_i_7_n_4\
    );
\gmem_addr_1_reg_15020[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(26),
      I1 => zext_ln51_3_reg_14985(26),
      O => \gmem_addr_1_reg_15020[30]_i_8_n_4\
    );
\gmem_addr_1_reg_15020[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(25),
      I1 => zext_ln51_3_reg_14985(25),
      O => \gmem_addr_1_reg_15020[30]_i_9_n_4\
    );
\gmem_addr_1_reg_15020[34]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(34),
      I1 => W2_read_reg_14096(36),
      O => \gmem_addr_1_reg_15020[34]_i_3_n_4\
    );
\gmem_addr_1_reg_15020[34]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(33),
      I1 => W2_read_reg_14096(35),
      O => \gmem_addr_1_reg_15020[34]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[34]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(32),
      I1 => W2_read_reg_14096(34),
      O => \gmem_addr_1_reg_15020[34]_i_5_n_4\
    );
\gmem_addr_1_reg_15020[34]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(31),
      I1 => W2_read_reg_14096(33),
      O => \gmem_addr_1_reg_15020[34]_i_6_n_4\
    );
\gmem_addr_1_reg_15020[34]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(30),
      I1 => zext_ln51_3_reg_14985(30),
      O => \gmem_addr_1_reg_15020[34]_i_7_n_4\
    );
\gmem_addr_1_reg_15020[34]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(29),
      I1 => zext_ln51_3_reg_14985(29),
      O => \gmem_addr_1_reg_15020[34]_i_8_n_4\
    );
\gmem_addr_1_reg_15020[34]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(28),
      I1 => zext_ln51_3_reg_14985(28),
      O => \gmem_addr_1_reg_15020[34]_i_9_n_4\
    );
\gmem_addr_1_reg_15020[38]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(38),
      I1 => W2_read_reg_14096(40),
      O => \gmem_addr_1_reg_15020[38]_i_3_n_4\
    );
\gmem_addr_1_reg_15020[38]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(37),
      I1 => W2_read_reg_14096(39),
      O => \gmem_addr_1_reg_15020[38]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[38]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(36),
      I1 => W2_read_reg_14096(38),
      O => \gmem_addr_1_reg_15020[38]_i_5_n_4\
    );
\gmem_addr_1_reg_15020[38]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(35),
      I1 => W2_read_reg_14096(37),
      O => \gmem_addr_1_reg_15020[38]_i_6_n_4\
    );
\gmem_addr_1_reg_15020[42]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(42),
      I1 => W2_read_reg_14096(44),
      O => \gmem_addr_1_reg_15020[42]_i_3_n_4\
    );
\gmem_addr_1_reg_15020[42]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(41),
      I1 => W2_read_reg_14096(43),
      O => \gmem_addr_1_reg_15020[42]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[42]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(40),
      I1 => W2_read_reg_14096(42),
      O => \gmem_addr_1_reg_15020[42]_i_5_n_4\
    );
\gmem_addr_1_reg_15020[42]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(39),
      I1 => W2_read_reg_14096(41),
      O => \gmem_addr_1_reg_15020[42]_i_6_n_4\
    );
\gmem_addr_1_reg_15020[46]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(46),
      I1 => W2_read_reg_14096(48),
      O => \gmem_addr_1_reg_15020[46]_i_3_n_4\
    );
\gmem_addr_1_reg_15020[46]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(45),
      I1 => W2_read_reg_14096(47),
      O => \gmem_addr_1_reg_15020[46]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[46]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(44),
      I1 => W2_read_reg_14096(46),
      O => \gmem_addr_1_reg_15020[46]_i_5_n_4\
    );
\gmem_addr_1_reg_15020[46]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(43),
      I1 => W2_read_reg_14096(45),
      O => \gmem_addr_1_reg_15020[46]_i_6_n_4\
    );
\gmem_addr_1_reg_15020[50]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(50),
      I1 => W2_read_reg_14096(52),
      O => \gmem_addr_1_reg_15020[50]_i_3_n_4\
    );
\gmem_addr_1_reg_15020[50]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(49),
      I1 => W2_read_reg_14096(51),
      O => \gmem_addr_1_reg_15020[50]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[50]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(48),
      I1 => W2_read_reg_14096(50),
      O => \gmem_addr_1_reg_15020[50]_i_5_n_4\
    );
\gmem_addr_1_reg_15020[50]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(47),
      I1 => W2_read_reg_14096(49),
      O => \gmem_addr_1_reg_15020[50]_i_6_n_4\
    );
\gmem_addr_1_reg_15020[54]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(54),
      I1 => W2_read_reg_14096(56),
      O => \gmem_addr_1_reg_15020[54]_i_3_n_4\
    );
\gmem_addr_1_reg_15020[54]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(53),
      I1 => W2_read_reg_14096(55),
      O => \gmem_addr_1_reg_15020[54]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[54]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(52),
      I1 => W2_read_reg_14096(54),
      O => \gmem_addr_1_reg_15020[54]_i_5_n_4\
    );
\gmem_addr_1_reg_15020[54]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(51),
      I1 => W2_read_reg_14096(53),
      O => \gmem_addr_1_reg_15020[54]_i_6_n_4\
    );
\gmem_addr_1_reg_15020[58]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(58),
      I1 => W2_read_reg_14096(60),
      O => \gmem_addr_1_reg_15020[58]_i_3_n_4\
    );
\gmem_addr_1_reg_15020[58]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(57),
      I1 => W2_read_reg_14096(59),
      O => \gmem_addr_1_reg_15020[58]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[58]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(56),
      I1 => W2_read_reg_14096(58),
      O => \gmem_addr_1_reg_15020[58]_i_5_n_4\
    );
\gmem_addr_1_reg_15020[58]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(55),
      I1 => W2_read_reg_14096(57),
      O => \gmem_addr_1_reg_15020[58]_i_6_n_4\
    );
\gmem_addr_1_reg_15020[61]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(61),
      I1 => W2_read_reg_14096(63),
      O => \gmem_addr_1_reg_15020[61]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[61]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(60),
      I1 => W2_read_reg_14096(62),
      O => \gmem_addr_1_reg_15020[61]_i_5_n_4\
    );
\gmem_addr_1_reg_15020[61]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(59),
      I1 => W2_read_reg_14096(61),
      O => \gmem_addr_1_reg_15020[61]_i_6_n_4\
    );
\gmem_addr_1_reg_15020[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(0),
      I1 => trunc_ln51_1_reg_14990(0),
      O => \gmem_addr_1_reg_15020[6]_i_10_n_4\
    );
\gmem_addr_1_reg_15020[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(6),
      I1 => W2_read_reg_14096(8),
      O => \gmem_addr_1_reg_15020[6]_i_3_n_4\
    );
\gmem_addr_1_reg_15020[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(5),
      I1 => W2_read_reg_14096(7),
      O => \gmem_addr_1_reg_15020[6]_i_4_n_4\
    );
\gmem_addr_1_reg_15020[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(4),
      I1 => W2_read_reg_14096(6),
      O => \gmem_addr_1_reg_15020[6]_i_5_n_4\
    );
\gmem_addr_1_reg_15020[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_3_fu_9754_p2(3),
      I1 => W2_read_reg_14096(5),
      O => \gmem_addr_1_reg_15020[6]_i_6_n_4\
    );
\gmem_addr_1_reg_15020[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(3),
      I1 => zext_ln51_3_reg_14985(3),
      O => \gmem_addr_1_reg_15020[6]_i_7_n_4\
    );
\gmem_addr_1_reg_15020[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(2),
      I1 => zext_ln51_3_reg_14985(2),
      O => \gmem_addr_1_reg_15020[6]_i_8_n_4\
    );
\gmem_addr_1_reg_15020[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_4795(1),
      I1 => trunc_ln51_1_reg_14990(1),
      O => \gmem_addr_1_reg_15020[6]_i_9_n_4\
    );
\gmem_addr_1_reg_15020_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(0),
      Q => gmem_addr_1_reg_15020(0),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(10),
      Q => gmem_addr_1_reg_15020(10),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[6]_i_1_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[10]_i_1_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[10]_i_1_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[10]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[10]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_3_fu_9754_p2(10 downto 7),
      O(3 downto 0) => sext_ln58_1_fu_9782_p1(10 downto 7),
      S(3) => \gmem_addr_1_reg_15020[10]_i_3_n_4\,
      S(2) => \gmem_addr_1_reg_15020[10]_i_4_n_4\,
      S(1) => \gmem_addr_1_reg_15020[10]_i_5_n_4\,
      S(0) => \gmem_addr_1_reg_15020[10]_i_6_n_4\
    );
\gmem_addr_1_reg_15020_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[6]_i_2_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[10]_i_2_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[10]_i_2_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[10]_i_2_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[10]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(7 downto 4),
      O(3 downto 0) => add_ln58_3_fu_9754_p2(7 downto 4),
      S(3) => \gmem_addr_1_reg_15020[10]_i_7_n_4\,
      S(2) => \gmem_addr_1_reg_15020[10]_i_8_n_4\,
      S(1) => \gmem_addr_1_reg_15020[10]_i_9_n_4\,
      S(0) => \gmem_addr_1_reg_15020[10]_i_10_n_4\
    );
\gmem_addr_1_reg_15020_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(11),
      Q => gmem_addr_1_reg_15020(11),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(12),
      Q => gmem_addr_1_reg_15020(12),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(13),
      Q => gmem_addr_1_reg_15020(13),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(14),
      Q => gmem_addr_1_reg_15020(14),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[10]_i_1_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[14]_i_1_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[14]_i_1_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[14]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[14]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_3_fu_9754_p2(14 downto 11),
      O(3 downto 0) => sext_ln58_1_fu_9782_p1(14 downto 11),
      S(3) => \gmem_addr_1_reg_15020[14]_i_3_n_4\,
      S(2) => \gmem_addr_1_reg_15020[14]_i_4_n_4\,
      S(1) => \gmem_addr_1_reg_15020[14]_i_5_n_4\,
      S(0) => \gmem_addr_1_reg_15020[14]_i_6_n_4\
    );
\gmem_addr_1_reg_15020_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[10]_i_2_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[14]_i_2_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[14]_i_2_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[14]_i_2_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[14]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(11 downto 8),
      O(3 downto 0) => add_ln58_3_fu_9754_p2(11 downto 8),
      S(3) => \gmem_addr_1_reg_15020[14]_i_7_n_4\,
      S(2) => \gmem_addr_1_reg_15020[14]_i_8_n_4\,
      S(1) => \gmem_addr_1_reg_15020[14]_i_9_n_4\,
      S(0) => \gmem_addr_1_reg_15020[14]_i_10_n_4\
    );
\gmem_addr_1_reg_15020_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(15),
      Q => gmem_addr_1_reg_15020(15),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(16),
      Q => gmem_addr_1_reg_15020(16),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(17),
      Q => gmem_addr_1_reg_15020(17),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(18),
      Q => gmem_addr_1_reg_15020(18),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[14]_i_1_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[18]_i_1_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[18]_i_1_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[18]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[18]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_3_fu_9754_p2(18 downto 15),
      O(3 downto 0) => sext_ln58_1_fu_9782_p1(18 downto 15),
      S(3) => \gmem_addr_1_reg_15020[18]_i_3_n_4\,
      S(2) => \gmem_addr_1_reg_15020[18]_i_4_n_4\,
      S(1) => \gmem_addr_1_reg_15020[18]_i_5_n_4\,
      S(0) => \gmem_addr_1_reg_15020[18]_i_6_n_4\
    );
\gmem_addr_1_reg_15020_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[14]_i_2_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[18]_i_2_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[18]_i_2_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[18]_i_2_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[18]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(15 downto 12),
      O(3 downto 0) => add_ln58_3_fu_9754_p2(15 downto 12),
      S(3) => \gmem_addr_1_reg_15020[18]_i_7_n_4\,
      S(2) => \gmem_addr_1_reg_15020[18]_i_8_n_4\,
      S(1) => \gmem_addr_1_reg_15020[18]_i_9_n_4\,
      S(0) => \gmem_addr_1_reg_15020[18]_i_10_n_4\
    );
\gmem_addr_1_reg_15020_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(19),
      Q => gmem_addr_1_reg_15020(19),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(1),
      Q => gmem_addr_1_reg_15020(1),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(20),
      Q => gmem_addr_1_reg_15020(20),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(21),
      Q => gmem_addr_1_reg_15020(21),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(22),
      Q => gmem_addr_1_reg_15020(22),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[18]_i_1_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[22]_i_1_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[22]_i_1_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[22]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[22]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_3_fu_9754_p2(22 downto 19),
      O(3 downto 0) => sext_ln58_1_fu_9782_p1(22 downto 19),
      S(3) => \gmem_addr_1_reg_15020[22]_i_3_n_4\,
      S(2) => \gmem_addr_1_reg_15020[22]_i_4_n_4\,
      S(1) => \gmem_addr_1_reg_15020[22]_i_5_n_4\,
      S(0) => \gmem_addr_1_reg_15020[22]_i_6_n_4\
    );
\gmem_addr_1_reg_15020_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[18]_i_2_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[22]_i_2_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[22]_i_2_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[22]_i_2_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[22]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(19 downto 16),
      O(3 downto 0) => add_ln58_3_fu_9754_p2(19 downto 16),
      S(3) => \gmem_addr_1_reg_15020[22]_i_7_n_4\,
      S(2) => \gmem_addr_1_reg_15020[22]_i_8_n_4\,
      S(1) => \gmem_addr_1_reg_15020[22]_i_9_n_4\,
      S(0) => \gmem_addr_1_reg_15020[22]_i_10_n_4\
    );
\gmem_addr_1_reg_15020_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(23),
      Q => gmem_addr_1_reg_15020(23),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(24),
      Q => gmem_addr_1_reg_15020(24),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(25),
      Q => gmem_addr_1_reg_15020(25),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(26),
      Q => gmem_addr_1_reg_15020(26),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[22]_i_1_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[26]_i_1_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[26]_i_1_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[26]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[26]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_3_fu_9754_p2(26 downto 23),
      O(3 downto 0) => sext_ln58_1_fu_9782_p1(26 downto 23),
      S(3) => \gmem_addr_1_reg_15020[26]_i_3_n_4\,
      S(2) => \gmem_addr_1_reg_15020[26]_i_4_n_4\,
      S(1) => \gmem_addr_1_reg_15020[26]_i_5_n_4\,
      S(0) => \gmem_addr_1_reg_15020[26]_i_6_n_4\
    );
\gmem_addr_1_reg_15020_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[22]_i_2_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[26]_i_2_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[26]_i_2_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[26]_i_2_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[26]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(23 downto 20),
      O(3 downto 0) => add_ln58_3_fu_9754_p2(23 downto 20),
      S(3) => \gmem_addr_1_reg_15020[26]_i_7_n_4\,
      S(2) => \gmem_addr_1_reg_15020[26]_i_8_n_4\,
      S(1) => \gmem_addr_1_reg_15020[26]_i_9_n_4\,
      S(0) => \gmem_addr_1_reg_15020[26]_i_10_n_4\
    );
\gmem_addr_1_reg_15020_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(27),
      Q => gmem_addr_1_reg_15020(27),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(28),
      Q => gmem_addr_1_reg_15020(28),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(29),
      Q => gmem_addr_1_reg_15020(29),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(2),
      Q => gmem_addr_1_reg_15020(2),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_1_reg_15020_reg[2]_i_1_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[2]_i_1_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[2]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[2]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => add_ln58_3_fu_9754_p2(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => sext_ln58_1_fu_9782_p1(2 downto 0),
      O(0) => \NLW_gmem_addr_1_reg_15020_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \gmem_addr_1_reg_15020[2]_i_2_n_4\,
      S(2) => \gmem_addr_1_reg_15020[2]_i_3_n_4\,
      S(1) => \gmem_addr_1_reg_15020[2]_i_4_n_4\,
      S(0) => W2_read_reg_14096(1)
    );
\gmem_addr_1_reg_15020_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(30),
      Q => gmem_addr_1_reg_15020(30),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[26]_i_1_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[30]_i_1_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[30]_i_1_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[30]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[30]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_3_fu_9754_p2(30 downto 27),
      O(3 downto 0) => sext_ln58_1_fu_9782_p1(30 downto 27),
      S(3) => \gmem_addr_1_reg_15020[30]_i_3_n_4\,
      S(2) => \gmem_addr_1_reg_15020[30]_i_4_n_4\,
      S(1) => \gmem_addr_1_reg_15020[30]_i_5_n_4\,
      S(0) => \gmem_addr_1_reg_15020[30]_i_6_n_4\
    );
\gmem_addr_1_reg_15020_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[26]_i_2_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[30]_i_2_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[30]_i_2_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[30]_i_2_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[30]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(27 downto 24),
      O(3 downto 0) => add_ln58_3_fu_9754_p2(27 downto 24),
      S(3) => \gmem_addr_1_reg_15020[30]_i_7_n_4\,
      S(2) => \gmem_addr_1_reg_15020[30]_i_8_n_4\,
      S(1) => \gmem_addr_1_reg_15020[30]_i_9_n_4\,
      S(0) => \gmem_addr_1_reg_15020[30]_i_10_n_4\
    );
\gmem_addr_1_reg_15020_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(31),
      Q => gmem_addr_1_reg_15020(31),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(32),
      Q => gmem_addr_1_reg_15020(32),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(33),
      Q => gmem_addr_1_reg_15020(33),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(34),
      Q => gmem_addr_1_reg_15020(34),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[34]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[30]_i_1_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[34]_i_1_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[34]_i_1_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[34]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[34]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_3_fu_9754_p2(34 downto 31),
      O(3 downto 0) => sext_ln58_1_fu_9782_p1(34 downto 31),
      S(3) => \gmem_addr_1_reg_15020[34]_i_3_n_4\,
      S(2) => \gmem_addr_1_reg_15020[34]_i_4_n_4\,
      S(1) => \gmem_addr_1_reg_15020[34]_i_5_n_4\,
      S(0) => \gmem_addr_1_reg_15020[34]_i_6_n_4\
    );
\gmem_addr_1_reg_15020_reg[34]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[30]_i_2_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[34]_i_2_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[34]_i_2_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[34]_i_2_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[34]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(31 downto 28),
      O(3 downto 0) => add_ln58_3_fu_9754_p2(31 downto 28),
      S(3) => phi_mul1_reg_4795(31),
      S(2) => \gmem_addr_1_reg_15020[34]_i_7_n_4\,
      S(1) => \gmem_addr_1_reg_15020[34]_i_8_n_4\,
      S(0) => \gmem_addr_1_reg_15020[34]_i_9_n_4\
    );
\gmem_addr_1_reg_15020_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(35),
      Q => gmem_addr_1_reg_15020(35),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(36),
      Q => gmem_addr_1_reg_15020(36),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(37),
      Q => gmem_addr_1_reg_15020(37),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(38),
      Q => gmem_addr_1_reg_15020(38),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[34]_i_1_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[38]_i_1_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[38]_i_1_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[38]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[38]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_3_fu_9754_p2(38 downto 35),
      O(3 downto 0) => sext_ln58_1_fu_9782_p1(38 downto 35),
      S(3) => \gmem_addr_1_reg_15020[38]_i_3_n_4\,
      S(2) => \gmem_addr_1_reg_15020[38]_i_4_n_4\,
      S(1) => \gmem_addr_1_reg_15020[38]_i_5_n_4\,
      S(0) => \gmem_addr_1_reg_15020[38]_i_6_n_4\
    );
\gmem_addr_1_reg_15020_reg[38]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[34]_i_2_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[38]_i_2_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[38]_i_2_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[38]_i_2_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[38]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(35 downto 32),
      O(3 downto 0) => add_ln58_3_fu_9754_p2(35 downto 32),
      S(3 downto 0) => phi_mul1_reg_4795(35 downto 32)
    );
\gmem_addr_1_reg_15020_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(39),
      Q => gmem_addr_1_reg_15020(39),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(3),
      Q => gmem_addr_1_reg_15020(3),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(40),
      Q => gmem_addr_1_reg_15020(40),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(41),
      Q => gmem_addr_1_reg_15020(41),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(42),
      Q => gmem_addr_1_reg_15020(42),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[42]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[38]_i_1_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[42]_i_1_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[42]_i_1_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[42]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[42]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_3_fu_9754_p2(42 downto 39),
      O(3 downto 0) => sext_ln58_1_fu_9782_p1(42 downto 39),
      S(3) => \gmem_addr_1_reg_15020[42]_i_3_n_4\,
      S(2) => \gmem_addr_1_reg_15020[42]_i_4_n_4\,
      S(1) => \gmem_addr_1_reg_15020[42]_i_5_n_4\,
      S(0) => \gmem_addr_1_reg_15020[42]_i_6_n_4\
    );
\gmem_addr_1_reg_15020_reg[42]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[38]_i_2_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[42]_i_2_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[42]_i_2_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[42]_i_2_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[42]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(39 downto 36),
      O(3 downto 0) => add_ln58_3_fu_9754_p2(39 downto 36),
      S(3 downto 0) => phi_mul1_reg_4795(39 downto 36)
    );
\gmem_addr_1_reg_15020_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(43),
      Q => gmem_addr_1_reg_15020(43),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(44),
      Q => gmem_addr_1_reg_15020(44),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(45),
      Q => gmem_addr_1_reg_15020(45),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(46),
      Q => gmem_addr_1_reg_15020(46),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[46]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[42]_i_1_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[46]_i_1_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[46]_i_1_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[46]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[46]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_3_fu_9754_p2(46 downto 43),
      O(3 downto 0) => sext_ln58_1_fu_9782_p1(46 downto 43),
      S(3) => \gmem_addr_1_reg_15020[46]_i_3_n_4\,
      S(2) => \gmem_addr_1_reg_15020[46]_i_4_n_4\,
      S(1) => \gmem_addr_1_reg_15020[46]_i_5_n_4\,
      S(0) => \gmem_addr_1_reg_15020[46]_i_6_n_4\
    );
\gmem_addr_1_reg_15020_reg[46]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[42]_i_2_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[46]_i_2_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[46]_i_2_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[46]_i_2_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[46]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(43 downto 40),
      O(3 downto 0) => add_ln58_3_fu_9754_p2(43 downto 40),
      S(3 downto 0) => phi_mul1_reg_4795(43 downto 40)
    );
\gmem_addr_1_reg_15020_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(47),
      Q => gmem_addr_1_reg_15020(47),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(48),
      Q => gmem_addr_1_reg_15020(48),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(49),
      Q => gmem_addr_1_reg_15020(49),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(4),
      Q => gmem_addr_1_reg_15020(4),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(50),
      Q => gmem_addr_1_reg_15020(50),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[50]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[46]_i_1_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[50]_i_1_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[50]_i_1_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[50]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[50]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_3_fu_9754_p2(50 downto 47),
      O(3 downto 0) => sext_ln58_1_fu_9782_p1(50 downto 47),
      S(3) => \gmem_addr_1_reg_15020[50]_i_3_n_4\,
      S(2) => \gmem_addr_1_reg_15020[50]_i_4_n_4\,
      S(1) => \gmem_addr_1_reg_15020[50]_i_5_n_4\,
      S(0) => \gmem_addr_1_reg_15020[50]_i_6_n_4\
    );
\gmem_addr_1_reg_15020_reg[50]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[46]_i_2_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[50]_i_2_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[50]_i_2_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[50]_i_2_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[50]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(47 downto 44),
      O(3 downto 0) => add_ln58_3_fu_9754_p2(47 downto 44),
      S(3 downto 0) => phi_mul1_reg_4795(47 downto 44)
    );
\gmem_addr_1_reg_15020_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(51),
      Q => gmem_addr_1_reg_15020(51),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(52),
      Q => gmem_addr_1_reg_15020(52),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(53),
      Q => gmem_addr_1_reg_15020(53),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(54),
      Q => gmem_addr_1_reg_15020(54),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[50]_i_1_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[54]_i_1_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[54]_i_1_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[54]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[54]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_3_fu_9754_p2(54 downto 51),
      O(3 downto 0) => sext_ln58_1_fu_9782_p1(54 downto 51),
      S(3) => \gmem_addr_1_reg_15020[54]_i_3_n_4\,
      S(2) => \gmem_addr_1_reg_15020[54]_i_4_n_4\,
      S(1) => \gmem_addr_1_reg_15020[54]_i_5_n_4\,
      S(0) => \gmem_addr_1_reg_15020[54]_i_6_n_4\
    );
\gmem_addr_1_reg_15020_reg[54]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[50]_i_2_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[54]_i_2_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[54]_i_2_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[54]_i_2_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[54]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(51 downto 48),
      O(3 downto 0) => add_ln58_3_fu_9754_p2(51 downto 48),
      S(3 downto 0) => phi_mul1_reg_4795(51 downto 48)
    );
\gmem_addr_1_reg_15020_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(55),
      Q => gmem_addr_1_reg_15020(55),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(56),
      Q => gmem_addr_1_reg_15020(56),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(57),
      Q => gmem_addr_1_reg_15020(57),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(58),
      Q => gmem_addr_1_reg_15020(58),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[54]_i_1_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[58]_i_1_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[58]_i_1_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[58]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[58]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_3_fu_9754_p2(58 downto 55),
      O(3 downto 0) => sext_ln58_1_fu_9782_p1(58 downto 55),
      S(3) => \gmem_addr_1_reg_15020[58]_i_3_n_4\,
      S(2) => \gmem_addr_1_reg_15020[58]_i_4_n_4\,
      S(1) => \gmem_addr_1_reg_15020[58]_i_5_n_4\,
      S(0) => \gmem_addr_1_reg_15020[58]_i_6_n_4\
    );
\gmem_addr_1_reg_15020_reg[58]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[54]_i_2_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[58]_i_2_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[58]_i_2_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[58]_i_2_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[58]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(55 downto 52),
      O(3 downto 0) => add_ln58_3_fu_9754_p2(55 downto 52),
      S(3 downto 0) => phi_mul1_reg_4795(55 downto 52)
    );
\gmem_addr_1_reg_15020_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(59),
      Q => gmem_addr_1_reg_15020(59),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(5),
      Q => gmem_addr_1_reg_15020(5),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(60),
      Q => gmem_addr_1_reg_15020(60),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(61),
      Q => gmem_addr_1_reg_15020(61),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[58]_i_1_n_4\,
      CO(3 downto 2) => \NLW_gmem_addr_1_reg_15020_reg[61]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem_addr_1_reg_15020_reg[61]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[61]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => add_ln58_3_fu_9754_p2(60 downto 59),
      O(3) => \NLW_gmem_addr_1_reg_15020_reg[61]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sext_ln58_1_fu_9782_p1(61 downto 59),
      S(3) => '0',
      S(2) => \gmem_addr_1_reg_15020[61]_i_4_n_4\,
      S(1) => \gmem_addr_1_reg_15020[61]_i_5_n_4\,
      S(0) => \gmem_addr_1_reg_15020[61]_i_6_n_4\
    );
\gmem_addr_1_reg_15020_reg[61]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[61]_i_3_n_4\,
      CO(3 downto 1) => \NLW_gmem_addr_1_reg_15020_reg[61]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gmem_addr_1_reg_15020_reg[61]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phi_mul1_reg_4795(60),
      O(3 downto 2) => \NLW_gmem_addr_1_reg_15020_reg[61]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln58_3_fu_9754_p2(61 downto 60),
      S(3 downto 2) => B"00",
      S(1 downto 0) => phi_mul1_reg_4795(61 downto 60)
    );
\gmem_addr_1_reg_15020_reg[61]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[58]_i_2_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[61]_i_3_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[61]_i_3_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[61]_i_3_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[61]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(59 downto 56),
      O(3 downto 0) => add_ln58_3_fu_9754_p2(59 downto 56),
      S(3 downto 0) => phi_mul1_reg_4795(59 downto 56)
    );
\gmem_addr_1_reg_15020_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(6),
      Q => gmem_addr_1_reg_15020(6),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_15020_reg[2]_i_1_n_4\,
      CO(3) => \gmem_addr_1_reg_15020_reg[6]_i_1_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[6]_i_1_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[6]_i_1_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[6]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_3_fu_9754_p2(6 downto 3),
      O(3 downto 0) => sext_ln58_1_fu_9782_p1(6 downto 3),
      S(3) => \gmem_addr_1_reg_15020[6]_i_3_n_4\,
      S(2) => \gmem_addr_1_reg_15020[6]_i_4_n_4\,
      S(1) => \gmem_addr_1_reg_15020[6]_i_5_n_4\,
      S(0) => \gmem_addr_1_reg_15020[6]_i_6_n_4\
    );
\gmem_addr_1_reg_15020_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_1_reg_15020_reg[6]_i_2_n_4\,
      CO(2) => \gmem_addr_1_reg_15020_reg[6]_i_2_n_5\,
      CO(1) => \gmem_addr_1_reg_15020_reg[6]_i_2_n_6\,
      CO(0) => \gmem_addr_1_reg_15020_reg[6]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul1_reg_4795(3 downto 0),
      O(3 downto 0) => add_ln58_3_fu_9754_p2(3 downto 0),
      S(3) => \gmem_addr_1_reg_15020[6]_i_7_n_4\,
      S(2) => \gmem_addr_1_reg_15020[6]_i_8_n_4\,
      S(1) => \gmem_addr_1_reg_15020[6]_i_9_n_4\,
      S(0) => \gmem_addr_1_reg_15020[6]_i_10_n_4\
    );
\gmem_addr_1_reg_15020_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(7),
      Q => gmem_addr_1_reg_15020(7),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(8),
      Q => gmem_addr_1_reg_15020(8),
      R => '0'
    );
\gmem_addr_1_reg_15020_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_4_ce0_local,
      D => sext_ln58_1_fu_9782_p1(9),
      Q => gmem_addr_1_reg_15020(9),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(0),
      Q => gmem_addr_2_read_reg_15104(0),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(10),
      Q => gmem_addr_2_read_reg_15104(10),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(11),
      Q => gmem_addr_2_read_reg_15104(11),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(12),
      Q => gmem_addr_2_read_reg_15104(12),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(13),
      Q => gmem_addr_2_read_reg_15104(13),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(14),
      Q => gmem_addr_2_read_reg_15104(14),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(15),
      Q => gmem_addr_2_read_reg_15104(15),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(16),
      Q => gmem_addr_2_read_reg_15104(16),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(17),
      Q => gmem_addr_2_read_reg_15104(17),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(18),
      Q => gmem_addr_2_read_reg_15104(18),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(19),
      Q => gmem_addr_2_read_reg_15104(19),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(1),
      Q => gmem_addr_2_read_reg_15104(1),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(20),
      Q => gmem_addr_2_read_reg_15104(20),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(21),
      Q => gmem_addr_2_read_reg_15104(21),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(22),
      Q => gmem_addr_2_read_reg_15104(22),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(23),
      Q => gmem_addr_2_read_reg_15104(23),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(24),
      Q => gmem_addr_2_read_reg_15104(24),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(25),
      Q => gmem_addr_2_read_reg_15104(25),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(26),
      Q => gmem_addr_2_read_reg_15104(26),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(27),
      Q => gmem_addr_2_read_reg_15104(27),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(28),
      Q => gmem_addr_2_read_reg_15104(28),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(29),
      Q => gmem_addr_2_read_reg_15104(29),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(2),
      Q => gmem_addr_2_read_reg_15104(2),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(30),
      Q => gmem_addr_2_read_reg_15104(30),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(31),
      Q => gmem_addr_2_read_reg_15104(31),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(3),
      Q => gmem_addr_2_read_reg_15104(3),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(4),
      Q => gmem_addr_2_read_reg_15104(4),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(5),
      Q => gmem_addr_2_read_reg_15104(5),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(6),
      Q => gmem_addr_2_read_reg_15104(6),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(7),
      Q => gmem_addr_2_read_reg_15104(7),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(8),
      Q => gmem_addr_2_read_reg_15104(8),
      R => '0'
    );
\gmem_addr_2_read_reg_15104_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state47,
      D => gmem_0_RDATA(9),
      Q => gmem_addr_2_read_reg_15104(9),
      R => '0'
    );
\gmem_addr_2_reg_15098[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(4),
      I1 => zext_ln51_7_reg_15075(4),
      O => \gmem_addr_2_reg_15098[10]_i_10_n_4\
    );
\gmem_addr_2_reg_15098[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(10),
      I1 => W3_read_reg_14091(12),
      O => \gmem_addr_2_reg_15098[10]_i_3_n_4\
    );
\gmem_addr_2_reg_15098[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(9),
      I1 => W3_read_reg_14091(11),
      O => \gmem_addr_2_reg_15098[10]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(8),
      I1 => W3_read_reg_14091(10),
      O => \gmem_addr_2_reg_15098[10]_i_5_n_4\
    );
\gmem_addr_2_reg_15098[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(7),
      I1 => W3_read_reg_14091(9),
      O => \gmem_addr_2_reg_15098[10]_i_6_n_4\
    );
\gmem_addr_2_reg_15098[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(7),
      I1 => zext_ln51_7_reg_15075(7),
      O => \gmem_addr_2_reg_15098[10]_i_7_n_4\
    );
\gmem_addr_2_reg_15098[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(6),
      I1 => zext_ln51_7_reg_15075(6),
      O => \gmem_addr_2_reg_15098[10]_i_8_n_4\
    );
\gmem_addr_2_reg_15098[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(5),
      I1 => zext_ln51_7_reg_15075(5),
      O => \gmem_addr_2_reg_15098[10]_i_9_n_4\
    );
\gmem_addr_2_reg_15098[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(14),
      I1 => W3_read_reg_14091(16),
      O => \gmem_addr_2_reg_15098[14]_i_3_n_4\
    );
\gmem_addr_2_reg_15098[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(13),
      I1 => W3_read_reg_14091(15),
      O => \gmem_addr_2_reg_15098[14]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(12),
      I1 => W3_read_reg_14091(14),
      O => \gmem_addr_2_reg_15098[14]_i_5_n_4\
    );
\gmem_addr_2_reg_15098[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(11),
      I1 => W3_read_reg_14091(13),
      O => \gmem_addr_2_reg_15098[14]_i_6_n_4\
    );
\gmem_addr_2_reg_15098[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(18),
      I1 => W3_read_reg_14091(20),
      O => \gmem_addr_2_reg_15098[18]_i_3_n_4\
    );
\gmem_addr_2_reg_15098[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(17),
      I1 => W3_read_reg_14091(19),
      O => \gmem_addr_2_reg_15098[18]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(16),
      I1 => W3_read_reg_14091(18),
      O => \gmem_addr_2_reg_15098[18]_i_5_n_4\
    );
\gmem_addr_2_reg_15098[18]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(15),
      I1 => W3_read_reg_14091(17),
      O => \gmem_addr_2_reg_15098[18]_i_6_n_4\
    );
\gmem_addr_2_reg_15098[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(22),
      I1 => W3_read_reg_14091(24),
      O => \gmem_addr_2_reg_15098[22]_i_3_n_4\
    );
\gmem_addr_2_reg_15098[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(21),
      I1 => W3_read_reg_14091(23),
      O => \gmem_addr_2_reg_15098[22]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(20),
      I1 => W3_read_reg_14091(22),
      O => \gmem_addr_2_reg_15098[22]_i_5_n_4\
    );
\gmem_addr_2_reg_15098[22]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(19),
      I1 => W3_read_reg_14091(21),
      O => \gmem_addr_2_reg_15098[22]_i_6_n_4\
    );
\gmem_addr_2_reg_15098[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(26),
      I1 => W3_read_reg_14091(28),
      O => \gmem_addr_2_reg_15098[26]_i_3_n_4\
    );
\gmem_addr_2_reg_15098[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(25),
      I1 => W3_read_reg_14091(27),
      O => \gmem_addr_2_reg_15098[26]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(24),
      I1 => W3_read_reg_14091(26),
      O => \gmem_addr_2_reg_15098[26]_i_5_n_4\
    );
\gmem_addr_2_reg_15098[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(23),
      I1 => W3_read_reg_14091(25),
      O => \gmem_addr_2_reg_15098[26]_i_6_n_4\
    );
\gmem_addr_2_reg_15098[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(2),
      I1 => W3_read_reg_14091(4),
      O => \gmem_addr_2_reg_15098[2]_i_2_n_4\
    );
\gmem_addr_2_reg_15098[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(1),
      I1 => W3_read_reg_14091(3),
      O => \gmem_addr_2_reg_15098[2]_i_3_n_4\
    );
\gmem_addr_2_reg_15098[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(0),
      I1 => W3_read_reg_14091(2),
      O => \gmem_addr_2_reg_15098[2]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(30),
      I1 => W3_read_reg_14091(32),
      O => \gmem_addr_2_reg_15098[30]_i_3_n_4\
    );
\gmem_addr_2_reg_15098[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(29),
      I1 => W3_read_reg_14091(31),
      O => \gmem_addr_2_reg_15098[30]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(28),
      I1 => W3_read_reg_14091(30),
      O => \gmem_addr_2_reg_15098[30]_i_5_n_4\
    );
\gmem_addr_2_reg_15098[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(27),
      I1 => W3_read_reg_14091(29),
      O => \gmem_addr_2_reg_15098[30]_i_6_n_4\
    );
\gmem_addr_2_reg_15098[34]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(34),
      I1 => W3_read_reg_14091(36),
      O => \gmem_addr_2_reg_15098[34]_i_3_n_4\
    );
\gmem_addr_2_reg_15098[34]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(33),
      I1 => W3_read_reg_14091(35),
      O => \gmem_addr_2_reg_15098[34]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[34]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(32),
      I1 => W3_read_reg_14091(34),
      O => \gmem_addr_2_reg_15098[34]_i_5_n_4\
    );
\gmem_addr_2_reg_15098[34]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(31),
      I1 => W3_read_reg_14091(33),
      O => \gmem_addr_2_reg_15098[34]_i_6_n_4\
    );
\gmem_addr_2_reg_15098[38]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(38),
      I1 => W3_read_reg_14091(40),
      O => \gmem_addr_2_reg_15098[38]_i_3_n_4\
    );
\gmem_addr_2_reg_15098[38]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(37),
      I1 => W3_read_reg_14091(39),
      O => \gmem_addr_2_reg_15098[38]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[38]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(36),
      I1 => W3_read_reg_14091(38),
      O => \gmem_addr_2_reg_15098[38]_i_5_n_4\
    );
\gmem_addr_2_reg_15098[38]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(35),
      I1 => W3_read_reg_14091(37),
      O => \gmem_addr_2_reg_15098[38]_i_6_n_4\
    );
\gmem_addr_2_reg_15098[42]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(42),
      I1 => W3_read_reg_14091(44),
      O => \gmem_addr_2_reg_15098[42]_i_3_n_4\
    );
\gmem_addr_2_reg_15098[42]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(41),
      I1 => W3_read_reg_14091(43),
      O => \gmem_addr_2_reg_15098[42]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[42]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(40),
      I1 => W3_read_reg_14091(42),
      O => \gmem_addr_2_reg_15098[42]_i_5_n_4\
    );
\gmem_addr_2_reg_15098[42]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(39),
      I1 => W3_read_reg_14091(41),
      O => \gmem_addr_2_reg_15098[42]_i_6_n_4\
    );
\gmem_addr_2_reg_15098[46]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(46),
      I1 => W3_read_reg_14091(48),
      O => \gmem_addr_2_reg_15098[46]_i_3_n_4\
    );
\gmem_addr_2_reg_15098[46]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(45),
      I1 => W3_read_reg_14091(47),
      O => \gmem_addr_2_reg_15098[46]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[46]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(44),
      I1 => W3_read_reg_14091(46),
      O => \gmem_addr_2_reg_15098[46]_i_5_n_4\
    );
\gmem_addr_2_reg_15098[46]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(43),
      I1 => W3_read_reg_14091(45),
      O => \gmem_addr_2_reg_15098[46]_i_6_n_4\
    );
\gmem_addr_2_reg_15098[50]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(50),
      I1 => W3_read_reg_14091(52),
      O => \gmem_addr_2_reg_15098[50]_i_3_n_4\
    );
\gmem_addr_2_reg_15098[50]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(49),
      I1 => W3_read_reg_14091(51),
      O => \gmem_addr_2_reg_15098[50]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[50]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(48),
      I1 => W3_read_reg_14091(50),
      O => \gmem_addr_2_reg_15098[50]_i_5_n_4\
    );
\gmem_addr_2_reg_15098[50]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(47),
      I1 => W3_read_reg_14091(49),
      O => \gmem_addr_2_reg_15098[50]_i_6_n_4\
    );
\gmem_addr_2_reg_15098[54]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(54),
      I1 => W3_read_reg_14091(56),
      O => \gmem_addr_2_reg_15098[54]_i_3_n_4\
    );
\gmem_addr_2_reg_15098[54]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(53),
      I1 => W3_read_reg_14091(55),
      O => \gmem_addr_2_reg_15098[54]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[54]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(52),
      I1 => W3_read_reg_14091(54),
      O => \gmem_addr_2_reg_15098[54]_i_5_n_4\
    );
\gmem_addr_2_reg_15098[54]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(51),
      I1 => W3_read_reg_14091(53),
      O => \gmem_addr_2_reg_15098[54]_i_6_n_4\
    );
\gmem_addr_2_reg_15098[58]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(58),
      I1 => W3_read_reg_14091(60),
      O => \gmem_addr_2_reg_15098[58]_i_3_n_4\
    );
\gmem_addr_2_reg_15098[58]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(57),
      I1 => W3_read_reg_14091(59),
      O => \gmem_addr_2_reg_15098[58]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[58]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(56),
      I1 => W3_read_reg_14091(58),
      O => \gmem_addr_2_reg_15098[58]_i_5_n_4\
    );
\gmem_addr_2_reg_15098[58]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(55),
      I1 => W3_read_reg_14091(57),
      O => \gmem_addr_2_reg_15098[58]_i_6_n_4\
    );
\gmem_addr_2_reg_15098[61]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(61),
      I1 => W3_read_reg_14091(63),
      O => \gmem_addr_2_reg_15098[61]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[61]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(60),
      I1 => W3_read_reg_14091(62),
      O => \gmem_addr_2_reg_15098[61]_i_5_n_4\
    );
\gmem_addr_2_reg_15098[61]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(59),
      I1 => W3_read_reg_14091(61),
      O => \gmem_addr_2_reg_15098[61]_i_6_n_4\
    );
\gmem_addr_2_reg_15098[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(0),
      I1 => zext_ln51_7_reg_15075(0),
      O => \gmem_addr_2_reg_15098[6]_i_10_n_4\
    );
\gmem_addr_2_reg_15098[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(6),
      I1 => W3_read_reg_14091(8),
      O => \gmem_addr_2_reg_15098[6]_i_3_n_4\
    );
\gmem_addr_2_reg_15098[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(5),
      I1 => W3_read_reg_14091(7),
      O => \gmem_addr_2_reg_15098[6]_i_4_n_4\
    );
\gmem_addr_2_reg_15098[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(4),
      I1 => W3_read_reg_14091(6),
      O => \gmem_addr_2_reg_15098[6]_i_5_n_4\
    );
\gmem_addr_2_reg_15098[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_6_fu_10919_p2(3),
      I1 => W3_read_reg_14091(5),
      O => \gmem_addr_2_reg_15098[6]_i_6_n_4\
    );
\gmem_addr_2_reg_15098[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(3),
      I1 => zext_ln51_7_reg_15075(3),
      O => \gmem_addr_2_reg_15098[6]_i_7_n_4\
    );
\gmem_addr_2_reg_15098[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(2),
      I1 => zext_ln51_7_reg_15075(2),
      O => \gmem_addr_2_reg_15098[6]_i_8_n_4\
    );
\gmem_addr_2_reg_15098[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul3_reg_6365(1),
      I1 => zext_ln51_7_reg_15075(1),
      O => \gmem_addr_2_reg_15098[6]_i_9_n_4\
    );
\gmem_addr_2_reg_15098_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(0),
      Q => gmem_addr_2_reg_15098(0),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(10),
      Q => gmem_addr_2_reg_15098(10),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[6]_i_1_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[10]_i_1_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[10]_i_1_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[10]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[10]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_6_fu_10919_p2(10 downto 7),
      O(3 downto 0) => sext_ln58_2_fu_10947_p1(10 downto 7),
      S(3) => \gmem_addr_2_reg_15098[10]_i_3_n_4\,
      S(2) => \gmem_addr_2_reg_15098[10]_i_4_n_4\,
      S(1) => \gmem_addr_2_reg_15098[10]_i_5_n_4\,
      S(0) => \gmem_addr_2_reg_15098[10]_i_6_n_4\
    );
\gmem_addr_2_reg_15098_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[6]_i_2_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[10]_i_2_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[10]_i_2_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[10]_i_2_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[10]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(7 downto 4),
      O(3 downto 0) => add_ln58_6_fu_10919_p2(7 downto 4),
      S(3) => \gmem_addr_2_reg_15098[10]_i_7_n_4\,
      S(2) => \gmem_addr_2_reg_15098[10]_i_8_n_4\,
      S(1) => \gmem_addr_2_reg_15098[10]_i_9_n_4\,
      S(0) => \gmem_addr_2_reg_15098[10]_i_10_n_4\
    );
\gmem_addr_2_reg_15098_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(11),
      Q => gmem_addr_2_reg_15098(11),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(12),
      Q => gmem_addr_2_reg_15098(12),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(13),
      Q => gmem_addr_2_reg_15098(13),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(14),
      Q => gmem_addr_2_reg_15098(14),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[10]_i_1_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[14]_i_1_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[14]_i_1_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[14]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[14]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_6_fu_10919_p2(14 downto 11),
      O(3 downto 0) => sext_ln58_2_fu_10947_p1(14 downto 11),
      S(3) => \gmem_addr_2_reg_15098[14]_i_3_n_4\,
      S(2) => \gmem_addr_2_reg_15098[14]_i_4_n_4\,
      S(1) => \gmem_addr_2_reg_15098[14]_i_5_n_4\,
      S(0) => \gmem_addr_2_reg_15098[14]_i_6_n_4\
    );
\gmem_addr_2_reg_15098_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[10]_i_2_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[14]_i_2_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[14]_i_2_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[14]_i_2_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[14]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(11 downto 8),
      O(3 downto 0) => add_ln58_6_fu_10919_p2(11 downto 8),
      S(3 downto 0) => phi_mul3_reg_6365(11 downto 8)
    );
\gmem_addr_2_reg_15098_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(15),
      Q => gmem_addr_2_reg_15098(15),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(16),
      Q => gmem_addr_2_reg_15098(16),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(17),
      Q => gmem_addr_2_reg_15098(17),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(18),
      Q => gmem_addr_2_reg_15098(18),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[14]_i_1_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[18]_i_1_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[18]_i_1_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[18]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[18]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_6_fu_10919_p2(18 downto 15),
      O(3 downto 0) => sext_ln58_2_fu_10947_p1(18 downto 15),
      S(3) => \gmem_addr_2_reg_15098[18]_i_3_n_4\,
      S(2) => \gmem_addr_2_reg_15098[18]_i_4_n_4\,
      S(1) => \gmem_addr_2_reg_15098[18]_i_5_n_4\,
      S(0) => \gmem_addr_2_reg_15098[18]_i_6_n_4\
    );
\gmem_addr_2_reg_15098_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[14]_i_2_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[18]_i_2_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[18]_i_2_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[18]_i_2_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[18]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(15 downto 12),
      O(3 downto 0) => add_ln58_6_fu_10919_p2(15 downto 12),
      S(3 downto 0) => phi_mul3_reg_6365(15 downto 12)
    );
\gmem_addr_2_reg_15098_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(19),
      Q => gmem_addr_2_reg_15098(19),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(1),
      Q => gmem_addr_2_reg_15098(1),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(20),
      Q => gmem_addr_2_reg_15098(20),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(21),
      Q => gmem_addr_2_reg_15098(21),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(22),
      Q => gmem_addr_2_reg_15098(22),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[18]_i_1_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[22]_i_1_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[22]_i_1_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[22]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[22]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_6_fu_10919_p2(22 downto 19),
      O(3 downto 0) => sext_ln58_2_fu_10947_p1(22 downto 19),
      S(3) => \gmem_addr_2_reg_15098[22]_i_3_n_4\,
      S(2) => \gmem_addr_2_reg_15098[22]_i_4_n_4\,
      S(1) => \gmem_addr_2_reg_15098[22]_i_5_n_4\,
      S(0) => \gmem_addr_2_reg_15098[22]_i_6_n_4\
    );
\gmem_addr_2_reg_15098_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[18]_i_2_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[22]_i_2_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[22]_i_2_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[22]_i_2_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[22]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(19 downto 16),
      O(3 downto 0) => add_ln58_6_fu_10919_p2(19 downto 16),
      S(3 downto 0) => phi_mul3_reg_6365(19 downto 16)
    );
\gmem_addr_2_reg_15098_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(23),
      Q => gmem_addr_2_reg_15098(23),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(24),
      Q => gmem_addr_2_reg_15098(24),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(25),
      Q => gmem_addr_2_reg_15098(25),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(26),
      Q => gmem_addr_2_reg_15098(26),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[22]_i_1_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[26]_i_1_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[26]_i_1_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[26]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[26]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_6_fu_10919_p2(26 downto 23),
      O(3 downto 0) => sext_ln58_2_fu_10947_p1(26 downto 23),
      S(3) => \gmem_addr_2_reg_15098[26]_i_3_n_4\,
      S(2) => \gmem_addr_2_reg_15098[26]_i_4_n_4\,
      S(1) => \gmem_addr_2_reg_15098[26]_i_5_n_4\,
      S(0) => \gmem_addr_2_reg_15098[26]_i_6_n_4\
    );
\gmem_addr_2_reg_15098_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[22]_i_2_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[26]_i_2_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[26]_i_2_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[26]_i_2_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[26]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(23 downto 20),
      O(3 downto 0) => add_ln58_6_fu_10919_p2(23 downto 20),
      S(3 downto 0) => phi_mul3_reg_6365(23 downto 20)
    );
\gmem_addr_2_reg_15098_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(27),
      Q => gmem_addr_2_reg_15098(27),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(28),
      Q => gmem_addr_2_reg_15098(28),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(29),
      Q => gmem_addr_2_reg_15098(29),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(2),
      Q => gmem_addr_2_reg_15098(2),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_2_reg_15098_reg[2]_i_1_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[2]_i_1_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[2]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[2]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => add_ln58_6_fu_10919_p2(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => sext_ln58_2_fu_10947_p1(2 downto 0),
      O(0) => \NLW_gmem_addr_2_reg_15098_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \gmem_addr_2_reg_15098[2]_i_2_n_4\,
      S(2) => \gmem_addr_2_reg_15098[2]_i_3_n_4\,
      S(1) => \gmem_addr_2_reg_15098[2]_i_4_n_4\,
      S(0) => W3_read_reg_14091(1)
    );
\gmem_addr_2_reg_15098_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(30),
      Q => gmem_addr_2_reg_15098(30),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[26]_i_1_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[30]_i_1_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[30]_i_1_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[30]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[30]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_6_fu_10919_p2(30 downto 27),
      O(3 downto 0) => sext_ln58_2_fu_10947_p1(30 downto 27),
      S(3) => \gmem_addr_2_reg_15098[30]_i_3_n_4\,
      S(2) => \gmem_addr_2_reg_15098[30]_i_4_n_4\,
      S(1) => \gmem_addr_2_reg_15098[30]_i_5_n_4\,
      S(0) => \gmem_addr_2_reg_15098[30]_i_6_n_4\
    );
\gmem_addr_2_reg_15098_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[26]_i_2_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[30]_i_2_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[30]_i_2_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[30]_i_2_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[30]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(27 downto 24),
      O(3 downto 0) => add_ln58_6_fu_10919_p2(27 downto 24),
      S(3 downto 0) => phi_mul3_reg_6365(27 downto 24)
    );
\gmem_addr_2_reg_15098_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(31),
      Q => gmem_addr_2_reg_15098(31),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(32),
      Q => gmem_addr_2_reg_15098(32),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(33),
      Q => gmem_addr_2_reg_15098(33),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(34),
      Q => gmem_addr_2_reg_15098(34),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[34]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[30]_i_1_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[34]_i_1_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[34]_i_1_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[34]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[34]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_6_fu_10919_p2(34 downto 31),
      O(3 downto 0) => sext_ln58_2_fu_10947_p1(34 downto 31),
      S(3) => \gmem_addr_2_reg_15098[34]_i_3_n_4\,
      S(2) => \gmem_addr_2_reg_15098[34]_i_4_n_4\,
      S(1) => \gmem_addr_2_reg_15098[34]_i_5_n_4\,
      S(0) => \gmem_addr_2_reg_15098[34]_i_6_n_4\
    );
\gmem_addr_2_reg_15098_reg[34]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[30]_i_2_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[34]_i_2_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[34]_i_2_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[34]_i_2_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[34]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(31 downto 28),
      O(3 downto 0) => add_ln58_6_fu_10919_p2(31 downto 28),
      S(3 downto 0) => phi_mul3_reg_6365(31 downto 28)
    );
\gmem_addr_2_reg_15098_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(35),
      Q => gmem_addr_2_reg_15098(35),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(36),
      Q => gmem_addr_2_reg_15098(36),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(37),
      Q => gmem_addr_2_reg_15098(37),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(38),
      Q => gmem_addr_2_reg_15098(38),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[34]_i_1_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[38]_i_1_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[38]_i_1_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[38]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[38]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_6_fu_10919_p2(38 downto 35),
      O(3 downto 0) => sext_ln58_2_fu_10947_p1(38 downto 35),
      S(3) => \gmem_addr_2_reg_15098[38]_i_3_n_4\,
      S(2) => \gmem_addr_2_reg_15098[38]_i_4_n_4\,
      S(1) => \gmem_addr_2_reg_15098[38]_i_5_n_4\,
      S(0) => \gmem_addr_2_reg_15098[38]_i_6_n_4\
    );
\gmem_addr_2_reg_15098_reg[38]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[34]_i_2_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[38]_i_2_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[38]_i_2_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[38]_i_2_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[38]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(35 downto 32),
      O(3 downto 0) => add_ln58_6_fu_10919_p2(35 downto 32),
      S(3 downto 0) => phi_mul3_reg_6365(35 downto 32)
    );
\gmem_addr_2_reg_15098_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(39),
      Q => gmem_addr_2_reg_15098(39),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(3),
      Q => gmem_addr_2_reg_15098(3),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(40),
      Q => gmem_addr_2_reg_15098(40),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(41),
      Q => gmem_addr_2_reg_15098(41),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(42),
      Q => gmem_addr_2_reg_15098(42),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[42]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[38]_i_1_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[42]_i_1_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[42]_i_1_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[42]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[42]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_6_fu_10919_p2(42 downto 39),
      O(3 downto 0) => sext_ln58_2_fu_10947_p1(42 downto 39),
      S(3) => \gmem_addr_2_reg_15098[42]_i_3_n_4\,
      S(2) => \gmem_addr_2_reg_15098[42]_i_4_n_4\,
      S(1) => \gmem_addr_2_reg_15098[42]_i_5_n_4\,
      S(0) => \gmem_addr_2_reg_15098[42]_i_6_n_4\
    );
\gmem_addr_2_reg_15098_reg[42]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[38]_i_2_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[42]_i_2_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[42]_i_2_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[42]_i_2_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[42]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(39 downto 36),
      O(3 downto 0) => add_ln58_6_fu_10919_p2(39 downto 36),
      S(3 downto 0) => phi_mul3_reg_6365(39 downto 36)
    );
\gmem_addr_2_reg_15098_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(43),
      Q => gmem_addr_2_reg_15098(43),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(44),
      Q => gmem_addr_2_reg_15098(44),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(45),
      Q => gmem_addr_2_reg_15098(45),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(46),
      Q => gmem_addr_2_reg_15098(46),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[46]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[42]_i_1_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[46]_i_1_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[46]_i_1_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[46]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[46]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_6_fu_10919_p2(46 downto 43),
      O(3 downto 0) => sext_ln58_2_fu_10947_p1(46 downto 43),
      S(3) => \gmem_addr_2_reg_15098[46]_i_3_n_4\,
      S(2) => \gmem_addr_2_reg_15098[46]_i_4_n_4\,
      S(1) => \gmem_addr_2_reg_15098[46]_i_5_n_4\,
      S(0) => \gmem_addr_2_reg_15098[46]_i_6_n_4\
    );
\gmem_addr_2_reg_15098_reg[46]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[42]_i_2_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[46]_i_2_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[46]_i_2_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[46]_i_2_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[46]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(43 downto 40),
      O(3 downto 0) => add_ln58_6_fu_10919_p2(43 downto 40),
      S(3 downto 0) => phi_mul3_reg_6365(43 downto 40)
    );
\gmem_addr_2_reg_15098_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(47),
      Q => gmem_addr_2_reg_15098(47),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(48),
      Q => gmem_addr_2_reg_15098(48),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(49),
      Q => gmem_addr_2_reg_15098(49),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(4),
      Q => gmem_addr_2_reg_15098(4),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(50),
      Q => gmem_addr_2_reg_15098(50),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[50]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[46]_i_1_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[50]_i_1_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[50]_i_1_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[50]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[50]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_6_fu_10919_p2(50 downto 47),
      O(3 downto 0) => sext_ln58_2_fu_10947_p1(50 downto 47),
      S(3) => \gmem_addr_2_reg_15098[50]_i_3_n_4\,
      S(2) => \gmem_addr_2_reg_15098[50]_i_4_n_4\,
      S(1) => \gmem_addr_2_reg_15098[50]_i_5_n_4\,
      S(0) => \gmem_addr_2_reg_15098[50]_i_6_n_4\
    );
\gmem_addr_2_reg_15098_reg[50]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[46]_i_2_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[50]_i_2_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[50]_i_2_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[50]_i_2_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[50]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(47 downto 44),
      O(3 downto 0) => add_ln58_6_fu_10919_p2(47 downto 44),
      S(3 downto 0) => phi_mul3_reg_6365(47 downto 44)
    );
\gmem_addr_2_reg_15098_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(51),
      Q => gmem_addr_2_reg_15098(51),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(52),
      Q => gmem_addr_2_reg_15098(52),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(53),
      Q => gmem_addr_2_reg_15098(53),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(54),
      Q => gmem_addr_2_reg_15098(54),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[50]_i_1_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[54]_i_1_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[54]_i_1_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[54]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[54]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_6_fu_10919_p2(54 downto 51),
      O(3 downto 0) => sext_ln58_2_fu_10947_p1(54 downto 51),
      S(3) => \gmem_addr_2_reg_15098[54]_i_3_n_4\,
      S(2) => \gmem_addr_2_reg_15098[54]_i_4_n_4\,
      S(1) => \gmem_addr_2_reg_15098[54]_i_5_n_4\,
      S(0) => \gmem_addr_2_reg_15098[54]_i_6_n_4\
    );
\gmem_addr_2_reg_15098_reg[54]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[50]_i_2_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[54]_i_2_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[54]_i_2_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[54]_i_2_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[54]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(51 downto 48),
      O(3 downto 0) => add_ln58_6_fu_10919_p2(51 downto 48),
      S(3 downto 0) => phi_mul3_reg_6365(51 downto 48)
    );
\gmem_addr_2_reg_15098_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(55),
      Q => gmem_addr_2_reg_15098(55),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(56),
      Q => gmem_addr_2_reg_15098(56),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(57),
      Q => gmem_addr_2_reg_15098(57),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(58),
      Q => gmem_addr_2_reg_15098(58),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[54]_i_1_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[58]_i_1_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[58]_i_1_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[58]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[58]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_6_fu_10919_p2(58 downto 55),
      O(3 downto 0) => sext_ln58_2_fu_10947_p1(58 downto 55),
      S(3) => \gmem_addr_2_reg_15098[58]_i_3_n_4\,
      S(2) => \gmem_addr_2_reg_15098[58]_i_4_n_4\,
      S(1) => \gmem_addr_2_reg_15098[58]_i_5_n_4\,
      S(0) => \gmem_addr_2_reg_15098[58]_i_6_n_4\
    );
\gmem_addr_2_reg_15098_reg[58]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[54]_i_2_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[58]_i_2_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[58]_i_2_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[58]_i_2_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[58]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(55 downto 52),
      O(3 downto 0) => add_ln58_6_fu_10919_p2(55 downto 52),
      S(3 downto 0) => phi_mul3_reg_6365(55 downto 52)
    );
\gmem_addr_2_reg_15098_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(59),
      Q => gmem_addr_2_reg_15098(59),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(5),
      Q => gmem_addr_2_reg_15098(5),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(60),
      Q => gmem_addr_2_reg_15098(60),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(61),
      Q => gmem_addr_2_reg_15098(61),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[58]_i_1_n_4\,
      CO(3 downto 2) => \NLW_gmem_addr_2_reg_15098_reg[61]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem_addr_2_reg_15098_reg[61]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[61]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => add_ln58_6_fu_10919_p2(60 downto 59),
      O(3) => \NLW_gmem_addr_2_reg_15098_reg[61]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sext_ln58_2_fu_10947_p1(61 downto 59),
      S(3) => '0',
      S(2) => \gmem_addr_2_reg_15098[61]_i_4_n_4\,
      S(1) => \gmem_addr_2_reg_15098[61]_i_5_n_4\,
      S(0) => \gmem_addr_2_reg_15098[61]_i_6_n_4\
    );
\gmem_addr_2_reg_15098_reg[61]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[61]_i_3_n_4\,
      CO(3 downto 1) => \NLW_gmem_addr_2_reg_15098_reg[61]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gmem_addr_2_reg_15098_reg[61]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phi_mul3_reg_6365(60),
      O(3 downto 2) => \NLW_gmem_addr_2_reg_15098_reg[61]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln58_6_fu_10919_p2(61 downto 60),
      S(3 downto 2) => B"00",
      S(1 downto 0) => phi_mul3_reg_6365(61 downto 60)
    );
\gmem_addr_2_reg_15098_reg[61]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[58]_i_2_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[61]_i_3_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[61]_i_3_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[61]_i_3_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[61]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(59 downto 56),
      O(3 downto 0) => add_ln58_6_fu_10919_p2(59 downto 56),
      S(3 downto 0) => phi_mul3_reg_6365(59 downto 56)
    );
\gmem_addr_2_reg_15098_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(6),
      Q => gmem_addr_2_reg_15098(6),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_15098_reg[2]_i_1_n_4\,
      CO(3) => \gmem_addr_2_reg_15098_reg[6]_i_1_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[6]_i_1_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[6]_i_1_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[6]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_6_fu_10919_p2(6 downto 3),
      O(3 downto 0) => sext_ln58_2_fu_10947_p1(6 downto 3),
      S(3) => \gmem_addr_2_reg_15098[6]_i_3_n_4\,
      S(2) => \gmem_addr_2_reg_15098[6]_i_4_n_4\,
      S(1) => \gmem_addr_2_reg_15098[6]_i_5_n_4\,
      S(0) => \gmem_addr_2_reg_15098[6]_i_6_n_4\
    );
\gmem_addr_2_reg_15098_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_2_reg_15098_reg[6]_i_2_n_4\,
      CO(2) => \gmem_addr_2_reg_15098_reg[6]_i_2_n_5\,
      CO(1) => \gmem_addr_2_reg_15098_reg[6]_i_2_n_6\,
      CO(0) => \gmem_addr_2_reg_15098_reg[6]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul3_reg_6365(3 downto 0),
      O(3 downto 0) => add_ln58_6_fu_10919_p2(3 downto 0),
      S(3) => \gmem_addr_2_reg_15098[6]_i_7_n_4\,
      S(2) => \gmem_addr_2_reg_15098[6]_i_8_n_4\,
      S(1) => \gmem_addr_2_reg_15098[6]_i_9_n_4\,
      S(0) => \gmem_addr_2_reg_15098[6]_i_10_n_4\
    );
\gmem_addr_2_reg_15098_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(7),
      Q => gmem_addr_2_reg_15098(7),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(8),
      Q => gmem_addr_2_reg_15098(8),
      R => '0'
    );
\gmem_addr_2_reg_15098_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce0_local,
      D => sext_ln58_2_fu_10947_p1(9),
      Q => gmem_addr_2_reg_15098(9),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(0),
      Q => gmem_addr_read_reg_14951(0),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(10),
      Q => gmem_addr_read_reg_14951(10),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(11),
      Q => gmem_addr_read_reg_14951(11),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(12),
      Q => gmem_addr_read_reg_14951(12),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(13),
      Q => gmem_addr_read_reg_14951(13),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(14),
      Q => gmem_addr_read_reg_14951(14),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(15),
      Q => gmem_addr_read_reg_14951(15),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(16),
      Q => gmem_addr_read_reg_14951(16),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(17),
      Q => gmem_addr_read_reg_14951(17),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(18),
      Q => gmem_addr_read_reg_14951(18),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(19),
      Q => gmem_addr_read_reg_14951(19),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(1),
      Q => gmem_addr_read_reg_14951(1),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(20),
      Q => gmem_addr_read_reg_14951(20),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(21),
      Q => gmem_addr_read_reg_14951(21),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(22),
      Q => gmem_addr_read_reg_14951(22),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(23),
      Q => gmem_addr_read_reg_14951(23),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(24),
      Q => gmem_addr_read_reg_14951(24),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(25),
      Q => gmem_addr_read_reg_14951(25),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(26),
      Q => gmem_addr_read_reg_14951(26),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(27),
      Q => gmem_addr_read_reg_14951(27),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(28),
      Q => gmem_addr_read_reg_14951(28),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(29),
      Q => gmem_addr_read_reg_14951(29),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(2),
      Q => gmem_addr_read_reg_14951(2),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(30),
      Q => gmem_addr_read_reg_14951(30),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(31),
      Q => gmem_addr_read_reg_14951(31),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(3),
      Q => gmem_addr_read_reg_14951(3),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(4),
      Q => gmem_addr_read_reg_14951(4),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(5),
      Q => gmem_addr_read_reg_14951(5),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(6),
      Q => gmem_addr_read_reg_14951(6),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(7),
      Q => gmem_addr_read_reg_14951(7),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(8),
      Q => gmem_addr_read_reg_14951(8),
      R => '0'
    );
\gmem_addr_read_reg_14951_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => gmem_0_RDATA(9),
      Q => gmem_addr_read_reg_14951(9),
      R => '0'
    );
\gmem_addr_reg_14945[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(4),
      I1 => zext_ln51_reg_14912(4),
      O => \gmem_addr_reg_14945[10]_i_10_n_4\
    );
\gmem_addr_reg_14945[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(10),
      I1 => W1_read_reg_14101(12),
      O => \gmem_addr_reg_14945[10]_i_3_n_4\
    );
\gmem_addr_reg_14945[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(9),
      I1 => W1_read_reg_14101(11),
      O => \gmem_addr_reg_14945[10]_i_4_n_4\
    );
\gmem_addr_reg_14945[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(8),
      I1 => W1_read_reg_14101(10),
      O => \gmem_addr_reg_14945[10]_i_5_n_4\
    );
\gmem_addr_reg_14945[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(7),
      I1 => W1_read_reg_14101(9),
      O => \gmem_addr_reg_14945[10]_i_6_n_4\
    );
\gmem_addr_reg_14945[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(7),
      I1 => zext_ln51_reg_14912(7),
      O => \gmem_addr_reg_14945[10]_i_7_n_4\
    );
\gmem_addr_reg_14945[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(6),
      I1 => zext_ln51_reg_14912(6),
      O => \gmem_addr_reg_14945[10]_i_8_n_4\
    );
\gmem_addr_reg_14945[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(5),
      I1 => zext_ln51_reg_14912(5),
      O => \gmem_addr_reg_14945[10]_i_9_n_4\
    );
\gmem_addr_reg_14945[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(8),
      I1 => zext_ln51_reg_14912(8),
      O => \gmem_addr_reg_14945[14]_i_10_n_4\
    );
\gmem_addr_reg_14945[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(14),
      I1 => W1_read_reg_14101(16),
      O => \gmem_addr_reg_14945[14]_i_3_n_4\
    );
\gmem_addr_reg_14945[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(13),
      I1 => W1_read_reg_14101(15),
      O => \gmem_addr_reg_14945[14]_i_4_n_4\
    );
\gmem_addr_reg_14945[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(12),
      I1 => W1_read_reg_14101(14),
      O => \gmem_addr_reg_14945[14]_i_5_n_4\
    );
\gmem_addr_reg_14945[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(11),
      I1 => W1_read_reg_14101(13),
      O => \gmem_addr_reg_14945[14]_i_6_n_4\
    );
\gmem_addr_reg_14945[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(11),
      I1 => zext_ln51_reg_14912(11),
      O => \gmem_addr_reg_14945[14]_i_7_n_4\
    );
\gmem_addr_reg_14945[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(10),
      I1 => zext_ln51_reg_14912(10),
      O => \gmem_addr_reg_14945[14]_i_8_n_4\
    );
\gmem_addr_reg_14945[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(9),
      I1 => zext_ln51_reg_14912(9),
      O => \gmem_addr_reg_14945[14]_i_9_n_4\
    );
\gmem_addr_reg_14945[18]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(12),
      I1 => zext_ln51_reg_14912(12),
      O => \gmem_addr_reg_14945[18]_i_10_n_4\
    );
\gmem_addr_reg_14945[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(18),
      I1 => W1_read_reg_14101(20),
      O => \gmem_addr_reg_14945[18]_i_3_n_4\
    );
\gmem_addr_reg_14945[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(17),
      I1 => W1_read_reg_14101(19),
      O => \gmem_addr_reg_14945[18]_i_4_n_4\
    );
\gmem_addr_reg_14945[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(16),
      I1 => W1_read_reg_14101(18),
      O => \gmem_addr_reg_14945[18]_i_5_n_4\
    );
\gmem_addr_reg_14945[18]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(15),
      I1 => W1_read_reg_14101(17),
      O => \gmem_addr_reg_14945[18]_i_6_n_4\
    );
\gmem_addr_reg_14945[18]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(15),
      I1 => zext_ln51_reg_14912(15),
      O => \gmem_addr_reg_14945[18]_i_7_n_4\
    );
\gmem_addr_reg_14945[18]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(14),
      I1 => zext_ln51_reg_14912(14),
      O => \gmem_addr_reg_14945[18]_i_8_n_4\
    );
\gmem_addr_reg_14945[18]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(13),
      I1 => zext_ln51_reg_14912(13),
      O => \gmem_addr_reg_14945[18]_i_9_n_4\
    );
\gmem_addr_reg_14945[22]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(16),
      I1 => zext_ln51_reg_14912(16),
      O => \gmem_addr_reg_14945[22]_i_10_n_4\
    );
\gmem_addr_reg_14945[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(22),
      I1 => W1_read_reg_14101(24),
      O => \gmem_addr_reg_14945[22]_i_3_n_4\
    );
\gmem_addr_reg_14945[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(21),
      I1 => W1_read_reg_14101(23),
      O => \gmem_addr_reg_14945[22]_i_4_n_4\
    );
\gmem_addr_reg_14945[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(20),
      I1 => W1_read_reg_14101(22),
      O => \gmem_addr_reg_14945[22]_i_5_n_4\
    );
\gmem_addr_reg_14945[22]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(19),
      I1 => W1_read_reg_14101(21),
      O => \gmem_addr_reg_14945[22]_i_6_n_4\
    );
\gmem_addr_reg_14945[22]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(19),
      I1 => zext_ln51_reg_14912(19),
      O => \gmem_addr_reg_14945[22]_i_7_n_4\
    );
\gmem_addr_reg_14945[22]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(18),
      I1 => zext_ln51_reg_14912(18),
      O => \gmem_addr_reg_14945[22]_i_8_n_4\
    );
\gmem_addr_reg_14945[22]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(17),
      I1 => zext_ln51_reg_14912(17),
      O => \gmem_addr_reg_14945[22]_i_9_n_4\
    );
\gmem_addr_reg_14945[26]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(20),
      I1 => zext_ln51_reg_14912(20),
      O => \gmem_addr_reg_14945[26]_i_10_n_4\
    );
\gmem_addr_reg_14945[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(26),
      I1 => W1_read_reg_14101(28),
      O => \gmem_addr_reg_14945[26]_i_3_n_4\
    );
\gmem_addr_reg_14945[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(25),
      I1 => W1_read_reg_14101(27),
      O => \gmem_addr_reg_14945[26]_i_4_n_4\
    );
\gmem_addr_reg_14945[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(24),
      I1 => W1_read_reg_14101(26),
      O => \gmem_addr_reg_14945[26]_i_5_n_4\
    );
\gmem_addr_reg_14945[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(23),
      I1 => W1_read_reg_14101(25),
      O => \gmem_addr_reg_14945[26]_i_6_n_4\
    );
\gmem_addr_reg_14945[26]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(23),
      I1 => zext_ln51_reg_14912(23),
      O => \gmem_addr_reg_14945[26]_i_7_n_4\
    );
\gmem_addr_reg_14945[26]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(22),
      I1 => zext_ln51_reg_14912(22),
      O => \gmem_addr_reg_14945[26]_i_8_n_4\
    );
\gmem_addr_reg_14945[26]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(21),
      I1 => zext_ln51_reg_14912(21),
      O => \gmem_addr_reg_14945[26]_i_9_n_4\
    );
\gmem_addr_reg_14945[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(2),
      I1 => W1_read_reg_14101(4),
      O => \gmem_addr_reg_14945[2]_i_2_n_4\
    );
\gmem_addr_reg_14945[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(1),
      I1 => W1_read_reg_14101(3),
      O => \gmem_addr_reg_14945[2]_i_3_n_4\
    );
\gmem_addr_reg_14945[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(0),
      I1 => W1_read_reg_14101(2),
      O => \gmem_addr_reg_14945[2]_i_4_n_4\
    );
\gmem_addr_reg_14945[30]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(24),
      I1 => zext_ln51_reg_14912(24),
      O => \gmem_addr_reg_14945[30]_i_10_n_4\
    );
\gmem_addr_reg_14945[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(30),
      I1 => W1_read_reg_14101(32),
      O => \gmem_addr_reg_14945[30]_i_3_n_4\
    );
\gmem_addr_reg_14945[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(29),
      I1 => W1_read_reg_14101(31),
      O => \gmem_addr_reg_14945[30]_i_4_n_4\
    );
\gmem_addr_reg_14945[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(28),
      I1 => W1_read_reg_14101(30),
      O => \gmem_addr_reg_14945[30]_i_5_n_4\
    );
\gmem_addr_reg_14945[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(27),
      I1 => W1_read_reg_14101(29),
      O => \gmem_addr_reg_14945[30]_i_6_n_4\
    );
\gmem_addr_reg_14945[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(27),
      I1 => zext_ln51_reg_14912(27),
      O => \gmem_addr_reg_14945[30]_i_7_n_4\
    );
\gmem_addr_reg_14945[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(26),
      I1 => zext_ln51_reg_14912(26),
      O => \gmem_addr_reg_14945[30]_i_8_n_4\
    );
\gmem_addr_reg_14945[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(25),
      I1 => zext_ln51_reg_14912(25),
      O => \gmem_addr_reg_14945[30]_i_9_n_4\
    );
\gmem_addr_reg_14945[34]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(34),
      I1 => W1_read_reg_14101(36),
      O => \gmem_addr_reg_14945[34]_i_3_n_4\
    );
\gmem_addr_reg_14945[34]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(33),
      I1 => W1_read_reg_14101(35),
      O => \gmem_addr_reg_14945[34]_i_4_n_4\
    );
\gmem_addr_reg_14945[34]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(32),
      I1 => W1_read_reg_14101(34),
      O => \gmem_addr_reg_14945[34]_i_5_n_4\
    );
\gmem_addr_reg_14945[34]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(31),
      I1 => W1_read_reg_14101(33),
      O => \gmem_addr_reg_14945[34]_i_6_n_4\
    );
\gmem_addr_reg_14945[34]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(30),
      I1 => zext_ln51_reg_14912(30),
      O => \gmem_addr_reg_14945[34]_i_7_n_4\
    );
\gmem_addr_reg_14945[34]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(29),
      I1 => zext_ln51_reg_14912(29),
      O => \gmem_addr_reg_14945[34]_i_8_n_4\
    );
\gmem_addr_reg_14945[34]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(28),
      I1 => zext_ln51_reg_14912(28),
      O => \gmem_addr_reg_14945[34]_i_9_n_4\
    );
\gmem_addr_reg_14945[38]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(38),
      I1 => W1_read_reg_14101(40),
      O => \gmem_addr_reg_14945[38]_i_4_n_4\
    );
\gmem_addr_reg_14945[38]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(37),
      I1 => W1_read_reg_14101(39),
      O => \gmem_addr_reg_14945[38]_i_5_n_4\
    );
\gmem_addr_reg_14945[38]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(36),
      I1 => W1_read_reg_14101(38),
      O => \gmem_addr_reg_14945[38]_i_6_n_4\
    );
\gmem_addr_reg_14945[38]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(35),
      I1 => W1_read_reg_14101(37),
      O => \gmem_addr_reg_14945[38]_i_7_n_4\
    );
\gmem_addr_reg_14945[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(0),
      I1 => trunc_ln51_reg_14917,
      O => \gmem_addr_reg_14945[6]_i_10_n_4\
    );
\gmem_addr_reg_14945[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(6),
      I1 => W1_read_reg_14101(8),
      O => \gmem_addr_reg_14945[6]_i_3_n_4\
    );
\gmem_addr_reg_14945[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(5),
      I1 => W1_read_reg_14101(7),
      O => \gmem_addr_reg_14945[6]_i_4_n_4\
    );
\gmem_addr_reg_14945[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(4),
      I1 => W1_read_reg_14101(6),
      O => \gmem_addr_reg_14945[6]_i_5_n_4\
    );
\gmem_addr_reg_14945[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln58_fu_8583_p2(3),
      I1 => W1_read_reg_14101(5),
      O => \gmem_addr_reg_14945[6]_i_6_n_4\
    );
\gmem_addr_reg_14945[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(3),
      I1 => zext_ln51_reg_14912(3),
      O => \gmem_addr_reg_14945[6]_i_7_n_4\
    );
\gmem_addr_reg_14945[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(2),
      I1 => zext_ln51_reg_14912(2),
      O => \gmem_addr_reg_14945[6]_i_8_n_4\
    );
\gmem_addr_reg_14945[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_3225(1),
      I1 => zext_ln51_reg_14912(1),
      O => \gmem_addr_reg_14945[6]_i_9_n_4\
    );
\gmem_addr_reg_14945_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(0),
      Q => gmem_addr_reg_14945(0),
      R => '0'
    );
\gmem_addr_reg_14945_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(10),
      Q => gmem_addr_reg_14945(10),
      R => '0'
    );
\gmem_addr_reg_14945_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[6]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[10]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[10]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[10]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[10]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_fu_8583_p2(10 downto 7),
      O(3 downto 0) => sext_ln58_fu_8615_p1(10 downto 7),
      S(3) => \gmem_addr_reg_14945[10]_i_3_n_4\,
      S(2) => \gmem_addr_reg_14945[10]_i_4_n_4\,
      S(1) => \gmem_addr_reg_14945[10]_i_5_n_4\,
      S(0) => \gmem_addr_reg_14945[10]_i_6_n_4\
    );
\gmem_addr_reg_14945_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[6]_i_2_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[10]_i_2_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[10]_i_2_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[10]_i_2_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[10]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(7 downto 4),
      O(3 downto 0) => add_ln58_fu_8583_p2(7 downto 4),
      S(3) => \gmem_addr_reg_14945[10]_i_7_n_4\,
      S(2) => \gmem_addr_reg_14945[10]_i_8_n_4\,
      S(1) => \gmem_addr_reg_14945[10]_i_9_n_4\,
      S(0) => \gmem_addr_reg_14945[10]_i_10_n_4\
    );
\gmem_addr_reg_14945_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(11),
      Q => gmem_addr_reg_14945(11),
      R => '0'
    );
\gmem_addr_reg_14945_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(12),
      Q => gmem_addr_reg_14945(12),
      R => '0'
    );
\gmem_addr_reg_14945_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(13),
      Q => gmem_addr_reg_14945(13),
      R => '0'
    );
\gmem_addr_reg_14945_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(14),
      Q => gmem_addr_reg_14945(14),
      R => '0'
    );
\gmem_addr_reg_14945_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[10]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[14]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[14]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[14]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[14]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_fu_8583_p2(14 downto 11),
      O(3 downto 0) => sext_ln58_fu_8615_p1(14 downto 11),
      S(3) => \gmem_addr_reg_14945[14]_i_3_n_4\,
      S(2) => \gmem_addr_reg_14945[14]_i_4_n_4\,
      S(1) => \gmem_addr_reg_14945[14]_i_5_n_4\,
      S(0) => \gmem_addr_reg_14945[14]_i_6_n_4\
    );
\gmem_addr_reg_14945_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[10]_i_2_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[14]_i_2_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[14]_i_2_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[14]_i_2_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[14]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(11 downto 8),
      O(3 downto 0) => add_ln58_fu_8583_p2(11 downto 8),
      S(3) => \gmem_addr_reg_14945[14]_i_7_n_4\,
      S(2) => \gmem_addr_reg_14945[14]_i_8_n_4\,
      S(1) => \gmem_addr_reg_14945[14]_i_9_n_4\,
      S(0) => \gmem_addr_reg_14945[14]_i_10_n_4\
    );
\gmem_addr_reg_14945_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(15),
      Q => gmem_addr_reg_14945(15),
      R => '0'
    );
\gmem_addr_reg_14945_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(16),
      Q => gmem_addr_reg_14945(16),
      R => '0'
    );
\gmem_addr_reg_14945_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(17),
      Q => gmem_addr_reg_14945(17),
      R => '0'
    );
\gmem_addr_reg_14945_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(18),
      Q => gmem_addr_reg_14945(18),
      R => '0'
    );
\gmem_addr_reg_14945_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[14]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[18]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[18]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[18]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[18]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_fu_8583_p2(18 downto 15),
      O(3 downto 0) => sext_ln58_fu_8615_p1(18 downto 15),
      S(3) => \gmem_addr_reg_14945[18]_i_3_n_4\,
      S(2) => \gmem_addr_reg_14945[18]_i_4_n_4\,
      S(1) => \gmem_addr_reg_14945[18]_i_5_n_4\,
      S(0) => \gmem_addr_reg_14945[18]_i_6_n_4\
    );
\gmem_addr_reg_14945_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[14]_i_2_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[18]_i_2_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[18]_i_2_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[18]_i_2_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[18]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(15 downto 12),
      O(3 downto 0) => add_ln58_fu_8583_p2(15 downto 12),
      S(3) => \gmem_addr_reg_14945[18]_i_7_n_4\,
      S(2) => \gmem_addr_reg_14945[18]_i_8_n_4\,
      S(1) => \gmem_addr_reg_14945[18]_i_9_n_4\,
      S(0) => \gmem_addr_reg_14945[18]_i_10_n_4\
    );
\gmem_addr_reg_14945_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(19),
      Q => gmem_addr_reg_14945(19),
      R => '0'
    );
\gmem_addr_reg_14945_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(1),
      Q => gmem_addr_reg_14945(1),
      R => '0'
    );
\gmem_addr_reg_14945_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(20),
      Q => gmem_addr_reg_14945(20),
      R => '0'
    );
\gmem_addr_reg_14945_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(21),
      Q => gmem_addr_reg_14945(21),
      R => '0'
    );
\gmem_addr_reg_14945_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(22),
      Q => gmem_addr_reg_14945(22),
      R => '0'
    );
\gmem_addr_reg_14945_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[18]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[22]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[22]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[22]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[22]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_fu_8583_p2(22 downto 19),
      O(3 downto 0) => sext_ln58_fu_8615_p1(22 downto 19),
      S(3) => \gmem_addr_reg_14945[22]_i_3_n_4\,
      S(2) => \gmem_addr_reg_14945[22]_i_4_n_4\,
      S(1) => \gmem_addr_reg_14945[22]_i_5_n_4\,
      S(0) => \gmem_addr_reg_14945[22]_i_6_n_4\
    );
\gmem_addr_reg_14945_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[18]_i_2_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[22]_i_2_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[22]_i_2_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[22]_i_2_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[22]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(19 downto 16),
      O(3 downto 0) => add_ln58_fu_8583_p2(19 downto 16),
      S(3) => \gmem_addr_reg_14945[22]_i_7_n_4\,
      S(2) => \gmem_addr_reg_14945[22]_i_8_n_4\,
      S(1) => \gmem_addr_reg_14945[22]_i_9_n_4\,
      S(0) => \gmem_addr_reg_14945[22]_i_10_n_4\
    );
\gmem_addr_reg_14945_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(23),
      Q => gmem_addr_reg_14945(23),
      R => '0'
    );
\gmem_addr_reg_14945_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(24),
      Q => gmem_addr_reg_14945(24),
      R => '0'
    );
\gmem_addr_reg_14945_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(25),
      Q => gmem_addr_reg_14945(25),
      R => '0'
    );
\gmem_addr_reg_14945_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(26),
      Q => gmem_addr_reg_14945(26),
      R => '0'
    );
\gmem_addr_reg_14945_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[22]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[26]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[26]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[26]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[26]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_fu_8583_p2(26 downto 23),
      O(3 downto 0) => sext_ln58_fu_8615_p1(26 downto 23),
      S(3) => \gmem_addr_reg_14945[26]_i_3_n_4\,
      S(2) => \gmem_addr_reg_14945[26]_i_4_n_4\,
      S(1) => \gmem_addr_reg_14945[26]_i_5_n_4\,
      S(0) => \gmem_addr_reg_14945[26]_i_6_n_4\
    );
\gmem_addr_reg_14945_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[22]_i_2_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[26]_i_2_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[26]_i_2_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[26]_i_2_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[26]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(23 downto 20),
      O(3 downto 0) => add_ln58_fu_8583_p2(23 downto 20),
      S(3) => \gmem_addr_reg_14945[26]_i_7_n_4\,
      S(2) => \gmem_addr_reg_14945[26]_i_8_n_4\,
      S(1) => \gmem_addr_reg_14945[26]_i_9_n_4\,
      S(0) => \gmem_addr_reg_14945[26]_i_10_n_4\
    );
\gmem_addr_reg_14945_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(27),
      Q => gmem_addr_reg_14945(27),
      R => '0'
    );
\gmem_addr_reg_14945_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(28),
      Q => gmem_addr_reg_14945(28),
      R => '0'
    );
\gmem_addr_reg_14945_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(29),
      Q => gmem_addr_reg_14945(29),
      R => '0'
    );
\gmem_addr_reg_14945_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(2),
      Q => gmem_addr_reg_14945(2),
      R => '0'
    );
\gmem_addr_reg_14945_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_reg_14945_reg[2]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[2]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[2]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[2]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 1) => add_ln58_fu_8583_p2(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => sext_ln58_fu_8615_p1(2 downto 0),
      O(0) => \NLW_gmem_addr_reg_14945_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \gmem_addr_reg_14945[2]_i_2_n_4\,
      S(2) => \gmem_addr_reg_14945[2]_i_3_n_4\,
      S(1) => \gmem_addr_reg_14945[2]_i_4_n_4\,
      S(0) => W1_read_reg_14101(1)
    );
\gmem_addr_reg_14945_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(30),
      Q => gmem_addr_reg_14945(30),
      R => '0'
    );
\gmem_addr_reg_14945_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[26]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[30]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[30]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[30]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[30]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_fu_8583_p2(30 downto 27),
      O(3 downto 0) => sext_ln58_fu_8615_p1(30 downto 27),
      S(3) => \gmem_addr_reg_14945[30]_i_3_n_4\,
      S(2) => \gmem_addr_reg_14945[30]_i_4_n_4\,
      S(1) => \gmem_addr_reg_14945[30]_i_5_n_4\,
      S(0) => \gmem_addr_reg_14945[30]_i_6_n_4\
    );
\gmem_addr_reg_14945_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[26]_i_2_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[30]_i_2_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[30]_i_2_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[30]_i_2_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[30]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(27 downto 24),
      O(3 downto 0) => add_ln58_fu_8583_p2(27 downto 24),
      S(3) => \gmem_addr_reg_14945[30]_i_7_n_4\,
      S(2) => \gmem_addr_reg_14945[30]_i_8_n_4\,
      S(1) => \gmem_addr_reg_14945[30]_i_9_n_4\,
      S(0) => \gmem_addr_reg_14945[30]_i_10_n_4\
    );
\gmem_addr_reg_14945_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(31),
      Q => gmem_addr_reg_14945(31),
      R => '0'
    );
\gmem_addr_reg_14945_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(32),
      Q => gmem_addr_reg_14945(32),
      R => '0'
    );
\gmem_addr_reg_14945_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(33),
      Q => gmem_addr_reg_14945(33),
      R => '0'
    );
\gmem_addr_reg_14945_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(34),
      Q => gmem_addr_reg_14945(34),
      R => '0'
    );
\gmem_addr_reg_14945_reg[34]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[30]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[34]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[34]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[34]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[34]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_fu_8583_p2(34 downto 31),
      O(3 downto 0) => sext_ln58_fu_8615_p1(34 downto 31),
      S(3) => \gmem_addr_reg_14945[34]_i_3_n_4\,
      S(2) => \gmem_addr_reg_14945[34]_i_4_n_4\,
      S(1) => \gmem_addr_reg_14945[34]_i_5_n_4\,
      S(0) => \gmem_addr_reg_14945[34]_i_6_n_4\
    );
\gmem_addr_reg_14945_reg[34]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[30]_i_2_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[34]_i_2_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[34]_i_2_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[34]_i_2_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[34]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(31 downto 28),
      O(3 downto 0) => add_ln58_fu_8583_p2(31 downto 28),
      S(3) => phi_mul_reg_3225(31),
      S(2) => \gmem_addr_reg_14945[34]_i_7_n_4\,
      S(1) => \gmem_addr_reg_14945[34]_i_8_n_4\,
      S(0) => \gmem_addr_reg_14945[34]_i_9_n_4\
    );
\gmem_addr_reg_14945_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(35),
      Q => gmem_addr_reg_14945(35),
      R => '0'
    );
\gmem_addr_reg_14945_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(36),
      Q => gmem_addr_reg_14945(36),
      R => '0'
    );
\gmem_addr_reg_14945_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(37),
      Q => gmem_addr_reg_14945(37),
      R => '0'
    );
\gmem_addr_reg_14945_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(38),
      Q => gmem_addr_reg_14945(38),
      R => '0'
    );
\gmem_addr_reg_14945_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[34]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[38]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[38]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[38]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[38]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_fu_8583_p2(38 downto 35),
      O(3 downto 0) => sext_ln58_fu_8615_p1(38 downto 35),
      S(3) => \gmem_addr_reg_14945[38]_i_4_n_4\,
      S(2) => \gmem_addr_reg_14945[38]_i_5_n_4\,
      S(1) => \gmem_addr_reg_14945[38]_i_6_n_4\,
      S(0) => \gmem_addr_reg_14945[38]_i_7_n_4\
    );
\gmem_addr_reg_14945_reg[38]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[38]_i_3_n_4\,
      CO(3 downto 2) => \NLW_gmem_addr_reg_14945_reg[38]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem_addr_reg_14945_reg[38]_i_2_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[38]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => phi_mul_reg_3225(37 downto 36),
      O(3) => \NLW_gmem_addr_reg_14945_reg[38]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln58_fu_8583_p2(38 downto 36),
      S(3) => '0',
      S(2 downto 0) => phi_mul_reg_3225(38 downto 36)
    );
\gmem_addr_reg_14945_reg[38]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[34]_i_2_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[38]_i_3_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[38]_i_3_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[38]_i_3_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[38]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(35 downto 32),
      O(3 downto 0) => add_ln58_fu_8583_p2(35 downto 32),
      S(3 downto 0) => phi_mul_reg_3225(35 downto 32)
    );
\gmem_addr_reg_14945_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(39),
      Q => gmem_addr_reg_14945(39),
      R => '0'
    );
\gmem_addr_reg_14945_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(3),
      Q => gmem_addr_reg_14945(3),
      R => '0'
    );
\gmem_addr_reg_14945_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(40),
      Q => gmem_addr_reg_14945(40),
      R => '0'
    );
\gmem_addr_reg_14945_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(41),
      Q => gmem_addr_reg_14945(41),
      R => '0'
    );
\gmem_addr_reg_14945_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(42),
      Q => gmem_addr_reg_14945(42),
      R => '0'
    );
\gmem_addr_reg_14945_reg[42]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[38]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[42]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[42]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[42]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[42]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln58_fu_8615_p1(42 downto 39),
      S(3 downto 0) => W1_read_reg_14101(44 downto 41)
    );
\gmem_addr_reg_14945_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(43),
      Q => gmem_addr_reg_14945(43),
      R => '0'
    );
\gmem_addr_reg_14945_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(44),
      Q => gmem_addr_reg_14945(44),
      R => '0'
    );
\gmem_addr_reg_14945_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(45),
      Q => gmem_addr_reg_14945(45),
      R => '0'
    );
\gmem_addr_reg_14945_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(46),
      Q => gmem_addr_reg_14945(46),
      R => '0'
    );
\gmem_addr_reg_14945_reg[46]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[42]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[46]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[46]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[46]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[46]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln58_fu_8615_p1(46 downto 43),
      S(3 downto 0) => W1_read_reg_14101(48 downto 45)
    );
\gmem_addr_reg_14945_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(47),
      Q => gmem_addr_reg_14945(47),
      R => '0'
    );
\gmem_addr_reg_14945_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(48),
      Q => gmem_addr_reg_14945(48),
      R => '0'
    );
\gmem_addr_reg_14945_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(49),
      Q => gmem_addr_reg_14945(49),
      R => '0'
    );
\gmem_addr_reg_14945_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(4),
      Q => gmem_addr_reg_14945(4),
      R => '0'
    );
\gmem_addr_reg_14945_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(50),
      Q => gmem_addr_reg_14945(50),
      R => '0'
    );
\gmem_addr_reg_14945_reg[50]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[46]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[50]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[50]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[50]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[50]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln58_fu_8615_p1(50 downto 47),
      S(3 downto 0) => W1_read_reg_14101(52 downto 49)
    );
\gmem_addr_reg_14945_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(51),
      Q => gmem_addr_reg_14945(51),
      R => '0'
    );
\gmem_addr_reg_14945_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(52),
      Q => gmem_addr_reg_14945(52),
      R => '0'
    );
\gmem_addr_reg_14945_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(53),
      Q => gmem_addr_reg_14945(53),
      R => '0'
    );
\gmem_addr_reg_14945_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(54),
      Q => gmem_addr_reg_14945(54),
      R => '0'
    );
\gmem_addr_reg_14945_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[50]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[54]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[54]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[54]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[54]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln58_fu_8615_p1(54 downto 51),
      S(3 downto 0) => W1_read_reg_14101(56 downto 53)
    );
\gmem_addr_reg_14945_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(55),
      Q => gmem_addr_reg_14945(55),
      R => '0'
    );
\gmem_addr_reg_14945_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(56),
      Q => gmem_addr_reg_14945(56),
      R => '0'
    );
\gmem_addr_reg_14945_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(57),
      Q => gmem_addr_reg_14945(57),
      R => '0'
    );
\gmem_addr_reg_14945_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(58),
      Q => gmem_addr_reg_14945(58),
      R => '0'
    );
\gmem_addr_reg_14945_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[54]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[58]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[58]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[58]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[58]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln58_fu_8615_p1(58 downto 55),
      S(3 downto 0) => W1_read_reg_14101(60 downto 57)
    );
\gmem_addr_reg_14945_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(59),
      Q => gmem_addr_reg_14945(59),
      R => '0'
    );
\gmem_addr_reg_14945_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(5),
      Q => gmem_addr_reg_14945(5),
      R => '0'
    );
\gmem_addr_reg_14945_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(60),
      Q => gmem_addr_reg_14945(60),
      R => '0'
    );
\gmem_addr_reg_14945_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(61),
      Q => gmem_addr_reg_14945(61),
      R => '0'
    );
\gmem_addr_reg_14945_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[58]_i_1_n_4\,
      CO(3 downto 2) => \NLW_gmem_addr_reg_14945_reg[61]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem_addr_reg_14945_reg[61]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[61]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gmem_addr_reg_14945_reg[61]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sext_ln58_fu_8615_p1(61 downto 59),
      S(3) => '0',
      S(2 downto 0) => W1_read_reg_14101(63 downto 61)
    );
\gmem_addr_reg_14945_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(6),
      Q => gmem_addr_reg_14945(6),
      R => '0'
    );
\gmem_addr_reg_14945_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_14945_reg[2]_i_1_n_4\,
      CO(3) => \gmem_addr_reg_14945_reg[6]_i_1_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[6]_i_1_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[6]_i_1_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[6]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln58_fu_8583_p2(6 downto 3),
      O(3 downto 0) => sext_ln58_fu_8615_p1(6 downto 3),
      S(3) => \gmem_addr_reg_14945[6]_i_3_n_4\,
      S(2) => \gmem_addr_reg_14945[6]_i_4_n_4\,
      S(1) => \gmem_addr_reg_14945[6]_i_5_n_4\,
      S(0) => \gmem_addr_reg_14945[6]_i_6_n_4\
    );
\gmem_addr_reg_14945_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_reg_14945_reg[6]_i_2_n_4\,
      CO(2) => \gmem_addr_reg_14945_reg[6]_i_2_n_5\,
      CO(1) => \gmem_addr_reg_14945_reg[6]_i_2_n_6\,
      CO(0) => \gmem_addr_reg_14945_reg[6]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_3225(3 downto 0),
      O(3 downto 0) => add_ln58_fu_8583_p2(3 downto 0),
      S(3) => \gmem_addr_reg_14945[6]_i_7_n_4\,
      S(2) => \gmem_addr_reg_14945[6]_i_8_n_4\,
      S(1) => \gmem_addr_reg_14945[6]_i_9_n_4\,
      S(0) => \gmem_addr_reg_14945[6]_i_10_n_4\
    );
\gmem_addr_reg_14945_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(7),
      Q => gmem_addr_reg_14945(7),
      R => '0'
    );
\gmem_addr_reg_14945_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(8),
      Q => gmem_addr_reg_14945(8),
      R => '0'
    );
\gmem_addr_reg_14945_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_activations_2_ce0_local,
      D => sext_ln58_fu_8615_p1(9),
      Q => gmem_addr_reg_14945(9),
      R => '0'
    );
gmem_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_gmem_m_axi
     port map (
      CO(0) => layer1_activations_2_U_n_36,
      D(11 downto 10) => ap_NS_fsm(47 downto 46),
      D(9 downto 8) => ap_NS_fsm(39 downto 38),
      D(7 downto 6) => ap_NS_fsm(31 downto 30),
      D(5 downto 4) => ap_NS_fsm(23 downto 22),
      D(3 downto 2) => ap_NS_fsm(15 downto 14),
      D(1 downto 0) => ap_NS_fsm(7 downto 6),
      Q(11) => ap_CS_fsm_state47,
      Q(10) => \ap_CS_fsm_reg_n_4_[45]\,
      Q(9) => ap_CS_fsm_state39,
      Q(8) => layer3_activations_ce0_local,
      Q(7) => ap_CS_fsm_state31,
      Q(6) => \ap_CS_fsm_reg_n_4_[29]\,
      Q(5) => ap_CS_fsm_state23,
      Q(4) => layer2_activations_4_ce0_local,
      Q(3) => ap_CS_fsm_state15,
      Q(2) => \ap_CS_fsm_reg_n_4_[13]\,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => layer1_activations_2_ce0_local,
      \ap_CS_fsm_reg[22]\(0) => layer2_activations_6_U_n_67,
      \ap_CS_fsm_reg[38]\(0) => icmp_ln55_2_fu_10379_p2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.burst_valid_reg\ => m_axi_gmem_ARVALID,
      \data_p2_reg[32]\(32) => m_axi_gmem_RLAST,
      \data_p2_reg[32]\(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      dout(31 downto 0) => gmem_0_RDATA(31 downto 0),
      \dout_reg[0]\ => \bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_4\,
      \dout_reg[61]\(61 downto 0) => gmem_addr_2_reg_15098(61 downto 0),
      \dout_reg[61]_0\(61 downto 0) => gmem_addr_1_reg_15020(61 downto 0),
      \dout_reg[61]_1\(61 downto 0) => gmem_addr_reg_14945(61 downto 0),
      m_axi_gmem_ARADDR(61 downto 0) => \^m_axi_gmem_araddr\(63 downto 2),
      m_axi_gmem_ARLEN(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      ost_ctrl_info => \bus_read/ost_ctrl_info\,
      \out\(3 downto 0) => \bus_read/fifo_burst/raddr_reg\(3 downto 0),
      push => \bus_read/fifo_burst/push\,
      s_ready_t_reg => m_axi_gmem_RREADY
    );
grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_103_1
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      DI(0) => regslice_both_input_stream_V_data_V_U_n_23,
      E(0) => ap_block_pp0_stage0_subdone,
      Q(0) => input_stream_TVALID_int_regslice,
      S(3) => regslice_both_input_stream_V_data_V_U_n_19,
      S(2) => regslice_both_input_stream_V_data_V_U_n_20,
      S(1) => regslice_both_input_stream_V_data_V_U_n_21,
      S(0) => regslice_both_input_stream_V_data_V_U_n_22,
      \X0_input_255_fu_2092_reg[0]_i_2_0\(3) => regslice_both_input_stream_V_data_V_U_n_11,
      \X0_input_255_fu_2092_reg[0]_i_2_0\(2) => regslice_both_input_stream_V_data_V_U_n_12,
      \X0_input_255_fu_2092_reg[0]_i_2_0\(1) => regslice_both_input_stream_V_data_V_U_n_13,
      \X0_input_255_fu_2092_reg[0]_i_2_0\(0) => regslice_both_input_stream_V_data_V_U_n_14,
      \X0_input_255_fu_2092_reg[0]_i_5_0\(3) => regslice_both_input_stream_V_data_V_U_n_15,
      \X0_input_255_fu_2092_reg[0]_i_5_0\(2) => regslice_both_input_stream_V_data_V_U_n_16,
      \X0_input_255_fu_2092_reg[0]_i_5_0\(1) => regslice_both_input_stream_V_data_V_U_n_17,
      \X0_input_255_fu_2092_reg[0]_i_5_0\(0) => regslice_both_input_stream_V_data_V_U_n_18,
      \X0_input_fu_1072_reg[0]_0\(0) => input_stream_TDATA_int_regslice(31),
      \X0_input_fu_1072_reg[0]_1\(3) => regslice_both_input_stream_V_data_V_U_n_6,
      \X0_input_fu_1072_reg[0]_1\(2) => regslice_both_input_stream_V_data_V_U_n_7,
      \X0_input_fu_1072_reg[0]_1\(1) => regslice_both_input_stream_V_data_V_U_n_8,
      \X0_input_fu_1072_reg[0]_1\(0) => regslice_both_input_stream_V_data_V_U_n_9,
      \a_assign_reg_14935_reg[0]\(7 downto 0) => y_reg_3202(7 downto 0),
      \ap_CS_fsm_reg[1]\ => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_n_8,
      \ap_CS_fsm_reg[3]\(1) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[3]\(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_tmp(0) => dout_tmp(0),
      grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      \i_fu_1068_reg[8]_i_4\(31 downto 0) => X_size_read_reg_14084(31 downto 0)
    );
grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_n_8,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_113_2
     port map (
      ADDRBWRADDR(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address1(5 downto 0),
      CO(0) => icmp_ln51_1_fu_7750_p2,
      D(1 downto 0) => ap_NS_fsm(17 downto 16),
      DIADI(31) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_11,
      DIADI(30) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_12,
      DIADI(29) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_13,
      DIADI(28) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_14,
      DIADI(27) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_15,
      DIADI(26) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_16,
      DIADI(25) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_17,
      DIADI(24) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_18,
      DIADI(23) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_19,
      DIADI(22) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_20,
      DIADI(21) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_21,
      DIADI(20) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_22,
      DIADI(19) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_23,
      DIADI(18) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_24,
      DIADI(17) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_25,
      DIADI(16) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_26,
      DIADI(15) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_27,
      DIADI(14) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_28,
      DIADI(13) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_29,
      DIADI(12) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_30,
      DIADI(11) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_31,
      DIADI(10) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_32,
      DIADI(9) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_33,
      DIADI(8 downto 1) => layer1_activations_2_d0(8 downto 1),
      DIADI(0) => layer1_activations_d0(0),
      E(0) => layer1_activations_2_U_n_37,
      Q(0) => X_size_read_reg_14084(0),
      WEA(0) => layer1_activations_we0,
      \X_size_read_reg_14084_reg[0]\ => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_4,
      \ap_CS_fsm_reg[16]\(30) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_43,
      \ap_CS_fsm_reg[16]\(29) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_44,
      \ap_CS_fsm_reg[16]\(28) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_45,
      \ap_CS_fsm_reg[16]\(27) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_46,
      \ap_CS_fsm_reg[16]\(26) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_47,
      \ap_CS_fsm_reg[16]\(25) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_48,
      \ap_CS_fsm_reg[16]\(24) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_49,
      \ap_CS_fsm_reg[16]\(23) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_50,
      \ap_CS_fsm_reg[16]\(22) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_51,
      \ap_CS_fsm_reg[16]\(21) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_52,
      \ap_CS_fsm_reg[16]\(20) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_53,
      \ap_CS_fsm_reg[16]\(19) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_54,
      \ap_CS_fsm_reg[16]\(18) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_55,
      \ap_CS_fsm_reg[16]\(17) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_56,
      \ap_CS_fsm_reg[16]\(16) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_57,
      \ap_CS_fsm_reg[16]\(15) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_58,
      \ap_CS_fsm_reg[16]\(14) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_59,
      \ap_CS_fsm_reg[16]\(13) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_60,
      \ap_CS_fsm_reg[16]\(12) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_61,
      \ap_CS_fsm_reg[16]\(11) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_62,
      \ap_CS_fsm_reg[16]\(10) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_63,
      \ap_CS_fsm_reg[16]\(9) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_64,
      \ap_CS_fsm_reg[16]\(8) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_65,
      \ap_CS_fsm_reg[16]\(7 downto 0) => layer1_activations_d0(8 downto 1),
      \ap_CS_fsm_reg[16]_i_2\(30) => \x_fu_3028_reg_n_4_[30]\,
      \ap_CS_fsm_reg[16]_i_2\(29) => \x_fu_3028_reg_n_4_[29]\,
      \ap_CS_fsm_reg[16]_i_2\(28) => \x_fu_3028_reg_n_4_[28]\,
      \ap_CS_fsm_reg[16]_i_2\(27) => \x_fu_3028_reg_n_4_[27]\,
      \ap_CS_fsm_reg[16]_i_2\(26) => \x_fu_3028_reg_n_4_[26]\,
      \ap_CS_fsm_reg[16]_i_2\(25) => \x_fu_3028_reg_n_4_[25]\,
      \ap_CS_fsm_reg[16]_i_2\(24) => \x_fu_3028_reg_n_4_[24]\,
      \ap_CS_fsm_reg[16]_i_2\(23) => \x_fu_3028_reg_n_4_[23]\,
      \ap_CS_fsm_reg[16]_i_2\(22) => \x_fu_3028_reg_n_4_[22]\,
      \ap_CS_fsm_reg[16]_i_2\(21) => \x_fu_3028_reg_n_4_[21]\,
      \ap_CS_fsm_reg[16]_i_2\(20) => \x_fu_3028_reg_n_4_[20]\,
      \ap_CS_fsm_reg[16]_i_2\(19) => \x_fu_3028_reg_n_4_[19]\,
      \ap_CS_fsm_reg[16]_i_2\(18) => \x_fu_3028_reg_n_4_[18]\,
      \ap_CS_fsm_reg[16]_i_2\(17) => \x_fu_3028_reg_n_4_[17]\,
      \ap_CS_fsm_reg[16]_i_2\(16) => \x_fu_3028_reg_n_4_[16]\,
      \ap_CS_fsm_reg[16]_i_2\(15) => \x_fu_3028_reg_n_4_[15]\,
      \ap_CS_fsm_reg[16]_i_2\(14) => \x_fu_3028_reg_n_4_[14]\,
      \ap_CS_fsm_reg[16]_i_2\(13) => \x_fu_3028_reg_n_4_[13]\,
      \ap_CS_fsm_reg[16]_i_2\(12) => \x_fu_3028_reg_n_4_[12]\,
      \ap_CS_fsm_reg[16]_i_2\(11) => \x_fu_3028_reg_n_4_[11]\,
      \ap_CS_fsm_reg[16]_i_2\(10) => \x_fu_3028_reg_n_4_[10]\,
      \ap_CS_fsm_reg[16]_i_2\(9) => \x_fu_3028_reg_n_4_[9]\,
      \ap_CS_fsm_reg[16]_i_2\(8) => \x_fu_3028_reg_n_4_[8]\,
      \ap_CS_fsm_reg[16]_i_2\(7) => \x_fu_3028_reg_n_4_[7]\,
      \ap_CS_fsm_reg[16]_i_2\(6 downto 1) => lshr_ln_fu_7769_p4(5 downto 0),
      \ap_CS_fsm_reg[16]_i_2\(0) => \x_fu_3028_reg_n_4_[0]\,
      \ap_CS_fsm_reg[4]\ => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_74,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      colsW1_read_reg_14076(30 downto 0) => colsW1_read_reg_14076(30 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(5 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      \icmp_ln113_reg_196_pp0_iter1_reg_reg[0]_0\(0) => layer1_activations_2_we0,
      layer1_activations_ce0 => layer1_activations_ce0,
      ram_reg(3) => ap_CS_fsm_state19,
      ram_reg(2) => ap_CS_fsm_state17,
      ram_reg(1) => layer1_activations_2_ce0_local,
      ram_reg(0) => ap_CS_fsm_state5,
      ram_reg_0(0) => layer1_activations_2_U_n_36,
      ram_reg_1(8 downto 0) => cnt_reg_3213_reg(8 downto 0),
      sub_ln116_1_fu_178_p2(30 downto 0) => sub_ln116_1_fu_178_p2(31 downto 1),
      sub_ln116_fu_167_p20_out(30 downto 0) => sub_ln116_fu_167_p20_out(31 downto 1),
      trunc_ln51_reg_14917 => trunc_ln51_reg_14917
    );
grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_74,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_126_3
     port map (
      ADDRARDADDR(5 downto 0) => layer1_activations_address0(5 downto 0),
      CO(0) => layer1_quant_128_fu_2054_p2,
      D(1 downto 0) => ap_NS_fsm(19 downto 18),
      Q(3) => ap_CS_fsm_state19,
      Q(2) => ap_CS_fsm_state18,
      Q(1) => ap_CS_fsm_state17,
      Q(0) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[17]\ => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_n_142,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      colsW1_read_reg_14076(31 downto 0) => colsW1_read_reg_14076(31 downto 0),
      \colsW1_read_reg_14076_reg[30]\(0) => icmp_ln51_fu_7734_p2,
      grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address0(5 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_100_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_100_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_101_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_101_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_102_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_102_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_103_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_103_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_104_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_104_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_105_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_105_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_106_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_106_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_107_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_107_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_108_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_108_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_109_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_109_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_10_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_10_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_110_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_110_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_111_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_111_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_112_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_112_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_113_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_113_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_114_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_114_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_115_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_115_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_116_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_116_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_117_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_117_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_118_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_118_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_119_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_119_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_11_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_11_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_120_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_120_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_121_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_121_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_122_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_122_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_123_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_123_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_124_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_124_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_125_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_125_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_126_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_126_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_127_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_127_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_12_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_12_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_13_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_13_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_14_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_14_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_15_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_15_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_16_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_16_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_17_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_17_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_18_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_18_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_19_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_19_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_1_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_1_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_20_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_20_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_21_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_21_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_22_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_22_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_23_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_23_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_24_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_24_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_25_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_25_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_26_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_26_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_27_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_27_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_28_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_28_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_29_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_29_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_2_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_2_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_30_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_30_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_31_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_31_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_32_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_32_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_33_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_33_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_34_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_34_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_35_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_35_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_36_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_36_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_37_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_37_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_38_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_38_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_39_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_39_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_3_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_3_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_40_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_40_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_41_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_41_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_42_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_42_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_43_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_43_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_44_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_44_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_45_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_45_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_46_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_46_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_47_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_47_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_48_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_48_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_49_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_49_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_4_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_4_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_50_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_50_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_51_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_51_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_52_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_52_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_53_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_53_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_54_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_54_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_55_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_55_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_56_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_56_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_57_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_57_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_58_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_58_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_59_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_59_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_5_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_5_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_60_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_60_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_61_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_61_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_62_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_62_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_63_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_63_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_64_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_64_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_65_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_65_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_66_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_66_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_67_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_67_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_68_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_68_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_69_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_69_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_6_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_6_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_70_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_70_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_71_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_71_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_72_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_72_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_73_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_73_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_74_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_74_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_75_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_75_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_76_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_76_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_77_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_77_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_78_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_78_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_79_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_79_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_7_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_7_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_80_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_80_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_81_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_81_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_82_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_82_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_83_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_83_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_84_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_84_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_85_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_85_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_86_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_86_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_87_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_87_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_88_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_88_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_89_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_89_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_8_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_8_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_90_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_90_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_91_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_91_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_92_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_92_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_93_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_93_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_94_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_94_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_95_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_95_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_96_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_96_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_97_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_97_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_98_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_98_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_99_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_99_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_9_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_9_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_out(0),
      \trunc_ln126_1_reg_3999_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_n_132,
      zext_ln51_reg_14912(5 downto 0) => zext_ln51_reg_14912(6 downto 1)
    );
grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_n_142,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_141_5
     port map (
      ADDRBWRADDR(4 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address1(4 downto 0),
      CO(0) => icmp_ln51_3_fu_9177_p2,
      D(1 downto 0) => ap_NS_fsm(33 downto 32),
      DIADI(31) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_13,
      DIADI(30 downto 1) => layer2_activations_5_d0(30 downto 1),
      DIADI(0) => layer2_activations_6_d0(0),
      O133(30 downto 0) => sub_ln144_2_fu_277_p2(31 downto 1),
      O134(30 downto 0) => sub_ln144_1_fu_266_p2(31 downto 1),
      O135(30 downto 0) => sub_ln144_fu_255_p20_out(31 downto 1),
      Q(3) => ap_CS_fsm_state35,
      Q(2) => ap_CS_fsm_state33,
      Q(1) => layer2_activations_4_ce0_local,
      Q(0) => ap_CS_fsm_state21,
      WEA(0) => layer2_activations_we0,
      \ap_CS_fsm_reg[20]\ => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_138,
      \ap_CS_fsm_reg[32]\(0) => layer2_activations_4_we0,
      \ap_CS_fsm_reg[32]_0\(0) => layer2_activations_5_we0,
      \ap_CS_fsm_reg[32]_1\(0) => layer2_activations_6_we0,
      \ap_CS_fsm_reg[32]_2\(30) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_45,
      \ap_CS_fsm_reg[32]_2\(29 downto 0) => layer2_activations_4_d0(30 downto 1),
      \ap_CS_fsm_reg[32]_3\(30) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_76,
      \ap_CS_fsm_reg[32]_3\(29 downto 0) => layer2_activations_d0(30 downto 1),
      \ap_CS_fsm_reg[32]_4\(30) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_107,
      \ap_CS_fsm_reg[32]_4\(29 downto 0) => layer2_activations_6_d0(30 downto 1),
      \ap_CS_fsm_reg[32]_i_2\(30) => \x_1_fu_3032_reg_n_4_[30]\,
      \ap_CS_fsm_reg[32]_i_2\(29) => \x_1_fu_3032_reg_n_4_[29]\,
      \ap_CS_fsm_reg[32]_i_2\(28) => \x_1_fu_3032_reg_n_4_[28]\,
      \ap_CS_fsm_reg[32]_i_2\(27) => \x_1_fu_3032_reg_n_4_[27]\,
      \ap_CS_fsm_reg[32]_i_2\(26) => \x_1_fu_3032_reg_n_4_[26]\,
      \ap_CS_fsm_reg[32]_i_2\(25) => \x_1_fu_3032_reg_n_4_[25]\,
      \ap_CS_fsm_reg[32]_i_2\(24) => \x_1_fu_3032_reg_n_4_[24]\,
      \ap_CS_fsm_reg[32]_i_2\(23) => \x_1_fu_3032_reg_n_4_[23]\,
      \ap_CS_fsm_reg[32]_i_2\(22) => \x_1_fu_3032_reg_n_4_[22]\,
      \ap_CS_fsm_reg[32]_i_2\(21) => \x_1_fu_3032_reg_n_4_[21]\,
      \ap_CS_fsm_reg[32]_i_2\(20) => \x_1_fu_3032_reg_n_4_[20]\,
      \ap_CS_fsm_reg[32]_i_2\(19) => \x_1_fu_3032_reg_n_4_[19]\,
      \ap_CS_fsm_reg[32]_i_2\(18) => \x_1_fu_3032_reg_n_4_[18]\,
      \ap_CS_fsm_reg[32]_i_2\(17) => \x_1_fu_3032_reg_n_4_[17]\,
      \ap_CS_fsm_reg[32]_i_2\(16) => \x_1_fu_3032_reg_n_4_[16]\,
      \ap_CS_fsm_reg[32]_i_2\(15) => \x_1_fu_3032_reg_n_4_[15]\,
      \ap_CS_fsm_reg[32]_i_2\(14) => \x_1_fu_3032_reg_n_4_[14]\,
      \ap_CS_fsm_reg[32]_i_2\(13) => \x_1_fu_3032_reg_n_4_[13]\,
      \ap_CS_fsm_reg[32]_i_2\(12) => \x_1_fu_3032_reg_n_4_[12]\,
      \ap_CS_fsm_reg[32]_i_2\(11) => \x_1_fu_3032_reg_n_4_[11]\,
      \ap_CS_fsm_reg[32]_i_2\(10) => \x_1_fu_3032_reg_n_4_[10]\,
      \ap_CS_fsm_reg[32]_i_2\(9) => \x_1_fu_3032_reg_n_4_[9]\,
      \ap_CS_fsm_reg[32]_i_2\(8) => \x_1_fu_3032_reg_n_4_[8]\,
      \ap_CS_fsm_reg[32]_i_2\(7) => \x_1_fu_3032_reg_n_4_[7]\,
      \ap_CS_fsm_reg[32]_i_2\(6 downto 2) => lshr_ln51_1_fu_9196_p4(4 downto 0),
      \ap_CS_fsm_reg[32]_i_2\(1) => \x_1_fu_3032_reg_n_4_[1]\,
      \ap_CS_fsm_reg[32]_i_2\(0) => \x_1_fu_3032_reg_n_4_[0]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      colsW1_read_reg_14076(0) => colsW1_read_reg_14076(0),
      \colsW1_read_reg_14076_reg[0]\ => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_4,
      colsW2_read_reg_14068(30 downto 0) => colsW2_read_reg_14068(30 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(4 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(4 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      layer2_activations_6_ce0 => layer2_activations_6_ce0,
      \out\(30 downto 0) => cnt_2_reg_4783_reg(30 downto 0),
      ram_reg(0) => layer2_activations_6_U_n_67,
      \sub_ln144_3_reg_363_reg[31]_0\(30 downto 0) => sub_ln144_3_fu_288_p2(31 downto 1),
      trunc_ln51_1_reg_14990(1 downto 0) => trunc_ln51_1_reg_14990(1 downto 0)
    );
grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_138,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_147_6
     port map (
      ADDRARDADDR(4 downto 0) => layer2_activations_6_address0(4 downto 0),
      CO(0) => icmp_ln51_2_fu_9161_p2,
      D(1 downto 0) => ap_NS_fsm(35 downto 34),
      DOADO(31 downto 0) => layer2_activations_6_q0(31 downto 0),
      Q(3) => ap_CS_fsm_state35,
      Q(2) => ap_CS_fsm_state34,
      Q(1) => ap_CS_fsm_state33,
      Q(0) => ap_CS_fsm_state20,
      \ap_CS_fsm_reg[33]\ => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      colsW2_read_reg_14068(31 downto 0) => colsW2_read_reg_14068(31 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(4 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address0(4 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_100_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_100_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_101_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_101_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_102_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_102_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_103_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_103_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_104_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_104_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_105_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_105_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_106_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_106_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_107_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_107_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_108_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_108_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_109_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_109_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_10_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_10_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_110_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_110_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_111_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_111_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_112_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_112_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_113_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_113_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_114_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_114_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_115_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_115_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_116_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_116_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_117_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_117_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_118_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_118_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_119_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_119_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_11_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_11_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_120_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_120_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_121_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_121_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_122_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_122_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_123_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_123_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_124_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_124_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_125_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_125_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_126_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_126_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_127_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_127_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_12_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_12_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_13_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_13_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_14_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_14_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_15_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_15_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_16_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_16_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_17_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_17_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_18_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_18_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_19_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_19_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_1_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_1_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_20_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_20_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_21_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_21_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_22_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_22_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_23_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_23_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_24_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_24_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_25_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_25_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_26_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_26_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_27_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_27_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_28_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_28_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_29_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_29_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_2_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_2_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_30_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_30_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_31_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_31_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_32_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_32_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_33_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_33_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_34_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_34_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_35_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_35_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_36_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_36_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_37_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_37_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_38_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_38_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_39_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_39_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_3_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_3_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_40_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_40_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_41_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_41_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_42_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_42_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_43_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_43_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_44_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_44_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_45_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_45_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_46_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_46_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_47_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_47_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_48_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_48_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_49_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_49_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_4_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_4_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_50_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_50_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_51_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_51_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_52_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_52_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_53_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_53_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_54_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_54_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_55_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_55_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_56_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_56_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_57_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_57_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_58_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_58_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_59_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_59_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_5_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_5_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_60_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_60_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_61_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_61_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_62_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_62_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_63_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_63_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_64_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_64_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_65_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_65_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_66_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_66_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_67_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_67_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_68_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_68_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_69_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_69_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_6_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_6_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_70_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_70_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_71_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_71_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_72_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_72_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_73_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_73_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_74_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_74_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_75_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_75_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_76_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_76_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_77_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_77_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_78_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_78_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_79_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_79_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_7_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_7_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_80_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_80_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_81_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_81_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_82_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_82_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_83_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_83_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_84_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_84_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_85_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_85_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_86_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_86_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_87_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_87_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_88_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_88_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_89_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_89_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_8_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_8_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_90_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_90_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_91_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_91_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_92_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_92_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_93_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_93_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_94_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_94_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_95_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_95_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_96_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_96_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_97_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_97_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_98_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_98_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_99_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_99_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_9_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_9_out(0),
      grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_out(0),
      \x_assign_2_reg_4085_reg[31]_0\(31 downto 0) => layer2_activations_5_q0(31 downto 0),
      \x_assign_2_reg_4085_reg[31]_1\(31 downto 0) => layer2_activations_4_q0(31 downto 0),
      \x_assign_2_reg_4085_reg[31]_2\(31 downto 0) => layer2_activations_q0(31 downto 0),
      zext_ln51_3_reg_14985(4 downto 0) => zext_ln51_3_reg_14985(6 downto 2)
    );
grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_n_12,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_156_7
     port map (
      ADDRBWRADDR(6 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address1(6 downto 0),
      CO(0) => icmp_ln51_4_fu_10330_p2,
      D(1 downto 0) => ap_NS_fsm(49 downto 48),
      DIADI(31) => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_11,
      DIADI(30 downto 0) => layer3_activations_d0(30 downto 0),
      Q(3) => ap_CS_fsm_state49,
      Q(2) => layer3_activations_ce0_local,
      Q(1) => ap_CS_fsm_state37,
      Q(0) => ap_CS_fsm_state36,
      WEA(0) => layer3_activations_we0,
      \ap_CS_fsm_reg[36]\ => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_43,
      \ap_CS_fsm_reg[48]_i_8\(7 downto 0) => x_2_fu_3036(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      colsW2_read_reg_14068(0) => colsW2_read_reg_14068(0),
      \colsW2_read_reg_14068_reg[0]\ => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_5,
      grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(6 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(6 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0,
      icmp_ln51_4_reg_15036 => icmp_ln51_4_reg_15036,
      \icmp_ln51_4_reg_15036_reg[0]\(31 downto 0) => colsW3_read_reg_14058(31 downto 0),
      \out\(30 downto 0) => cnt_4_reg_6353_reg(30 downto 0),
      ram_reg(0) => icmp_ln55_2_fu_10379_p2,
      \sub_ln159_reg_132_reg[31]_0\(30 downto 0) => sub_ln159_fu_105_p2(31 downto 1),
      trunc_ln51_2_reg_15052(30 downto 0) => trunc_ln51_2_reg_15052(30 downto 0),
      \trunc_ln51_2_reg_15052_reg[30]\(0) => icmp_ln51_5_fu_10356_p2
    );
grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_43,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_163_8
     port map (
      ADDRARDADDR(6 downto 0) => layer3_activations_address0(6 downto 0),
      D(0) => ap_NS_fsm(50),
      E(0) => load_p2,
      Q(2) => ap_CS_fsm_state51,
      Q(1) => ap_CS_fsm_state50,
      Q(0) => ap_CS_fsm_state49,
      \ap_CS_fsm_reg[49]\ => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_n_18,
      \ap_CS_fsm_reg[50]\ => regslice_both_output_stream_V_data_V_U_n_9,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_rst_n => ap_rst_n,
      data_p2 => data_p2,
      \data_p2_reg[0]\ => regslice_both_output_stream_V_last_V_U_n_4,
      grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(6 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address0(6 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST,
      grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID,
      \i_fu_52_reg[30]_i_4\(31 downto 0) => colsW3_read_reg_14058(31 downto 0),
      icmp_ln51_4_reg_15036 => icmp_ln51_4_reg_15036,
      output_stream_TLAST_reg => output_stream_TLAST_reg,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice,
      ram_reg(6 downto 0) => zext_ln51_7_reg_15075(6 downto 0),
      \temp_last_reg_155_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_n_8,
      \temp_last_reg_155_reg[0]_i_2\(31 downto 0) => sub102_reg_15114(31 downto 0)
    );
grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_n_18,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln51_2_reg_14961_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => icmp_ln51_2_fu_9161_p2,
      Q => icmp_ln51_2_reg_14961,
      R => '0'
    );
\icmp_ln51_4_reg_15036_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => icmp_ln51_4_fu_10330_p2,
      Q => icmp_ln51_4_reg_15036,
      R => '0'
    );
\icmp_ln51_reg_14888_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => icmp_ln51_fu_7734_p2,
      Q => icmp_ln51_reg_14888,
      R => '0'
    );
layer1_activations_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(5 downto 0) => layer1_activations_address0(5 downto 0),
      ADDRBWRADDR(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address1(5 downto 0),
      CO(0) => layer1_quant_128_fu_2054_p2,
      DIADI(31) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_11,
      DIADI(30) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_12,
      DIADI(29) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_13,
      DIADI(28) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_14,
      DIADI(27) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_15,
      DIADI(26) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_16,
      DIADI(25) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_17,
      DIADI(24) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_18,
      DIADI(23) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_19,
      DIADI(22) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_20,
      DIADI(21) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_21,
      DIADI(20) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_22,
      DIADI(19) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_23,
      DIADI(18) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_24,
      DIADI(17) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_25,
      DIADI(16) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_26,
      DIADI(15) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_27,
      DIADI(14) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_28,
      DIADI(13) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_29,
      DIADI(12) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_30,
      DIADI(11) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_31,
      DIADI(10) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_32,
      DIADI(9) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_33,
      DIADI(8 downto 1) => layer1_activations_2_d0(8 downto 1),
      DIADI(0) => layer1_activations_d0(0),
      DOADO(31 downto 0) => layer1_activations_q0(31 downto 0),
      E(0) => layer1_activations_2_U_n_37,
      Q(1) => ap_CS_fsm_state17,
      Q(0) => layer1_activations_2_ce0_local,
      \X_size_read_reg_14084_reg[30]\(0) => layer1_activations_2_U_n_36,
      ap_clk => ap_clk,
      grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      layer1_activations_ce0 => layer1_activations_ce0,
      \layer1_quant_127_fu_1062_reg[0]_i_2_0\ => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_n_132,
      ram_reg_0(0) => layer1_activations_2_we0,
      \ram_reg_i_59__0_0\(8 downto 0) => y_reg_3202(8 downto 0),
      sub_ln116_1_fu_178_p2(30 downto 0) => sub_ln116_1_fu_178_p2(31 downto 1),
      \sub_ln116_1_reg_221_reg[31]\(31 downto 0) => X_size_read_reg_14084(31 downto 0),
      \sub_ln116_1_reg_221_reg[4]\ => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_4
    );
layer1_activations_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0
     port map (
      ADDRARDADDR(5 downto 0) => layer1_activations_address0(5 downto 0),
      ADDRBWRADDR(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_layer1_activations_address1(5 downto 0),
      DIADI(31) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_43,
      DIADI(30) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_44,
      DIADI(29) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_45,
      DIADI(28) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_46,
      DIADI(27) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_47,
      DIADI(26) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_48,
      DIADI(25) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_49,
      DIADI(24) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_50,
      DIADI(23) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_51,
      DIADI(22) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_52,
      DIADI(21) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_53,
      DIADI(20) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_54,
      DIADI(19) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_55,
      DIADI(18) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_56,
      DIADI(17) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_57,
      DIADI(16) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_58,
      DIADI(15) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_59,
      DIADI(14) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_60,
      DIADI(13) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_61,
      DIADI(12) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_62,
      DIADI(11) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_63,
      DIADI(10) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_64,
      DIADI(9) => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_65,
      DIADI(8 downto 0) => layer1_activations_d0(8 downto 0),
      DOADO(31 downto 0) => layer1_activations_q0(31 downto 0),
      Q(0) => ap_CS_fsm_state17,
      WEA(0) => layer1_activations_we0,
      ap_clk => ap_clk,
      grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_ap_start_reg,
      layer1_activations_ce0 => layer1_activations_ce0,
      sub_ln116_fu_167_p20_out(30 downto 0) => sub_ln116_fu_167_p20_out(31 downto 1),
      \sub_ln116_reg_216_reg[31]\(30 downto 0) => X_size_read_reg_14084(31 downto 1),
      \sub_ln116_reg_216_reg[4]\ => grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646_n_4
    );
\layer1_quant_128_reg_4760[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      I1 => icmp_ln51_reg_14888,
      O => layer1_quant_128_reg_47600
    );
\layer1_quant_128_reg_4760_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_out(0),
      Q => layer1_quant_128_reg_4760(0),
      R => '0'
    );
\layer1_quant_129_reg_4736_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_2_out(0),
      Q => layer1_quant_129_reg_4736(0),
      R => '0'
    );
\layer1_quant_130_reg_4724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_3_out(0),
      Q => layer1_quant_130_reg_4724(0),
      R => '0'
    );
\layer1_quant_131_reg_4712_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_4_out(0),
      Q => layer1_quant_131_reg_4712(0),
      R => '0'
    );
\layer1_quant_132_reg_4700_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_5_out(0),
      Q => layer1_quant_132_reg_4700(0),
      R => '0'
    );
\layer1_quant_133_reg_4688_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_6_out(0),
      Q => layer1_quant_133_reg_4688(0),
      R => '0'
    );
\layer1_quant_134_reg_4676_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_7_out(0),
      Q => layer1_quant_134_reg_4676(0),
      R => '0'
    );
\layer1_quant_135_reg_4664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_8_out(0),
      Q => layer1_quant_135_reg_4664(0),
      R => '0'
    );
\layer1_quant_136_reg_4652_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_9_out(0),
      Q => layer1_quant_136_reg_4652(0),
      R => '0'
    );
\layer1_quant_137_reg_4640_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_10_out(0),
      Q => layer1_quant_137_reg_4640(0),
      R => '0'
    );
\layer1_quant_138_reg_4628_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_11_out(0),
      Q => layer1_quant_138_reg_4628(0),
      R => '0'
    );
\layer1_quant_139_reg_4616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_12_out(0),
      Q => layer1_quant_139_reg_4616(0),
      R => '0'
    );
\layer1_quant_140_reg_4604_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_13_out(0),
      Q => layer1_quant_140_reg_4604(0),
      R => '0'
    );
\layer1_quant_141_reg_4592_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_14_out(0),
      Q => layer1_quant_141_reg_4592(0),
      R => '0'
    );
\layer1_quant_142_reg_4580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_15_out(0),
      Q => layer1_quant_142_reg_4580(0),
      R => '0'
    );
\layer1_quant_143_reg_4568_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_16_out(0),
      Q => layer1_quant_143_reg_4568(0),
      R => '0'
    );
\layer1_quant_144_reg_4556_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_17_out(0),
      Q => layer1_quant_144_reg_4556(0),
      R => '0'
    );
\layer1_quant_145_reg_4544_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_18_out(0),
      Q => layer1_quant_145_reg_4544(0),
      R => '0'
    );
\layer1_quant_146_reg_4532_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_19_out(0),
      Q => layer1_quant_146_reg_4532(0),
      R => '0'
    );
\layer1_quant_147_reg_4520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_20_out(0),
      Q => layer1_quant_147_reg_4520(0),
      R => '0'
    );
\layer1_quant_148_reg_4508_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_21_out(0),
      Q => layer1_quant_148_reg_4508(0),
      R => '0'
    );
\layer1_quant_149_reg_4496_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_22_out(0),
      Q => layer1_quant_149_reg_4496(0),
      R => '0'
    );
\layer1_quant_150_reg_4484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_23_out(0),
      Q => layer1_quant_150_reg_4484(0),
      R => '0'
    );
\layer1_quant_151_reg_4472_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_24_out(0),
      Q => layer1_quant_151_reg_4472(0),
      R => '0'
    );
\layer1_quant_152_reg_4460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_25_out(0),
      Q => layer1_quant_152_reg_4460(0),
      R => '0'
    );
\layer1_quant_153_reg_4448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_26_out(0),
      Q => layer1_quant_153_reg_4448(0),
      R => '0'
    );
\layer1_quant_154_reg_4436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_27_out(0),
      Q => layer1_quant_154_reg_4436(0),
      R => '0'
    );
\layer1_quant_155_reg_4424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_28_out(0),
      Q => layer1_quant_155_reg_4424(0),
      R => '0'
    );
\layer1_quant_156_reg_4412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_29_out(0),
      Q => layer1_quant_156_reg_4412(0),
      R => '0'
    );
\layer1_quant_157_reg_4400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_30_out(0),
      Q => layer1_quant_157_reg_4400(0),
      R => '0'
    );
\layer1_quant_158_reg_4388_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_31_out(0),
      Q => layer1_quant_158_reg_4388(0),
      R => '0'
    );
\layer1_quant_159_reg_4376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_32_out(0),
      Q => layer1_quant_159_reg_4376(0),
      R => '0'
    );
\layer1_quant_160_reg_4364_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_33_out(0),
      Q => layer1_quant_160_reg_4364(0),
      R => '0'
    );
\layer1_quant_161_reg_4352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_34_out(0),
      Q => layer1_quant_161_reg_4352(0),
      R => '0'
    );
\layer1_quant_162_reg_4340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_35_out(0),
      Q => layer1_quant_162_reg_4340(0),
      R => '0'
    );
\layer1_quant_163_reg_4328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_36_out(0),
      Q => layer1_quant_163_reg_4328(0),
      R => '0'
    );
\layer1_quant_164_reg_4316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_37_out(0),
      Q => layer1_quant_164_reg_4316(0),
      R => '0'
    );
\layer1_quant_165_reg_4304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_38_out(0),
      Q => layer1_quant_165_reg_4304(0),
      R => '0'
    );
\layer1_quant_166_reg_4292_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_39_out(0),
      Q => layer1_quant_166_reg_4292(0),
      R => '0'
    );
\layer1_quant_167_reg_4280_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_40_out(0),
      Q => layer1_quant_167_reg_4280(0),
      R => '0'
    );
\layer1_quant_168_reg_4268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_41_out(0),
      Q => layer1_quant_168_reg_4268(0),
      R => '0'
    );
\layer1_quant_169_reg_4256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_42_out(0),
      Q => layer1_quant_169_reg_4256(0),
      R => '0'
    );
\layer1_quant_170_reg_4244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_43_out(0),
      Q => layer1_quant_170_reg_4244(0),
      R => '0'
    );
\layer1_quant_171_reg_4232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_44_out(0),
      Q => layer1_quant_171_reg_4232(0),
      R => '0'
    );
\layer1_quant_172_reg_4220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_45_out(0),
      Q => layer1_quant_172_reg_4220(0),
      R => '0'
    );
\layer1_quant_173_reg_4208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_46_out(0),
      Q => layer1_quant_173_reg_4208(0),
      R => '0'
    );
\layer1_quant_174_reg_4196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_47_out(0),
      Q => layer1_quant_174_reg_4196(0),
      R => '0'
    );
\layer1_quant_175_reg_4184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_48_out(0),
      Q => layer1_quant_175_reg_4184(0),
      R => '0'
    );
\layer1_quant_176_reg_4172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_49_out(0),
      Q => layer1_quant_176_reg_4172(0),
      R => '0'
    );
\layer1_quant_177_reg_4160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_50_out(0),
      Q => layer1_quant_177_reg_4160(0),
      R => '0'
    );
\layer1_quant_178_reg_4148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_51_out(0),
      Q => layer1_quant_178_reg_4148(0),
      R => '0'
    );
\layer1_quant_179_reg_4136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_52_out(0),
      Q => layer1_quant_179_reg_4136(0),
      R => '0'
    );
\layer1_quant_180_reg_4124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_53_out(0),
      Q => layer1_quant_180_reg_4124(0),
      R => '0'
    );
\layer1_quant_181_reg_4112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_54_out(0),
      Q => layer1_quant_181_reg_4112(0),
      R => '0'
    );
\layer1_quant_182_reg_4100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_55_out(0),
      Q => layer1_quant_182_reg_4100(0),
      R => '0'
    );
\layer1_quant_183_reg_4088_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_56_out(0),
      Q => layer1_quant_183_reg_4088(0),
      R => '0'
    );
\layer1_quant_184_reg_4076_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_57_out(0),
      Q => layer1_quant_184_reg_4076(0),
      R => '0'
    );
\layer1_quant_185_reg_4064_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_58_out(0),
      Q => layer1_quant_185_reg_4064(0),
      R => '0'
    );
\layer1_quant_186_reg_4052_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_59_out(0),
      Q => layer1_quant_186_reg_4052(0),
      R => '0'
    );
\layer1_quant_187_reg_4040_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_60_out(0),
      Q => layer1_quant_187_reg_4040(0),
      R => '0'
    );
\layer1_quant_188_reg_4028_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_61_out(0),
      Q => layer1_quant_188_reg_4028(0),
      R => '0'
    );
\layer1_quant_189_reg_4016_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_62_out(0),
      Q => layer1_quant_189_reg_4016(0),
      R => '0'
    );
\layer1_quant_190_reg_4004_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_63_out(0),
      Q => layer1_quant_190_reg_4004(0),
      R => '0'
    );
\layer1_quant_191_reg_3992_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_64_out(0),
      Q => layer1_quant_191_reg_3992(0),
      R => '0'
    );
\layer1_quant_192_reg_3980_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_65_out(0),
      Q => layer1_quant_192_reg_3980(0),
      R => '0'
    );
\layer1_quant_193_reg_3968_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_66_out(0),
      Q => layer1_quant_193_reg_3968(0),
      R => '0'
    );
\layer1_quant_194_reg_3956_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_67_out(0),
      Q => layer1_quant_194_reg_3956(0),
      R => '0'
    );
\layer1_quant_195_reg_3944_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_68_out(0),
      Q => layer1_quant_195_reg_3944(0),
      R => '0'
    );
\layer1_quant_196_reg_3932_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_69_out(0),
      Q => layer1_quant_196_reg_3932(0),
      R => '0'
    );
\layer1_quant_197_reg_3920_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_70_out(0),
      Q => layer1_quant_197_reg_3920(0),
      R => '0'
    );
\layer1_quant_198_reg_3908_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_71_out(0),
      Q => layer1_quant_198_reg_3908(0),
      R => '0'
    );
\layer1_quant_199_reg_3896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_72_out(0),
      Q => layer1_quant_199_reg_3896(0),
      R => '0'
    );
\layer1_quant_200_reg_3884_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_73_out(0),
      Q => layer1_quant_200_reg_3884(0),
      R => '0'
    );
\layer1_quant_201_reg_3872_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_74_out(0),
      Q => layer1_quant_201_reg_3872(0),
      R => '0'
    );
\layer1_quant_202_reg_3860_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_75_out(0),
      Q => layer1_quant_202_reg_3860(0),
      R => '0'
    );
\layer1_quant_203_reg_3848_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_76_out(0),
      Q => layer1_quant_203_reg_3848(0),
      R => '0'
    );
\layer1_quant_204_reg_3836_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_77_out(0),
      Q => layer1_quant_204_reg_3836(0),
      R => '0'
    );
\layer1_quant_205_reg_3824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_78_out(0),
      Q => layer1_quant_205_reg_3824(0),
      R => '0'
    );
\layer1_quant_206_reg_3812_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_79_out(0),
      Q => layer1_quant_206_reg_3812(0),
      R => '0'
    );
\layer1_quant_207_reg_3800_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_80_out(0),
      Q => layer1_quant_207_reg_3800(0),
      R => '0'
    );
\layer1_quant_208_reg_3788_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_81_out(0),
      Q => layer1_quant_208_reg_3788(0),
      R => '0'
    );
\layer1_quant_209_reg_3776_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_82_out(0),
      Q => layer1_quant_209_reg_3776(0),
      R => '0'
    );
\layer1_quant_210_reg_3764_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_83_out(0),
      Q => layer1_quant_210_reg_3764(0),
      R => '0'
    );
\layer1_quant_211_reg_3752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_84_out(0),
      Q => layer1_quant_211_reg_3752(0),
      R => '0'
    );
\layer1_quant_212_reg_3740_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_85_out(0),
      Q => layer1_quant_212_reg_3740(0),
      R => '0'
    );
\layer1_quant_213_reg_3728_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_86_out(0),
      Q => layer1_quant_213_reg_3728(0),
      R => '0'
    );
\layer1_quant_214_reg_3716_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_87_out(0),
      Q => layer1_quant_214_reg_3716(0),
      R => '0'
    );
\layer1_quant_215_reg_3704_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_88_out(0),
      Q => layer1_quant_215_reg_3704(0),
      R => '0'
    );
\layer1_quant_216_reg_3692_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_89_out(0),
      Q => layer1_quant_216_reg_3692(0),
      R => '0'
    );
\layer1_quant_217_reg_3680_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_90_out(0),
      Q => layer1_quant_217_reg_3680(0),
      R => '0'
    );
\layer1_quant_218_reg_3668_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_91_out(0),
      Q => layer1_quant_218_reg_3668(0),
      R => '0'
    );
\layer1_quant_219_reg_3656_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_92_out(0),
      Q => layer1_quant_219_reg_3656(0),
      R => '0'
    );
\layer1_quant_220_reg_3644_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_93_out(0),
      Q => layer1_quant_220_reg_3644(0),
      R => '0'
    );
\layer1_quant_221_reg_3632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_94_out(0),
      Q => layer1_quant_221_reg_3632(0),
      R => '0'
    );
\layer1_quant_222_reg_3620_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_95_out(0),
      Q => layer1_quant_222_reg_3620(0),
      R => '0'
    );
\layer1_quant_223_reg_3608_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_96_out(0),
      Q => layer1_quant_223_reg_3608(0),
      R => '0'
    );
\layer1_quant_224_reg_3596_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_97_out(0),
      Q => layer1_quant_224_reg_3596(0),
      R => '0'
    );
\layer1_quant_225_reg_3584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_98_out(0),
      Q => layer1_quant_225_reg_3584(0),
      R => '0'
    );
\layer1_quant_226_reg_3572_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_99_out(0),
      Q => layer1_quant_226_reg_3572(0),
      R => '0'
    );
\layer1_quant_227_reg_3560_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_100_out(0),
      Q => layer1_quant_227_reg_3560(0),
      R => '0'
    );
\layer1_quant_228_reg_3548_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_101_out(0),
      Q => layer1_quant_228_reg_3548(0),
      R => '0'
    );
\layer1_quant_229_reg_3536_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_102_out(0),
      Q => layer1_quant_229_reg_3536(0),
      R => '0'
    );
\layer1_quant_230_reg_3524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_103_out(0),
      Q => layer1_quant_230_reg_3524(0),
      R => '0'
    );
\layer1_quant_231_reg_3512_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_104_out(0),
      Q => layer1_quant_231_reg_3512(0),
      R => '0'
    );
\layer1_quant_232_reg_3500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_105_out(0),
      Q => layer1_quant_232_reg_3500(0),
      R => '0'
    );
\layer1_quant_233_reg_3488_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_106_out(0),
      Q => layer1_quant_233_reg_3488(0),
      R => '0'
    );
\layer1_quant_234_reg_3476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_107_out(0),
      Q => layer1_quant_234_reg_3476(0),
      R => '0'
    );
\layer1_quant_235_reg_3464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_108_out(0),
      Q => layer1_quant_235_reg_3464(0),
      R => '0'
    );
\layer1_quant_236_reg_3452_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_109_out(0),
      Q => layer1_quant_236_reg_3452(0),
      R => '0'
    );
\layer1_quant_237_reg_3440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_110_out(0),
      Q => layer1_quant_237_reg_3440(0),
      R => '0'
    );
\layer1_quant_238_reg_3428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_111_out(0),
      Q => layer1_quant_238_reg_3428(0),
      R => '0'
    );
\layer1_quant_239_reg_3416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_112_out(0),
      Q => layer1_quant_239_reg_3416(0),
      R => '0'
    );
\layer1_quant_240_reg_3404_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_113_out(0),
      Q => layer1_quant_240_reg_3404(0),
      R => '0'
    );
\layer1_quant_241_reg_3392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_114_out(0),
      Q => layer1_quant_241_reg_3392(0),
      R => '0'
    );
\layer1_quant_242_reg_3380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_115_out(0),
      Q => layer1_quant_242_reg_3380(0),
      R => '0'
    );
\layer1_quant_243_reg_3368_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_116_out(0),
      Q => layer1_quant_243_reg_3368(0),
      R => '0'
    );
\layer1_quant_244_reg_3356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_117_out(0),
      Q => layer1_quant_244_reg_3356(0),
      R => '0'
    );
\layer1_quant_245_reg_3344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_118_out(0),
      Q => layer1_quant_245_reg_3344(0),
      R => '0'
    );
\layer1_quant_246_reg_3332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_119_out(0),
      Q => layer1_quant_246_reg_3332(0),
      R => '0'
    );
\layer1_quant_247_reg_3320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_120_out(0),
      Q => layer1_quant_247_reg_3320(0),
      R => '0'
    );
\layer1_quant_248_reg_3308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_121_out(0),
      Q => layer1_quant_248_reg_3308(0),
      R => '0'
    );
\layer1_quant_249_reg_3296_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_122_out(0),
      Q => layer1_quant_249_reg_3296(0),
      R => '0'
    );
\layer1_quant_250_reg_3284_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_123_out(0),
      Q => layer1_quant_250_reg_3284(0),
      R => '0'
    );
\layer1_quant_251_reg_3272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_124_out(0),
      Q => layer1_quant_251_reg_3272(0),
      R => '0'
    );
\layer1_quant_252_reg_3260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_125_out(0),
      Q => layer1_quant_252_reg_3260(0),
      R => '0'
    );
\layer1_quant_253_reg_3248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_126_out(0),
      Q => layer1_quant_253_reg_3248(0),
      R => '0'
    );
\layer1_quant_254_reg_3236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_127_out(0),
      Q => layer1_quant_254_reg_3236(0),
      R => '0'
    );
\layer1_quant_reg_4748_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer1_quant_128_reg_47600,
      D => grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654_layer1_quant_1_out(0),
      Q => layer1_quant_reg_4748(0),
      R => '0'
    );
layer2_activations_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(4 downto 0) => layer2_activations_6_address0(4 downto 0),
      ADDRBWRADDR(4 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address1(4 downto 0),
      DIADI(31) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_45,
      DIADI(30 downto 1) => layer2_activations_4_d0(30 downto 1),
      DIADI(0) => layer2_activations_6_d0(0),
      O134(30 downto 0) => sub_ln144_1_fu_266_p2(31 downto 1),
      ap_clk => ap_clk,
      colsW1_read_reg_14076(30 downto 0) => colsW1_read_reg_14076(31 downto 1),
      layer2_activations_5_ce1 => layer2_activations_5_ce1,
      layer2_activations_6_ce0 => layer2_activations_6_ce0,
      ram_reg_0(31 downto 0) => layer2_activations_4_q0(31 downto 0),
      ram_reg_1(0) => layer2_activations_4_we0,
      \sub_ln144_1_reg_353_reg[4]\ => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_4
    );
layer2_activations_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1
     port map (
      ADDRARDADDR(4 downto 0) => layer2_activations_6_address0(4 downto 0),
      ADDRBWRADDR(4 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address1(4 downto 0),
      DIADI(31) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_13,
      DIADI(30 downto 1) => layer2_activations_5_d0(30 downto 1),
      DIADI(0) => layer2_activations_6_d0(0),
      O133(30 downto 0) => sub_ln144_2_fu_277_p2(31 downto 1),
      Q(0) => ap_CS_fsm_state33,
      ap_clk => ap_clk,
      colsW1_read_reg_14076(30 downto 0) => colsW1_read_reg_14076(31 downto 1),
      grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      layer2_activations_5_ce1 => layer2_activations_5_ce1,
      layer2_activations_6_ce0 => layer2_activations_6_ce0,
      ram_reg_0(31 downto 0) => layer2_activations_5_q0(31 downto 0),
      ram_reg_1(0) => layer2_activations_5_we0,
      \sub_ln144_2_reg_358_reg[4]\ => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_4
    );
layer2_activations_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2
     port map (
      ADDRARDADDR(4 downto 0) => layer2_activations_6_address0(4 downto 0),
      ADDRBWRADDR(4 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address1(4 downto 0),
      DIADI(31) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_107,
      DIADI(30 downto 0) => layer2_activations_6_d0(30 downto 0),
      DOADO(31 downto 0) => layer2_activations_6_q0(31 downto 0),
      Q(0) => ap_CS_fsm_state33,
      ap_clk => ap_clk,
      colsW1_read_reg_14076(31 downto 0) => colsW1_read_reg_14076(31 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_ap_start_reg,
      layer2_activations_6_ce0 => layer2_activations_6_ce0,
      ram_reg_0(30 downto 0) => sub_ln144_3_fu_288_p2(31 downto 1),
      ram_reg_1(0) => layer2_activations_6_we0,
      \ram_reg_i_48__1_0\(30 downto 0) => y_1_reg_4772(30 downto 0),
      \sub_ln144_3_reg_363_reg[4]\ => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_4,
      \y_1_reg_4772_reg[30]\(0) => layer2_activations_6_U_n_67
    );
layer2_activations_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3
     port map (
      ADDRARDADDR(4 downto 0) => layer2_activations_6_address0(4 downto 0),
      ADDRBWRADDR(4 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_layer2_activations_6_address1(4 downto 0),
      DIADI(31) => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_76,
      DIADI(30 downto 1) => layer2_activations_d0(30 downto 1),
      DIADI(0) => layer2_activations_6_d0(0),
      O135(30 downto 0) => sub_ln144_fu_255_p20_out(31 downto 1),
      WEA(0) => layer2_activations_we0,
      ap_clk => ap_clk,
      colsW1_read_reg_14076(30 downto 0) => colsW1_read_reg_14076(31 downto 1),
      layer2_activations_5_ce1 => layer2_activations_5_ce1,
      layer2_activations_6_ce0 => layer2_activations_6_ce0,
      ram_reg_0(31 downto 0) => layer2_activations_q0(31 downto 0),
      \sub_ln144_reg_348_reg[4]\ => grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789_n_4
    );
layer3_activations_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(6 downto 0) => layer3_activations_address0(6 downto 0),
      ADDRBWRADDR(6 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_address1(6 downto 0),
      D(31 downto 0) => layer3_activations_q0(31 downto 0),
      DIADI(31) => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_11,
      DIADI(30 downto 0) => layer3_activations_d0(30 downto 0),
      Q(0) => ap_CS_fsm_state49,
      WEA(0) => layer3_activations_we0,
      ap_clk => ap_clk,
      colsW2_read_reg_14068(31 downto 0) => colsW2_read_reg_14068(31 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_ap_start_reg,
      icmp_ln51_4_reg_15036 => icmp_ln51_4_reg_15036,
      layer3_activations_address01 => layer3_activations_address01,
      layer3_activations_ce0 => layer3_activations_ce0,
      ram_reg_0(30 downto 0) => sub_ln159_fu_105_p2(31 downto 1),
      \ram_reg_i_59__1_0\(30 downto 0) => y_2_reg_6342(30 downto 0),
      \sub_ln159_reg_132_reg[4]\ => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_n_5,
      \y_2_reg_6342_reg[30]\(0) => icmp_ln55_2_fu_10379_p2
    );
\layer3_quant_128_reg_6330[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state36,
      I1 => icmp_ln51_2_reg_14961,
      O => layer3_quant_128_reg_63300
    );
\layer3_quant_128_reg_6330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_out(0),
      Q => layer3_quant_128_reg_6330(0),
      R => '0'
    );
\layer3_quant_129_reg_6306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_2_out(0),
      Q => layer3_quant_129_reg_6306(0),
      R => '0'
    );
\layer3_quant_130_reg_6294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_3_out(0),
      Q => layer3_quant_130_reg_6294(0),
      R => '0'
    );
\layer3_quant_131_reg_6282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_4_out(0),
      Q => layer3_quant_131_reg_6282(0),
      R => '0'
    );
\layer3_quant_132_reg_6270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_5_out(0),
      Q => layer3_quant_132_reg_6270(0),
      R => '0'
    );
\layer3_quant_133_reg_6258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_6_out(0),
      Q => layer3_quant_133_reg_6258(0),
      R => '0'
    );
\layer3_quant_134_reg_6246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_7_out(0),
      Q => layer3_quant_134_reg_6246(0),
      R => '0'
    );
\layer3_quant_135_reg_6234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_8_out(0),
      Q => layer3_quant_135_reg_6234(0),
      R => '0'
    );
\layer3_quant_136_reg_6222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_9_out(0),
      Q => layer3_quant_136_reg_6222(0),
      R => '0'
    );
\layer3_quant_137_reg_6210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_10_out(0),
      Q => layer3_quant_137_reg_6210(0),
      R => '0'
    );
\layer3_quant_138_reg_6198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_11_out(0),
      Q => layer3_quant_138_reg_6198(0),
      R => '0'
    );
\layer3_quant_139_reg_6186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_12_out(0),
      Q => layer3_quant_139_reg_6186(0),
      R => '0'
    );
\layer3_quant_140_reg_6174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_13_out(0),
      Q => layer3_quant_140_reg_6174(0),
      R => '0'
    );
\layer3_quant_141_reg_6162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_14_out(0),
      Q => layer3_quant_141_reg_6162(0),
      R => '0'
    );
\layer3_quant_142_reg_6150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_15_out(0),
      Q => layer3_quant_142_reg_6150(0),
      R => '0'
    );
\layer3_quant_143_reg_6138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_16_out(0),
      Q => layer3_quant_143_reg_6138(0),
      R => '0'
    );
\layer3_quant_144_reg_6126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_17_out(0),
      Q => layer3_quant_144_reg_6126(0),
      R => '0'
    );
\layer3_quant_145_reg_6114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_18_out(0),
      Q => layer3_quant_145_reg_6114(0),
      R => '0'
    );
\layer3_quant_146_reg_6102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_19_out(0),
      Q => layer3_quant_146_reg_6102(0),
      R => '0'
    );
\layer3_quant_147_reg_6090_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_20_out(0),
      Q => layer3_quant_147_reg_6090(0),
      R => '0'
    );
\layer3_quant_148_reg_6078_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_21_out(0),
      Q => layer3_quant_148_reg_6078(0),
      R => '0'
    );
\layer3_quant_149_reg_6066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_22_out(0),
      Q => layer3_quant_149_reg_6066(0),
      R => '0'
    );
\layer3_quant_150_reg_6054_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_23_out(0),
      Q => layer3_quant_150_reg_6054(0),
      R => '0'
    );
\layer3_quant_151_reg_6042_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_24_out(0),
      Q => layer3_quant_151_reg_6042(0),
      R => '0'
    );
\layer3_quant_152_reg_6030_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_25_out(0),
      Q => layer3_quant_152_reg_6030(0),
      R => '0'
    );
\layer3_quant_153_reg_6018_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_26_out(0),
      Q => layer3_quant_153_reg_6018(0),
      R => '0'
    );
\layer3_quant_154_reg_6006_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_27_out(0),
      Q => layer3_quant_154_reg_6006(0),
      R => '0'
    );
\layer3_quant_155_reg_5994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_28_out(0),
      Q => layer3_quant_155_reg_5994(0),
      R => '0'
    );
\layer3_quant_156_reg_5982_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_29_out(0),
      Q => layer3_quant_156_reg_5982(0),
      R => '0'
    );
\layer3_quant_157_reg_5970_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_30_out(0),
      Q => layer3_quant_157_reg_5970(0),
      R => '0'
    );
\layer3_quant_158_reg_5958_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_31_out(0),
      Q => layer3_quant_158_reg_5958(0),
      R => '0'
    );
\layer3_quant_159_reg_5946_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_32_out(0),
      Q => layer3_quant_159_reg_5946(0),
      R => '0'
    );
\layer3_quant_160_reg_5934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_33_out(0),
      Q => layer3_quant_160_reg_5934(0),
      R => '0'
    );
\layer3_quant_161_reg_5922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_34_out(0),
      Q => layer3_quant_161_reg_5922(0),
      R => '0'
    );
\layer3_quant_162_reg_5910_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_35_out(0),
      Q => layer3_quant_162_reg_5910(0),
      R => '0'
    );
\layer3_quant_163_reg_5898_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_36_out(0),
      Q => layer3_quant_163_reg_5898(0),
      R => '0'
    );
\layer3_quant_164_reg_5886_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_37_out(0),
      Q => layer3_quant_164_reg_5886(0),
      R => '0'
    );
\layer3_quant_165_reg_5874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_38_out(0),
      Q => layer3_quant_165_reg_5874(0),
      R => '0'
    );
\layer3_quant_166_reg_5862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_39_out(0),
      Q => layer3_quant_166_reg_5862(0),
      R => '0'
    );
\layer3_quant_167_reg_5850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_40_out(0),
      Q => layer3_quant_167_reg_5850(0),
      R => '0'
    );
\layer3_quant_168_reg_5838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_41_out(0),
      Q => layer3_quant_168_reg_5838(0),
      R => '0'
    );
\layer3_quant_169_reg_5826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_42_out(0),
      Q => layer3_quant_169_reg_5826(0),
      R => '0'
    );
\layer3_quant_170_reg_5814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_43_out(0),
      Q => layer3_quant_170_reg_5814(0),
      R => '0'
    );
\layer3_quant_171_reg_5802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_44_out(0),
      Q => layer3_quant_171_reg_5802(0),
      R => '0'
    );
\layer3_quant_172_reg_5790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_45_out(0),
      Q => layer3_quant_172_reg_5790(0),
      R => '0'
    );
\layer3_quant_173_reg_5778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_46_out(0),
      Q => layer3_quant_173_reg_5778(0),
      R => '0'
    );
\layer3_quant_174_reg_5766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_47_out(0),
      Q => layer3_quant_174_reg_5766(0),
      R => '0'
    );
\layer3_quant_175_reg_5754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_48_out(0),
      Q => layer3_quant_175_reg_5754(0),
      R => '0'
    );
\layer3_quant_176_reg_5742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_49_out(0),
      Q => layer3_quant_176_reg_5742(0),
      R => '0'
    );
\layer3_quant_177_reg_5730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_50_out(0),
      Q => layer3_quant_177_reg_5730(0),
      R => '0'
    );
\layer3_quant_178_reg_5718_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_51_out(0),
      Q => layer3_quant_178_reg_5718(0),
      R => '0'
    );
\layer3_quant_179_reg_5706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_52_out(0),
      Q => layer3_quant_179_reg_5706(0),
      R => '0'
    );
\layer3_quant_180_reg_5694_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_53_out(0),
      Q => layer3_quant_180_reg_5694(0),
      R => '0'
    );
\layer3_quant_181_reg_5682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_54_out(0),
      Q => layer3_quant_181_reg_5682(0),
      R => '0'
    );
\layer3_quant_182_reg_5670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_55_out(0),
      Q => layer3_quant_182_reg_5670(0),
      R => '0'
    );
\layer3_quant_183_reg_5658_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_56_out(0),
      Q => layer3_quant_183_reg_5658(0),
      R => '0'
    );
\layer3_quant_184_reg_5646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_57_out(0),
      Q => layer3_quant_184_reg_5646(0),
      R => '0'
    );
\layer3_quant_185_reg_5634_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_58_out(0),
      Q => layer3_quant_185_reg_5634(0),
      R => '0'
    );
\layer3_quant_186_reg_5622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_59_out(0),
      Q => layer3_quant_186_reg_5622(0),
      R => '0'
    );
\layer3_quant_187_reg_5610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_60_out(0),
      Q => layer3_quant_187_reg_5610(0),
      R => '0'
    );
\layer3_quant_188_reg_5598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_61_out(0),
      Q => layer3_quant_188_reg_5598(0),
      R => '0'
    );
\layer3_quant_189_reg_5586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_62_out(0),
      Q => layer3_quant_189_reg_5586(0),
      R => '0'
    );
\layer3_quant_190_reg_5574_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_63_out(0),
      Q => layer3_quant_190_reg_5574(0),
      R => '0'
    );
\layer3_quant_191_reg_5562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_64_out(0),
      Q => layer3_quant_191_reg_5562(0),
      R => '0'
    );
\layer3_quant_192_reg_5550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_65_out(0),
      Q => layer3_quant_192_reg_5550(0),
      R => '0'
    );
\layer3_quant_193_reg_5538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_66_out(0),
      Q => layer3_quant_193_reg_5538(0),
      R => '0'
    );
\layer3_quant_194_reg_5526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_67_out(0),
      Q => layer3_quant_194_reg_5526(0),
      R => '0'
    );
\layer3_quant_195_reg_5514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_68_out(0),
      Q => layer3_quant_195_reg_5514(0),
      R => '0'
    );
\layer3_quant_196_reg_5502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_69_out(0),
      Q => layer3_quant_196_reg_5502(0),
      R => '0'
    );
\layer3_quant_197_reg_5490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_70_out(0),
      Q => layer3_quant_197_reg_5490(0),
      R => '0'
    );
\layer3_quant_198_reg_5478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_71_out(0),
      Q => layer3_quant_198_reg_5478(0),
      R => '0'
    );
\layer3_quant_199_reg_5466_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_72_out(0),
      Q => layer3_quant_199_reg_5466(0),
      R => '0'
    );
\layer3_quant_200_reg_5454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_73_out(0),
      Q => layer3_quant_200_reg_5454(0),
      R => '0'
    );
\layer3_quant_201_reg_5442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_74_out(0),
      Q => layer3_quant_201_reg_5442(0),
      R => '0'
    );
\layer3_quant_202_reg_5430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_75_out(0),
      Q => layer3_quant_202_reg_5430(0),
      R => '0'
    );
\layer3_quant_203_reg_5418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_76_out(0),
      Q => layer3_quant_203_reg_5418(0),
      R => '0'
    );
\layer3_quant_204_reg_5406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_77_out(0),
      Q => layer3_quant_204_reg_5406(0),
      R => '0'
    );
\layer3_quant_205_reg_5394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_78_out(0),
      Q => layer3_quant_205_reg_5394(0),
      R => '0'
    );
\layer3_quant_206_reg_5382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_79_out(0),
      Q => layer3_quant_206_reg_5382(0),
      R => '0'
    );
\layer3_quant_207_reg_5370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_80_out(0),
      Q => layer3_quant_207_reg_5370(0),
      R => '0'
    );
\layer3_quant_208_reg_5358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_81_out(0),
      Q => layer3_quant_208_reg_5358(0),
      R => '0'
    );
\layer3_quant_209_reg_5346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_82_out(0),
      Q => layer3_quant_209_reg_5346(0),
      R => '0'
    );
\layer3_quant_210_reg_5334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_83_out(0),
      Q => layer3_quant_210_reg_5334(0),
      R => '0'
    );
\layer3_quant_211_reg_5322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_84_out(0),
      Q => layer3_quant_211_reg_5322(0),
      R => '0'
    );
\layer3_quant_212_reg_5310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_85_out(0),
      Q => layer3_quant_212_reg_5310(0),
      R => '0'
    );
\layer3_quant_213_reg_5298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_86_out(0),
      Q => layer3_quant_213_reg_5298(0),
      R => '0'
    );
\layer3_quant_214_reg_5286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_87_out(0),
      Q => layer3_quant_214_reg_5286(0),
      R => '0'
    );
\layer3_quant_215_reg_5274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_88_out(0),
      Q => layer3_quant_215_reg_5274(0),
      R => '0'
    );
\layer3_quant_216_reg_5262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_89_out(0),
      Q => layer3_quant_216_reg_5262(0),
      R => '0'
    );
\layer3_quant_217_reg_5250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_90_out(0),
      Q => layer3_quant_217_reg_5250(0),
      R => '0'
    );
\layer3_quant_218_reg_5238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_91_out(0),
      Q => layer3_quant_218_reg_5238(0),
      R => '0'
    );
\layer3_quant_219_reg_5226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_92_out(0),
      Q => layer3_quant_219_reg_5226(0),
      R => '0'
    );
\layer3_quant_220_reg_5214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_93_out(0),
      Q => layer3_quant_220_reg_5214(0),
      R => '0'
    );
\layer3_quant_221_reg_5202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_94_out(0),
      Q => layer3_quant_221_reg_5202(0),
      R => '0'
    );
\layer3_quant_222_reg_5190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_95_out(0),
      Q => layer3_quant_222_reg_5190(0),
      R => '0'
    );
\layer3_quant_223_reg_5178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_96_out(0),
      Q => layer3_quant_223_reg_5178(0),
      R => '0'
    );
\layer3_quant_224_reg_5166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_97_out(0),
      Q => layer3_quant_224_reg_5166(0),
      R => '0'
    );
\layer3_quant_225_reg_5154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_98_out(0),
      Q => layer3_quant_225_reg_5154(0),
      R => '0'
    );
\layer3_quant_226_reg_5142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_99_out(0),
      Q => layer3_quant_226_reg_5142(0),
      R => '0'
    );
\layer3_quant_227_reg_5130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_100_out(0),
      Q => layer3_quant_227_reg_5130(0),
      R => '0'
    );
\layer3_quant_228_reg_5118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_101_out(0),
      Q => layer3_quant_228_reg_5118(0),
      R => '0'
    );
\layer3_quant_229_reg_5106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_102_out(0),
      Q => layer3_quant_229_reg_5106(0),
      R => '0'
    );
\layer3_quant_230_reg_5094_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_103_out(0),
      Q => layer3_quant_230_reg_5094(0),
      R => '0'
    );
\layer3_quant_231_reg_5082_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_104_out(0),
      Q => layer3_quant_231_reg_5082(0),
      R => '0'
    );
\layer3_quant_232_reg_5070_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_105_out(0),
      Q => layer3_quant_232_reg_5070(0),
      R => '0'
    );
\layer3_quant_233_reg_5058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_106_out(0),
      Q => layer3_quant_233_reg_5058(0),
      R => '0'
    );
\layer3_quant_234_reg_5046_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_107_out(0),
      Q => layer3_quant_234_reg_5046(0),
      R => '0'
    );
\layer3_quant_235_reg_5034_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_108_out(0),
      Q => layer3_quant_235_reg_5034(0),
      R => '0'
    );
\layer3_quant_236_reg_5022_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_109_out(0),
      Q => layer3_quant_236_reg_5022(0),
      R => '0'
    );
\layer3_quant_237_reg_5010_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_110_out(0),
      Q => layer3_quant_237_reg_5010(0),
      R => '0'
    );
\layer3_quant_238_reg_4998_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_111_out(0),
      Q => layer3_quant_238_reg_4998(0),
      R => '0'
    );
\layer3_quant_239_reg_4986_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_112_out(0),
      Q => layer3_quant_239_reg_4986(0),
      R => '0'
    );
\layer3_quant_240_reg_4974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_113_out(0),
      Q => layer3_quant_240_reg_4974(0),
      R => '0'
    );
\layer3_quant_241_reg_4962_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_114_out(0),
      Q => layer3_quant_241_reg_4962(0),
      R => '0'
    );
\layer3_quant_242_reg_4950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_115_out(0),
      Q => layer3_quant_242_reg_4950(0),
      R => '0'
    );
\layer3_quant_243_reg_4938_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_116_out(0),
      Q => layer3_quant_243_reg_4938(0),
      R => '0'
    );
\layer3_quant_244_reg_4926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_117_out(0),
      Q => layer3_quant_244_reg_4926(0),
      R => '0'
    );
\layer3_quant_245_reg_4914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_118_out(0),
      Q => layer3_quant_245_reg_4914(0),
      R => '0'
    );
\layer3_quant_246_reg_4902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_119_out(0),
      Q => layer3_quant_246_reg_4902(0),
      R => '0'
    );
\layer3_quant_247_reg_4890_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_120_out(0),
      Q => layer3_quant_247_reg_4890(0),
      R => '0'
    );
\layer3_quant_248_reg_4878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_121_out(0),
      Q => layer3_quant_248_reg_4878(0),
      R => '0'
    );
\layer3_quant_249_reg_4866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_122_out(0),
      Q => layer3_quant_249_reg_4866(0),
      R => '0'
    );
\layer3_quant_250_reg_4854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_123_out(0),
      Q => layer3_quant_250_reg_4854(0),
      R => '0'
    );
\layer3_quant_251_reg_4842_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_124_out(0),
      Q => layer3_quant_251_reg_4842(0),
      R => '0'
    );
\layer3_quant_252_reg_4830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_125_out(0),
      Q => layer3_quant_252_reg_4830(0),
      R => '0'
    );
\layer3_quant_253_reg_4818_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_126_out(0),
      Q => layer3_quant_253_reg_4818(0),
      R => '0'
    );
\layer3_quant_254_reg_4806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_127_out(0),
      Q => layer3_quant_254_reg_4806(0),
      R => '0'
    );
\layer3_quant_reg_6318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_quant_128_reg_63300,
      D => grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799_layer3_quant_1_out(0),
      Q => layer3_quant_reg_6318(0),
      R => '0'
    );
\output_stream_TDATA_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(0),
      Q => output_stream_TDATA_reg(0),
      R => '0'
    );
\output_stream_TDATA_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(10),
      Q => output_stream_TDATA_reg(10),
      R => '0'
    );
\output_stream_TDATA_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(11),
      Q => output_stream_TDATA_reg(11),
      R => '0'
    );
\output_stream_TDATA_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(12),
      Q => output_stream_TDATA_reg(12),
      R => '0'
    );
\output_stream_TDATA_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(13),
      Q => output_stream_TDATA_reg(13),
      R => '0'
    );
\output_stream_TDATA_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(14),
      Q => output_stream_TDATA_reg(14),
      R => '0'
    );
\output_stream_TDATA_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(15),
      Q => output_stream_TDATA_reg(15),
      R => '0'
    );
\output_stream_TDATA_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(16),
      Q => output_stream_TDATA_reg(16),
      R => '0'
    );
\output_stream_TDATA_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(17),
      Q => output_stream_TDATA_reg(17),
      R => '0'
    );
\output_stream_TDATA_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(18),
      Q => output_stream_TDATA_reg(18),
      R => '0'
    );
\output_stream_TDATA_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(19),
      Q => output_stream_TDATA_reg(19),
      R => '0'
    );
\output_stream_TDATA_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(1),
      Q => output_stream_TDATA_reg(1),
      R => '0'
    );
\output_stream_TDATA_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(20),
      Q => output_stream_TDATA_reg(20),
      R => '0'
    );
\output_stream_TDATA_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(21),
      Q => output_stream_TDATA_reg(21),
      R => '0'
    );
\output_stream_TDATA_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(22),
      Q => output_stream_TDATA_reg(22),
      R => '0'
    );
\output_stream_TDATA_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(23),
      Q => output_stream_TDATA_reg(23),
      R => '0'
    );
\output_stream_TDATA_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(24),
      Q => output_stream_TDATA_reg(24),
      R => '0'
    );
\output_stream_TDATA_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(25),
      Q => output_stream_TDATA_reg(25),
      R => '0'
    );
\output_stream_TDATA_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(26),
      Q => output_stream_TDATA_reg(26),
      R => '0'
    );
\output_stream_TDATA_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(27),
      Q => output_stream_TDATA_reg(27),
      R => '0'
    );
\output_stream_TDATA_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(28),
      Q => output_stream_TDATA_reg(28),
      R => '0'
    );
\output_stream_TDATA_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(29),
      Q => output_stream_TDATA_reg(29),
      R => '0'
    );
\output_stream_TDATA_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(2),
      Q => output_stream_TDATA_reg(2),
      R => '0'
    );
\output_stream_TDATA_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(30),
      Q => output_stream_TDATA_reg(30),
      R => '0'
    );
\output_stream_TDATA_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(31),
      Q => output_stream_TDATA_reg(31),
      R => '0'
    );
\output_stream_TDATA_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(3),
      Q => output_stream_TDATA_reg(3),
      R => '0'
    );
\output_stream_TDATA_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(4),
      Q => output_stream_TDATA_reg(4),
      R => '0'
    );
\output_stream_TDATA_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(5),
      Q => output_stream_TDATA_reg(5),
      R => '0'
    );
\output_stream_TDATA_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(6),
      Q => output_stream_TDATA_reg(6),
      R => '0'
    );
\output_stream_TDATA_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(7),
      Q => output_stream_TDATA_reg(7),
      R => '0'
    );
\output_stream_TDATA_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(8),
      Q => output_stream_TDATA_reg(8),
      R => '0'
    );
\output_stream_TDATA_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(9),
      Q => output_stream_TDATA_reg(9),
      R => '0'
    );
\output_stream_TLAST_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST,
      Q => output_stream_TLAST_reg,
      R => '0'
    );
\phi_mul1_reg_4795_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(0),
      Q => phi_mul1_reg_4795(0),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(10),
      Q => phi_mul1_reg_4795(10),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(11),
      Q => phi_mul1_reg_4795(11),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(12),
      Q => phi_mul1_reg_4795(12),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(13),
      Q => phi_mul1_reg_4795(13),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(14),
      Q => phi_mul1_reg_4795(14),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(15),
      Q => phi_mul1_reg_4795(15),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(16),
      Q => phi_mul1_reg_4795(16),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(17),
      Q => phi_mul1_reg_4795(17),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(18),
      Q => phi_mul1_reg_4795(18),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(19),
      Q => phi_mul1_reg_4795(19),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(1),
      Q => phi_mul1_reg_4795(1),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(20),
      Q => phi_mul1_reg_4795(20),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(21),
      Q => phi_mul1_reg_4795(21),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(22),
      Q => phi_mul1_reg_4795(22),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(23),
      Q => phi_mul1_reg_4795(23),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(24),
      Q => phi_mul1_reg_4795(24),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(25),
      Q => phi_mul1_reg_4795(25),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(26),
      Q => phi_mul1_reg_4795(26),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(27),
      Q => phi_mul1_reg_4795(27),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(28),
      Q => phi_mul1_reg_4795(28),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(29),
      Q => phi_mul1_reg_4795(29),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(2),
      Q => phi_mul1_reg_4795(2),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(30),
      Q => phi_mul1_reg_4795(30),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(31),
      Q => phi_mul1_reg_4795(31),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(32),
      Q => phi_mul1_reg_4795(32),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(33),
      Q => phi_mul1_reg_4795(33),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(34),
      Q => phi_mul1_reg_4795(34),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(35),
      Q => phi_mul1_reg_4795(35),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(36),
      Q => phi_mul1_reg_4795(36),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(37),
      Q => phi_mul1_reg_4795(37),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(38),
      Q => phi_mul1_reg_4795(38),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(39),
      Q => phi_mul1_reg_4795(39),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(3),
      Q => phi_mul1_reg_4795(3),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(40),
      Q => phi_mul1_reg_4795(40),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(41),
      Q => phi_mul1_reg_4795(41),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(42),
      Q => phi_mul1_reg_4795(42),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(43),
      Q => phi_mul1_reg_4795(43),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(44),
      Q => phi_mul1_reg_4795(44),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(45),
      Q => phi_mul1_reg_4795(45),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(46),
      Q => phi_mul1_reg_4795(46),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(47),
      Q => phi_mul1_reg_4795(47),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(48),
      Q => phi_mul1_reg_4795(48),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(49),
      Q => phi_mul1_reg_4795(49),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(4),
      Q => phi_mul1_reg_4795(4),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(50),
      Q => phi_mul1_reg_4795(50),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(51),
      Q => phi_mul1_reg_4795(51),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(52),
      Q => phi_mul1_reg_4795(52),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(53),
      Q => phi_mul1_reg_4795(53),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(54),
      Q => phi_mul1_reg_4795(54),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(55),
      Q => phi_mul1_reg_4795(55),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(56),
      Q => phi_mul1_reg_4795(56),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(57),
      Q => phi_mul1_reg_4795(57),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(58),
      Q => phi_mul1_reg_4795(58),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(59),
      Q => phi_mul1_reg_4795(59),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(5),
      Q => phi_mul1_reg_4795(5),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(60),
      Q => phi_mul1_reg_4795(60),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(61),
      Q => phi_mul1_reg_4795(61),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(6),
      Q => phi_mul1_reg_4795(6),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(7),
      Q => phi_mul1_reg_4795(7),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(8),
      Q => phi_mul1_reg_4795(8),
      R => cnt_2_reg_4783
    );
\phi_mul1_reg_4795_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln58_8_reg_15015(9),
      Q => phi_mul1_reg_4795(9),
      R => cnt_2_reg_4783
    );
\phi_mul3_reg_6365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(0),
      Q => phi_mul3_reg_6365(0),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(10),
      Q => phi_mul3_reg_6365(10),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(11),
      Q => phi_mul3_reg_6365(11),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(12),
      Q => phi_mul3_reg_6365(12),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(13),
      Q => phi_mul3_reg_6365(13),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(14),
      Q => phi_mul3_reg_6365(14),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(15),
      Q => phi_mul3_reg_6365(15),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(16),
      Q => phi_mul3_reg_6365(16),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(17),
      Q => phi_mul3_reg_6365(17),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(18),
      Q => phi_mul3_reg_6365(18),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(19),
      Q => phi_mul3_reg_6365(19),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(1),
      Q => phi_mul3_reg_6365(1),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(20),
      Q => phi_mul3_reg_6365(20),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(21),
      Q => phi_mul3_reg_6365(21),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(22),
      Q => phi_mul3_reg_6365(22),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(23),
      Q => phi_mul3_reg_6365(23),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(24),
      Q => phi_mul3_reg_6365(24),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(25),
      Q => phi_mul3_reg_6365(25),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(26),
      Q => phi_mul3_reg_6365(26),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(27),
      Q => phi_mul3_reg_6365(27),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(28),
      Q => phi_mul3_reg_6365(28),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(29),
      Q => phi_mul3_reg_6365(29),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(2),
      Q => phi_mul3_reg_6365(2),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(30),
      Q => phi_mul3_reg_6365(30),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(31),
      Q => phi_mul3_reg_6365(31),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(32),
      Q => phi_mul3_reg_6365(32),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(33),
      Q => phi_mul3_reg_6365(33),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(34),
      Q => phi_mul3_reg_6365(34),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(35),
      Q => phi_mul3_reg_6365(35),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(36),
      Q => phi_mul3_reg_6365(36),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(37),
      Q => phi_mul3_reg_6365(37),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(38),
      Q => phi_mul3_reg_6365(38),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(39),
      Q => phi_mul3_reg_6365(39),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(3),
      Q => phi_mul3_reg_6365(3),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(40),
      Q => phi_mul3_reg_6365(40),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(41),
      Q => phi_mul3_reg_6365(41),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(42),
      Q => phi_mul3_reg_6365(42),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(43),
      Q => phi_mul3_reg_6365(43),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(44),
      Q => phi_mul3_reg_6365(44),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(45),
      Q => phi_mul3_reg_6365(45),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(46),
      Q => phi_mul3_reg_6365(46),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(47),
      Q => phi_mul3_reg_6365(47),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(48),
      Q => phi_mul3_reg_6365(48),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(49),
      Q => phi_mul3_reg_6365(49),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(4),
      Q => phi_mul3_reg_6365(4),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(50),
      Q => phi_mul3_reg_6365(50),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(51),
      Q => phi_mul3_reg_6365(51),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(52),
      Q => phi_mul3_reg_6365(52),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(53),
      Q => phi_mul3_reg_6365(53),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(54),
      Q => phi_mul3_reg_6365(54),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(55),
      Q => phi_mul3_reg_6365(55),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(56),
      Q => phi_mul3_reg_6365(56),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(57),
      Q => phi_mul3_reg_6365(57),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(58),
      Q => phi_mul3_reg_6365(58),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(59),
      Q => phi_mul3_reg_6365(59),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(5),
      Q => phi_mul3_reg_6365(5),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(60),
      Q => phi_mul3_reg_6365(60),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(61),
      Q => phi_mul3_reg_6365(61),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(6),
      Q => phi_mul3_reg_6365(6),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(7),
      Q => phi_mul3_reg_6365(7),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(8),
      Q => phi_mul3_reg_6365(8),
      R => cnt_4_reg_6353
    );
\phi_mul3_reg_6365_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln58_10_reg_15093(9),
      Q => phi_mul3_reg_6365(9),
      R => cnt_4_reg_6353
    );
\phi_mul_reg_3225_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(0),
      Q => phi_mul_reg_3225(0),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(10),
      Q => phi_mul_reg_3225(10),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(11),
      Q => phi_mul_reg_3225(11),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(12),
      Q => phi_mul_reg_3225(12),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(13),
      Q => phi_mul_reg_3225(13),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(14),
      Q => phi_mul_reg_3225(14),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(15),
      Q => phi_mul_reg_3225(15),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(16),
      Q => phi_mul_reg_3225(16),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(17),
      Q => phi_mul_reg_3225(17),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(18),
      Q => phi_mul_reg_3225(18),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(19),
      Q => phi_mul_reg_3225(19),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(1),
      Q => phi_mul_reg_3225(1),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(20),
      Q => phi_mul_reg_3225(20),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(21),
      Q => phi_mul_reg_3225(21),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(22),
      Q => phi_mul_reg_3225(22),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(23),
      Q => phi_mul_reg_3225(23),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(24),
      Q => phi_mul_reg_3225(24),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(25),
      Q => phi_mul_reg_3225(25),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(26),
      Q => phi_mul_reg_3225(26),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(27),
      Q => phi_mul_reg_3225(27),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(28),
      Q => phi_mul_reg_3225(28),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(29),
      Q => phi_mul_reg_3225(29),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(2),
      Q => phi_mul_reg_3225(2),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(30),
      Q => phi_mul_reg_3225(30),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(31),
      Q => phi_mul_reg_3225(31),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(32),
      Q => phi_mul_reg_3225(32),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(33),
      Q => phi_mul_reg_3225(33),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(34),
      Q => phi_mul_reg_3225(34),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(35),
      Q => phi_mul_reg_3225(35),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(36),
      Q => phi_mul_reg_3225(36),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(37),
      Q => phi_mul_reg_3225(37),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(38),
      Q => phi_mul_reg_3225(38),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(3),
      Q => phi_mul_reg_3225(3),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(4),
      Q => phi_mul_reg_3225(4),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(5),
      Q => phi_mul_reg_3225(5),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(6),
      Q => phi_mul_reg_3225(6),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(7),
      Q => phi_mul_reg_3225(7),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(8),
      Q => phi_mul_reg_3225(8),
      R => cnt_reg_3213
    );
\phi_mul_reg_3225_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln58_2_reg_14940(9),
      Q => phi_mul_reg_3225(9),
      R => cnt_reg_3213
    );
regslice_both_input_stream_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both
     port map (
      DI(0) => regslice_both_input_stream_V_data_V_U_n_23,
      E(0) => ap_block_pp0_stage0_subdone,
      Q(0) => ap_CS_fsm_state3,
      S(3) => regslice_both_input_stream_V_data_V_U_n_19,
      S(2) => regslice_both_input_stream_V_data_V_U_n_20,
      S(1) => regslice_both_input_stream_V_data_V_U_n_21,
      S(0) => regslice_both_input_stream_V_data_V_U_n_22,
      ack_in_t_reg_0 => input_stream_TREADY,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(0) => input_stream_TDATA_int_regslice(31),
      \data_p1_reg[14]_0\(3) => regslice_both_input_stream_V_data_V_U_n_15,
      \data_p1_reg[14]_0\(2) => regslice_both_input_stream_V_data_V_U_n_16,
      \data_p1_reg[14]_0\(1) => regslice_both_input_stream_V_data_V_U_n_17,
      \data_p1_reg[14]_0\(0) => regslice_both_input_stream_V_data_V_U_n_18,
      \data_p1_reg[22]_0\(3) => regslice_both_input_stream_V_data_V_U_n_11,
      \data_p1_reg[22]_0\(2) => regslice_both_input_stream_V_data_V_U_n_12,
      \data_p1_reg[22]_0\(1) => regslice_both_input_stream_V_data_V_U_n_13,
      \data_p1_reg[22]_0\(0) => regslice_both_input_stream_V_data_V_U_n_14,
      \data_p1_reg[30]_0\(3) => regslice_both_input_stream_V_data_V_U_n_6,
      \data_p1_reg[30]_0\(2) => regslice_both_input_stream_V_data_V_U_n_7,
      \data_p1_reg[30]_0\(1) => regslice_both_input_stream_V_data_V_U_n_8,
      \data_p1_reg[30]_0\(0) => regslice_both_input_stream_V_data_V_U_n_9,
      input_stream_TDATA(31 downto 0) => input_stream_TDATA(31 downto 0),
      input_stream_TVALID => input_stream_TVALID,
      vld_out => input_stream_TVALID_int_regslice
    );
regslice_both_output_stream_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4
     port map (
      D(1) => ap_NS_fsm(51),
      D(0) => ap_NS_fsm(0),
      E(0) => load_p2,
      Q(3) => ap_CS_fsm_state52,
      Q(2) => ap_CS_fsm_state51,
      Q(1) => layer3_activations_ce0_local,
      Q(0) => \ap_CS_fsm_reg_n_4_[0]\,
      ack_in_t_reg_0 => regslice_both_output_stream_V_data_V_U_n_9,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \data_p2_reg[31]_0\(31 downto 0) => layer3_activations_q0(31 downto 0),
      \data_p2_reg[3]_0\ => regslice_both_output_stream_V_keep_V_U_n_5,
      \data_p2_reg[3]_1\ => regslice_both_output_stream_V_strb_V_U_n_5,
      grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936_layer3_activations_ce0,
      grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_ap_start_reg,
      layer3_activations_address01 => layer3_activations_address01,
      layer3_activations_ce0 => layer3_activations_ce0,
      load_p2 => load_p2_2,
      load_p2_0 => load_p2_1,
      output_stream_TDATA(31 downto 0) => output_stream_TDATA(31 downto 0),
      output_stream_TDATA_reg(31 downto 0) => output_stream_TDATA_reg(31 downto 0),
      output_stream_TDATA_reg1 => output_stream_TDATA_reg1,
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice,
      output_stream_TVALID => output_stream_TVALID
    );
regslice_both_output_stream_V_keep_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0\
     port map (
      Q(0) => ap_CS_fsm_state51,
      ack_in_t_reg_0 => regslice_both_output_stream_V_keep_V_U_n_5,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID,
      load_p2 => load_p2_2,
      output_stream_TKEEP(0) => \^output_stream_tkeep\(2),
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice
    );
regslice_both_output_stream_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1\
     port map (
      Q(0) => ap_CS_fsm_state51,
      ack_in_t_reg_0 => regslice_both_output_stream_V_last_V_U_n_4,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_rst_n_inv => ap_rst_n_inv,
      data_p2 => data_p2,
      \data_p2_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_n_8,
      grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TLAST,
      grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID,
      output_stream_TDATA_reg1 => output_stream_TDATA_reg1,
      output_stream_TLAST(0) => output_stream_TLAST(0),
      output_stream_TLAST_reg => output_stream_TLAST_reg,
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice
    );
regslice_both_output_stream_V_strb_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5\
     port map (
      Q(0) => ap_CS_fsm_state51,
      ack_in_t_reg_0 => regslice_both_output_stream_V_strb_V_U_n_5,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943_output_stream_TVALID,
      load_p2 => load_p2_1,
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice,
      output_stream_TSTRB(0) => \^output_stream_tstrb\(2)
    );
\sub102_reg_15114[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(0),
      O => sub102_fu_10980_p2(0)
    );
\sub102_reg_15114[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(12),
      O => \sub102_reg_15114[12]_i_2_n_4\
    );
\sub102_reg_15114[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(11),
      O => \sub102_reg_15114[12]_i_3_n_4\
    );
\sub102_reg_15114[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(10),
      O => \sub102_reg_15114[12]_i_4_n_4\
    );
\sub102_reg_15114[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(9),
      O => \sub102_reg_15114[12]_i_5_n_4\
    );
\sub102_reg_15114[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(16),
      O => \sub102_reg_15114[16]_i_2_n_4\
    );
\sub102_reg_15114[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(15),
      O => \sub102_reg_15114[16]_i_3_n_4\
    );
\sub102_reg_15114[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(14),
      O => \sub102_reg_15114[16]_i_4_n_4\
    );
\sub102_reg_15114[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(13),
      O => \sub102_reg_15114[16]_i_5_n_4\
    );
\sub102_reg_15114[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(20),
      O => \sub102_reg_15114[20]_i_2_n_4\
    );
\sub102_reg_15114[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(19),
      O => \sub102_reg_15114[20]_i_3_n_4\
    );
\sub102_reg_15114[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(18),
      O => \sub102_reg_15114[20]_i_4_n_4\
    );
\sub102_reg_15114[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(17),
      O => \sub102_reg_15114[20]_i_5_n_4\
    );
\sub102_reg_15114[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(24),
      O => \sub102_reg_15114[24]_i_2_n_4\
    );
\sub102_reg_15114[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(23),
      O => \sub102_reg_15114[24]_i_3_n_4\
    );
\sub102_reg_15114[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(22),
      O => \sub102_reg_15114[24]_i_4_n_4\
    );
\sub102_reg_15114[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(21),
      O => \sub102_reg_15114[24]_i_5_n_4\
    );
\sub102_reg_15114[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(28),
      O => \sub102_reg_15114[28]_i_2_n_4\
    );
\sub102_reg_15114[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(27),
      O => \sub102_reg_15114[28]_i_3_n_4\
    );
\sub102_reg_15114[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(26),
      O => \sub102_reg_15114[28]_i_4_n_4\
    );
\sub102_reg_15114[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(25),
      O => \sub102_reg_15114[28]_i_5_n_4\
    );
\sub102_reg_15114[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(31),
      O => \sub102_reg_15114[31]_i_2_n_4\
    );
\sub102_reg_15114[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(30),
      O => \sub102_reg_15114[31]_i_3_n_4\
    );
\sub102_reg_15114[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(29),
      O => \sub102_reg_15114[31]_i_4_n_4\
    );
\sub102_reg_15114[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(4),
      O => \sub102_reg_15114[4]_i_2_n_4\
    );
\sub102_reg_15114[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(3),
      O => \sub102_reg_15114[4]_i_3_n_4\
    );
\sub102_reg_15114[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(2),
      O => \sub102_reg_15114[4]_i_4_n_4\
    );
\sub102_reg_15114[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(1),
      O => \sub102_reg_15114[4]_i_5_n_4\
    );
\sub102_reg_15114[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(8),
      O => \sub102_reg_15114[8]_i_2_n_4\
    );
\sub102_reg_15114[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(7),
      O => \sub102_reg_15114[8]_i_3_n_4\
    );
\sub102_reg_15114[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(6),
      O => \sub102_reg_15114[8]_i_4_n_4\
    );
\sub102_reg_15114[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colsW3_read_reg_14058(5),
      O => \sub102_reg_15114[8]_i_5_n_4\
    );
\sub102_reg_15114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(0),
      Q => sub102_reg_15114(0),
      R => '0'
    );
\sub102_reg_15114_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(10),
      Q => sub102_reg_15114(10),
      R => '0'
    );
\sub102_reg_15114_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(11),
      Q => sub102_reg_15114(11),
      R => '0'
    );
\sub102_reg_15114_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(12),
      Q => sub102_reg_15114(12),
      R => '0'
    );
\sub102_reg_15114_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub102_reg_15114_reg[8]_i_1_n_4\,
      CO(3) => \sub102_reg_15114_reg[12]_i_1_n_4\,
      CO(2) => \sub102_reg_15114_reg[12]_i_1_n_5\,
      CO(1) => \sub102_reg_15114_reg[12]_i_1_n_6\,
      CO(0) => \sub102_reg_15114_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => colsW3_read_reg_14058(12 downto 9),
      O(3 downto 0) => sub102_fu_10980_p2(12 downto 9),
      S(3) => \sub102_reg_15114[12]_i_2_n_4\,
      S(2) => \sub102_reg_15114[12]_i_3_n_4\,
      S(1) => \sub102_reg_15114[12]_i_4_n_4\,
      S(0) => \sub102_reg_15114[12]_i_5_n_4\
    );
\sub102_reg_15114_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(13),
      Q => sub102_reg_15114(13),
      R => '0'
    );
\sub102_reg_15114_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(14),
      Q => sub102_reg_15114(14),
      R => '0'
    );
\sub102_reg_15114_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(15),
      Q => sub102_reg_15114(15),
      R => '0'
    );
\sub102_reg_15114_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(16),
      Q => sub102_reg_15114(16),
      R => '0'
    );
\sub102_reg_15114_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub102_reg_15114_reg[12]_i_1_n_4\,
      CO(3) => \sub102_reg_15114_reg[16]_i_1_n_4\,
      CO(2) => \sub102_reg_15114_reg[16]_i_1_n_5\,
      CO(1) => \sub102_reg_15114_reg[16]_i_1_n_6\,
      CO(0) => \sub102_reg_15114_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => colsW3_read_reg_14058(16 downto 13),
      O(3 downto 0) => sub102_fu_10980_p2(16 downto 13),
      S(3) => \sub102_reg_15114[16]_i_2_n_4\,
      S(2) => \sub102_reg_15114[16]_i_3_n_4\,
      S(1) => \sub102_reg_15114[16]_i_4_n_4\,
      S(0) => \sub102_reg_15114[16]_i_5_n_4\
    );
\sub102_reg_15114_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(17),
      Q => sub102_reg_15114(17),
      R => '0'
    );
\sub102_reg_15114_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(18),
      Q => sub102_reg_15114(18),
      R => '0'
    );
\sub102_reg_15114_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(19),
      Q => sub102_reg_15114(19),
      R => '0'
    );
\sub102_reg_15114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(1),
      Q => sub102_reg_15114(1),
      R => '0'
    );
\sub102_reg_15114_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(20),
      Q => sub102_reg_15114(20),
      R => '0'
    );
\sub102_reg_15114_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub102_reg_15114_reg[16]_i_1_n_4\,
      CO(3) => \sub102_reg_15114_reg[20]_i_1_n_4\,
      CO(2) => \sub102_reg_15114_reg[20]_i_1_n_5\,
      CO(1) => \sub102_reg_15114_reg[20]_i_1_n_6\,
      CO(0) => \sub102_reg_15114_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => colsW3_read_reg_14058(20 downto 17),
      O(3 downto 0) => sub102_fu_10980_p2(20 downto 17),
      S(3) => \sub102_reg_15114[20]_i_2_n_4\,
      S(2) => \sub102_reg_15114[20]_i_3_n_4\,
      S(1) => \sub102_reg_15114[20]_i_4_n_4\,
      S(0) => \sub102_reg_15114[20]_i_5_n_4\
    );
\sub102_reg_15114_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(21),
      Q => sub102_reg_15114(21),
      R => '0'
    );
\sub102_reg_15114_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(22),
      Q => sub102_reg_15114(22),
      R => '0'
    );
\sub102_reg_15114_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(23),
      Q => sub102_reg_15114(23),
      R => '0'
    );
\sub102_reg_15114_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(24),
      Q => sub102_reg_15114(24),
      R => '0'
    );
\sub102_reg_15114_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub102_reg_15114_reg[20]_i_1_n_4\,
      CO(3) => \sub102_reg_15114_reg[24]_i_1_n_4\,
      CO(2) => \sub102_reg_15114_reg[24]_i_1_n_5\,
      CO(1) => \sub102_reg_15114_reg[24]_i_1_n_6\,
      CO(0) => \sub102_reg_15114_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => colsW3_read_reg_14058(24 downto 21),
      O(3 downto 0) => sub102_fu_10980_p2(24 downto 21),
      S(3) => \sub102_reg_15114[24]_i_2_n_4\,
      S(2) => \sub102_reg_15114[24]_i_3_n_4\,
      S(1) => \sub102_reg_15114[24]_i_4_n_4\,
      S(0) => \sub102_reg_15114[24]_i_5_n_4\
    );
\sub102_reg_15114_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(25),
      Q => sub102_reg_15114(25),
      R => '0'
    );
\sub102_reg_15114_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(26),
      Q => sub102_reg_15114(26),
      R => '0'
    );
\sub102_reg_15114_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(27),
      Q => sub102_reg_15114(27),
      R => '0'
    );
\sub102_reg_15114_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(28),
      Q => sub102_reg_15114(28),
      R => '0'
    );
\sub102_reg_15114_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub102_reg_15114_reg[24]_i_1_n_4\,
      CO(3) => \sub102_reg_15114_reg[28]_i_1_n_4\,
      CO(2) => \sub102_reg_15114_reg[28]_i_1_n_5\,
      CO(1) => \sub102_reg_15114_reg[28]_i_1_n_6\,
      CO(0) => \sub102_reg_15114_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => colsW3_read_reg_14058(28 downto 25),
      O(3 downto 0) => sub102_fu_10980_p2(28 downto 25),
      S(3) => \sub102_reg_15114[28]_i_2_n_4\,
      S(2) => \sub102_reg_15114[28]_i_3_n_4\,
      S(1) => \sub102_reg_15114[28]_i_4_n_4\,
      S(0) => \sub102_reg_15114[28]_i_5_n_4\
    );
\sub102_reg_15114_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(29),
      Q => sub102_reg_15114(29),
      R => '0'
    );
\sub102_reg_15114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(2),
      Q => sub102_reg_15114(2),
      R => '0'
    );
\sub102_reg_15114_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(30),
      Q => sub102_reg_15114(30),
      R => '0'
    );
\sub102_reg_15114_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(31),
      Q => sub102_reg_15114(31),
      R => '0'
    );
\sub102_reg_15114_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub102_reg_15114_reg[28]_i_1_n_4\,
      CO(3 downto 2) => \NLW_sub102_reg_15114_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub102_reg_15114_reg[31]_i_1_n_6\,
      CO(0) => \sub102_reg_15114_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => colsW3_read_reg_14058(30 downto 29),
      O(3) => \NLW_sub102_reg_15114_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sub102_fu_10980_p2(31 downto 29),
      S(3) => '0',
      S(2) => \sub102_reg_15114[31]_i_2_n_4\,
      S(1) => \sub102_reg_15114[31]_i_3_n_4\,
      S(0) => \sub102_reg_15114[31]_i_4_n_4\
    );
\sub102_reg_15114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(3),
      Q => sub102_reg_15114(3),
      R => '0'
    );
\sub102_reg_15114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(4),
      Q => sub102_reg_15114(4),
      R => '0'
    );
\sub102_reg_15114_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub102_reg_15114_reg[4]_i_1_n_4\,
      CO(2) => \sub102_reg_15114_reg[4]_i_1_n_5\,
      CO(1) => \sub102_reg_15114_reg[4]_i_1_n_6\,
      CO(0) => \sub102_reg_15114_reg[4]_i_1_n_7\,
      CYINIT => colsW3_read_reg_14058(0),
      DI(3 downto 0) => colsW3_read_reg_14058(4 downto 1),
      O(3 downto 0) => sub102_fu_10980_p2(4 downto 1),
      S(3) => \sub102_reg_15114[4]_i_2_n_4\,
      S(2) => \sub102_reg_15114[4]_i_3_n_4\,
      S(1) => \sub102_reg_15114[4]_i_4_n_4\,
      S(0) => \sub102_reg_15114[4]_i_5_n_4\
    );
\sub102_reg_15114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(5),
      Q => sub102_reg_15114(5),
      R => '0'
    );
\sub102_reg_15114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(6),
      Q => sub102_reg_15114(6),
      R => '0'
    );
\sub102_reg_15114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(7),
      Q => sub102_reg_15114(7),
      R => '0'
    );
\sub102_reg_15114_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(8),
      Q => sub102_reg_15114(8),
      R => '0'
    );
\sub102_reg_15114_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub102_reg_15114_reg[4]_i_1_n_4\,
      CO(3) => \sub102_reg_15114_reg[8]_i_1_n_4\,
      CO(2) => \sub102_reg_15114_reg[8]_i_1_n_5\,
      CO(1) => \sub102_reg_15114_reg[8]_i_1_n_6\,
      CO(0) => \sub102_reg_15114_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => colsW3_read_reg_14058(8 downto 5),
      O(3 downto 0) => sub102_fu_10980_p2(8 downto 5),
      S(3) => \sub102_reg_15114[8]_i_2_n_4\,
      S(2) => \sub102_reg_15114[8]_i_3_n_4\,
      S(1) => \sub102_reg_15114[8]_i_4_n_4\,
      S(0) => \sub102_reg_15114[8]_i_5_n_4\
    );
\sub102_reg_15114_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => sub102_fu_10980_p2(9),
      Q => sub102_reg_15114(9),
      R => '0'
    );
\trunc_ln51_1_reg_14990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[0]\,
      Q => trunc_ln51_1_reg_14990(0),
      R => '0'
    );
\trunc_ln51_1_reg_14990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[1]\,
      Q => trunc_ln51_1_reg_14990(1),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(0),
      Q => trunc_ln51_2_reg_15052(0),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(10),
      Q => trunc_ln51_2_reg_15052(10),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(11),
      Q => trunc_ln51_2_reg_15052(11),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(12),
      Q => trunc_ln51_2_reg_15052(12),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(13),
      Q => trunc_ln51_2_reg_15052(13),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(14),
      Q => trunc_ln51_2_reg_15052(14),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(15),
      Q => trunc_ln51_2_reg_15052(15),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(16),
      Q => trunc_ln51_2_reg_15052(16),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(17),
      Q => trunc_ln51_2_reg_15052(17),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(18),
      Q => trunc_ln51_2_reg_15052(18),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(19),
      Q => trunc_ln51_2_reg_15052(19),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(1),
      Q => trunc_ln51_2_reg_15052(1),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(20),
      Q => trunc_ln51_2_reg_15052(20),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(21),
      Q => trunc_ln51_2_reg_15052(21),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(22),
      Q => trunc_ln51_2_reg_15052(22),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(23),
      Q => trunc_ln51_2_reg_15052(23),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(24),
      Q => trunc_ln51_2_reg_15052(24),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(25),
      Q => trunc_ln51_2_reg_15052(25),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(26),
      Q => trunc_ln51_2_reg_15052(26),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(27),
      Q => trunc_ln51_2_reg_15052(27),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(28),
      Q => trunc_ln51_2_reg_15052(28),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(29),
      Q => trunc_ln51_2_reg_15052(29),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(2),
      Q => trunc_ln51_2_reg_15052(2),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(30),
      Q => trunc_ln51_2_reg_15052(30),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(3),
      Q => trunc_ln51_2_reg_15052(3),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(4),
      Q => trunc_ln51_2_reg_15052(4),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(5),
      Q => trunc_ln51_2_reg_15052(5),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(6),
      Q => trunc_ln51_2_reg_15052(6),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(7),
      Q => trunc_ln51_2_reg_15052(7),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(8),
      Q => trunc_ln51_2_reg_15052(8),
      R => '0'
    );
\trunc_ln51_2_reg_15052_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(9),
      Q => trunc_ln51_2_reg_15052(9),
      R => '0'
    );
\trunc_ln51_reg_14917_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[0]\,
      Q => trunc_ln51_reg_14917,
      R => '0'
    );
\x_1_fu_3032[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      I1 => icmp_ln51_2_fu_9161_p2,
      O => ap_NS_fsm19_out
    );
\x_1_fu_3032[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => layer2_activations_4_ce0_local,
      I1 => layer2_activations_6_U_n_67,
      O => \x_1_fu_3032[30]_i_2_n_4\
    );
\x_1_fu_3032_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(0),
      Q => \x_1_fu_3032_reg_n_4_[0]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(10),
      Q => \x_1_fu_3032_reg_n_4_[10]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(11),
      Q => \x_1_fu_3032_reg_n_4_[11]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(12),
      Q => \x_1_fu_3032_reg_n_4_[12]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(13),
      Q => \x_1_fu_3032_reg_n_4_[13]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(14),
      Q => \x_1_fu_3032_reg_n_4_[14]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(15),
      Q => \x_1_fu_3032_reg_n_4_[15]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(16),
      Q => \x_1_fu_3032_reg_n_4_[16]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(17),
      Q => \x_1_fu_3032_reg_n_4_[17]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(18),
      Q => \x_1_fu_3032_reg_n_4_[18]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(19),
      Q => \x_1_fu_3032_reg_n_4_[19]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(1),
      Q => \x_1_fu_3032_reg_n_4_[1]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(20),
      Q => \x_1_fu_3032_reg_n_4_[20]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(21),
      Q => \x_1_fu_3032_reg_n_4_[21]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(22),
      Q => \x_1_fu_3032_reg_n_4_[22]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(23),
      Q => \x_1_fu_3032_reg_n_4_[23]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(24),
      Q => \x_1_fu_3032_reg_n_4_[24]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(25),
      Q => \x_1_fu_3032_reg_n_4_[25]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(26),
      Q => \x_1_fu_3032_reg_n_4_[26]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(27),
      Q => \x_1_fu_3032_reg_n_4_[27]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(28),
      Q => \x_1_fu_3032_reg_n_4_[28]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(29),
      Q => \x_1_fu_3032_reg_n_4_[29]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(2),
      Q => lshr_ln51_1_fu_9196_p4(0),
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(30),
      Q => \x_1_fu_3032_reg_n_4_[30]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(3),
      Q => lshr_ln51_1_fu_9196_p4(1),
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(4),
      Q => lshr_ln51_1_fu_9196_p4(2),
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(5),
      Q => lshr_ln51_1_fu_9196_p4(3),
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(6),
      Q => lshr_ln51_1_fu_9196_p4(4),
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(7),
      Q => \x_1_fu_3032_reg_n_4_[7]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(8),
      Q => \x_1_fu_3032_reg_n_4_[8]\,
      R => ap_NS_fsm19_out
    );
\x_1_fu_3032_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \x_1_fu_3032[30]_i_2_n_4\,
      D => add_ln51_1_reg_14980(9),
      Q => \x_1_fu_3032_reg_n_4_[9]\,
      R => ap_NS_fsm19_out
    );
\x_2_fu_3036[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln51_4_fu_10330_p2,
      I1 => ap_CS_fsm_state36,
      O => ap_NS_fsm12_out
    );
\x_2_fu_3036[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => layer3_activations_ce0_local,
      I1 => icmp_ln55_2_fu_10379_p2,
      O => layer3_activations_we0_local
    );
\x_2_fu_3036_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer3_activations_we0_local,
      D => add_ln51_2_reg_15065(0),
      Q => x_2_fu_3036(0),
      R => ap_NS_fsm12_out
    );
\x_2_fu_3036_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer3_activations_we0_local,
      D => add_ln51_2_reg_15065(1),
      Q => x_2_fu_3036(1),
      R => ap_NS_fsm12_out
    );
\x_2_fu_3036_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer3_activations_we0_local,
      D => add_ln51_2_reg_15065(2),
      Q => x_2_fu_3036(2),
      R => ap_NS_fsm12_out
    );
\x_2_fu_3036_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer3_activations_we0_local,
      D => add_ln51_2_reg_15065(3),
      Q => x_2_fu_3036(3),
      R => ap_NS_fsm12_out
    );
\x_2_fu_3036_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer3_activations_we0_local,
      D => add_ln51_2_reg_15065(4),
      Q => x_2_fu_3036(4),
      R => ap_NS_fsm12_out
    );
\x_2_fu_3036_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer3_activations_we0_local,
      D => add_ln51_2_reg_15065(5),
      Q => x_2_fu_3036(5),
      R => ap_NS_fsm12_out
    );
\x_2_fu_3036_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer3_activations_we0_local,
      D => add_ln51_2_reg_15065(6),
      Q => x_2_fu_3036(6),
      R => ap_NS_fsm12_out
    );
\x_2_fu_3036_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer3_activations_we0_local,
      D => add_ln51_2_reg_15065(7),
      Q => x_2_fu_3036(7),
      R => ap_NS_fsm12_out
    );
\x_fu_3028[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln51_fu_7734_p2,
      O => ap_NS_fsm113_out
    );
\x_fu_3028_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(0),
      Q => \x_fu_3028_reg_n_4_[0]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(10),
      Q => \x_fu_3028_reg_n_4_[10]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(11),
      Q => \x_fu_3028_reg_n_4_[11]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(12),
      Q => \x_fu_3028_reg_n_4_[12]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(13),
      Q => \x_fu_3028_reg_n_4_[13]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(14),
      Q => \x_fu_3028_reg_n_4_[14]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(15),
      Q => \x_fu_3028_reg_n_4_[15]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(16),
      Q => \x_fu_3028_reg_n_4_[16]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(17),
      Q => \x_fu_3028_reg_n_4_[17]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(18),
      Q => \x_fu_3028_reg_n_4_[18]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(19),
      Q => \x_fu_3028_reg_n_4_[19]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(1),
      Q => lshr_ln_fu_7769_p4(0),
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(20),
      Q => \x_fu_3028_reg_n_4_[20]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(21),
      Q => \x_fu_3028_reg_n_4_[21]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(22),
      Q => \x_fu_3028_reg_n_4_[22]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(23),
      Q => \x_fu_3028_reg_n_4_[23]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(24),
      Q => \x_fu_3028_reg_n_4_[24]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(25),
      Q => \x_fu_3028_reg_n_4_[25]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(26),
      Q => \x_fu_3028_reg_n_4_[26]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(27),
      Q => \x_fu_3028_reg_n_4_[27]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(28),
      Q => \x_fu_3028_reg_n_4_[28]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(29),
      Q => \x_fu_3028_reg_n_4_[29]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(2),
      Q => lshr_ln_fu_7769_p4(1),
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(30),
      Q => \x_fu_3028_reg_n_4_[30]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(3),
      Q => lshr_ln_fu_7769_p4(2),
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(4),
      Q => lshr_ln_fu_7769_p4(3),
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(5),
      Q => lshr_ln_fu_7769_p4(4),
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(6),
      Q => lshr_ln_fu_7769_p4(5),
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(7),
      Q => \x_fu_3028_reg_n_4_[7]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(8),
      Q => \x_fu_3028_reg_n_4_[8]\,
      R => ap_NS_fsm113_out
    );
\x_fu_3028_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => layer1_activations_2_U_n_37,
      D => add_ln51_reg_14907(9),
      Q => \x_fu_3028_reg_n_4_[9]\,
      R => ap_NS_fsm113_out
    );
\y_1_reg_4772[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln51_3_fu_9177_p2,
      I1 => ap_CS_fsm_state21,
      I2 => ap_CS_fsm_state32,
      O => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(0),
      Q => y_1_reg_4772(0),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(10),
      Q => y_1_reg_4772(10),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(11),
      Q => y_1_reg_4772(11),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(12),
      Q => y_1_reg_4772(12),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(13),
      Q => y_1_reg_4772(13),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(14),
      Q => y_1_reg_4772(14),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(15),
      Q => y_1_reg_4772(15),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(16),
      Q => y_1_reg_4772(16),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(17),
      Q => y_1_reg_4772(17),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(18),
      Q => y_1_reg_4772(18),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(19),
      Q => y_1_reg_4772(19),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(1),
      Q => y_1_reg_4772(1),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(20),
      Q => y_1_reg_4772(20),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(21),
      Q => y_1_reg_4772(21),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(22),
      Q => y_1_reg_4772(22),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(23),
      Q => y_1_reg_4772(23),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(24),
      Q => y_1_reg_4772(24),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(25),
      Q => y_1_reg_4772(25),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(26),
      Q => y_1_reg_4772(26),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(27),
      Q => y_1_reg_4772(27),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(28),
      Q => y_1_reg_4772(28),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(29),
      Q => y_1_reg_4772(29),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(2),
      Q => y_1_reg_4772(2),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(30),
      Q => y_1_reg_4772(30),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(3),
      Q => y_1_reg_4772(3),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(4),
      Q => y_1_reg_4772(4),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(5),
      Q => y_1_reg_4772(5),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(6),
      Q => y_1_reg_4772(6),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(7),
      Q => y_1_reg_4772(7),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(8),
      Q => y_1_reg_4772(8),
      R => cnt_2_reg_4783
    );
\y_1_reg_4772_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => add_ln55_1_reg_15005(9),
      Q => y_1_reg_4772(9),
      R => cnt_2_reg_4783
    );
\y_2_reg_6342[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln51_5_fu_10356_p2,
      I1 => ap_CS_fsm_state37,
      I2 => ap_CS_fsm_state48,
      O => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(0),
      Q => y_2_reg_6342(0),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(10),
      Q => y_2_reg_6342(10),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(11),
      Q => y_2_reg_6342(11),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(12),
      Q => y_2_reg_6342(12),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(13),
      Q => y_2_reg_6342(13),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(14),
      Q => y_2_reg_6342(14),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(15),
      Q => y_2_reg_6342(15),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(16),
      Q => y_2_reg_6342(16),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(17),
      Q => y_2_reg_6342(17),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(18),
      Q => y_2_reg_6342(18),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(19),
      Q => y_2_reg_6342(19),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(1),
      Q => y_2_reg_6342(1),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(20),
      Q => y_2_reg_6342(20),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(21),
      Q => y_2_reg_6342(21),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(22),
      Q => y_2_reg_6342(22),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(23),
      Q => y_2_reg_6342(23),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(24),
      Q => y_2_reg_6342(24),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(25),
      Q => y_2_reg_6342(25),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(26),
      Q => y_2_reg_6342(26),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(27),
      Q => y_2_reg_6342(27),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(28),
      Q => y_2_reg_6342(28),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(29),
      Q => y_2_reg_6342(29),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(2),
      Q => y_2_reg_6342(2),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(30),
      Q => y_2_reg_6342(30),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(3),
      Q => y_2_reg_6342(3),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(4),
      Q => y_2_reg_6342(4),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(5),
      Q => y_2_reg_6342(5),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(6),
      Q => y_2_reg_6342(6),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(7),
      Q => y_2_reg_6342(7),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(8),
      Q => y_2_reg_6342(8),
      R => cnt_4_reg_6353
    );
\y_2_reg_6342_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => add_ln55_2_reg_15083(9),
      Q => y_2_reg_6342(9),
      R => cnt_4_reg_6353
    );
\y_reg_3202[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln51_1_fu_7750_p2,
      I1 => ap_CS_fsm_state5,
      I2 => ap_CS_fsm_state16,
      O => cnt_reg_3213
    );
\y_reg_3202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln55_reg_14930(0),
      Q => y_reg_3202(0),
      R => cnt_reg_3213
    );
\y_reg_3202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln55_reg_14930(1),
      Q => y_reg_3202(1),
      R => cnt_reg_3213
    );
\y_reg_3202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln55_reg_14930(2),
      Q => y_reg_3202(2),
      R => cnt_reg_3213
    );
\y_reg_3202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln55_reg_14930(3),
      Q => y_reg_3202(3),
      R => cnt_reg_3213
    );
\y_reg_3202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln55_reg_14930(4),
      Q => y_reg_3202(4),
      R => cnt_reg_3213
    );
\y_reg_3202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln55_reg_14930(5),
      Q => y_reg_3202(5),
      R => cnt_reg_3213
    );
\y_reg_3202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln55_reg_14930(6),
      Q => y_reg_3202(6),
      R => cnt_reg_3213
    );
\y_reg_3202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln55_reg_14930(7),
      Q => y_reg_3202(7),
      R => cnt_reg_3213
    );
\y_reg_3202_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => add_ln55_reg_14930(8),
      Q => y_reg_3202(8),
      R => cnt_reg_3213
    );
\zext_ln51_2_reg_14972_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(0),
      Q => zext_ln51_2_reg_14972(0),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(10),
      Q => zext_ln51_2_reg_14972(10),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(11),
      Q => zext_ln51_2_reg_14972(11),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(12),
      Q => zext_ln51_2_reg_14972(12),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(13),
      Q => zext_ln51_2_reg_14972(13),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(14),
      Q => zext_ln51_2_reg_14972(14),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(15),
      Q => zext_ln51_2_reg_14972(15),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(16),
      Q => zext_ln51_2_reg_14972(16),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(17),
      Q => zext_ln51_2_reg_14972(17),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(18),
      Q => zext_ln51_2_reg_14972(18),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(19),
      Q => zext_ln51_2_reg_14972(19),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(1),
      Q => zext_ln51_2_reg_14972(1),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(20),
      Q => zext_ln51_2_reg_14972(20),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(21),
      Q => zext_ln51_2_reg_14972(21),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(22),
      Q => zext_ln51_2_reg_14972(22),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(23),
      Q => zext_ln51_2_reg_14972(23),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(24),
      Q => zext_ln51_2_reg_14972(24),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(25),
      Q => zext_ln51_2_reg_14972(25),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(26),
      Q => zext_ln51_2_reg_14972(26),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(27),
      Q => zext_ln51_2_reg_14972(27),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(28),
      Q => zext_ln51_2_reg_14972(28),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(29),
      Q => zext_ln51_2_reg_14972(29),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(2),
      Q => zext_ln51_2_reg_14972(2),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(30),
      Q => zext_ln51_2_reg_14972(30),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(31),
      Q => zext_ln51_2_reg_14972(31),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(3),
      Q => zext_ln51_2_reg_14972(3),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(4),
      Q => zext_ln51_2_reg_14972(4),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(5),
      Q => zext_ln51_2_reg_14972(5),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(6),
      Q => zext_ln51_2_reg_14972(6),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(7),
      Q => zext_ln51_2_reg_14972(7),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(8),
      Q => zext_ln51_2_reg_14972(8),
      R => '0'
    );
\zext_ln51_2_reg_14972_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state20,
      D => colsW2_read_reg_14068(9),
      Q => zext_ln51_2_reg_14972(9),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[10]\,
      Q => zext_ln51_3_reg_14985(10),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[11]\,
      Q => zext_ln51_3_reg_14985(11),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[12]\,
      Q => zext_ln51_3_reg_14985(12),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[13]\,
      Q => zext_ln51_3_reg_14985(13),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[14]\,
      Q => zext_ln51_3_reg_14985(14),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[15]\,
      Q => zext_ln51_3_reg_14985(15),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[16]\,
      Q => zext_ln51_3_reg_14985(16),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[17]\,
      Q => zext_ln51_3_reg_14985(17),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[18]\,
      Q => zext_ln51_3_reg_14985(18),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[19]\,
      Q => zext_ln51_3_reg_14985(19),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[20]\,
      Q => zext_ln51_3_reg_14985(20),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[21]\,
      Q => zext_ln51_3_reg_14985(21),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[22]\,
      Q => zext_ln51_3_reg_14985(22),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[23]\,
      Q => zext_ln51_3_reg_14985(23),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[24]\,
      Q => zext_ln51_3_reg_14985(24),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[25]\,
      Q => zext_ln51_3_reg_14985(25),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[26]\,
      Q => zext_ln51_3_reg_14985(26),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[27]\,
      Q => zext_ln51_3_reg_14985(27),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[28]\,
      Q => zext_ln51_3_reg_14985(28),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[29]\,
      Q => zext_ln51_3_reg_14985(29),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => lshr_ln51_1_fu_9196_p4(0),
      Q => zext_ln51_3_reg_14985(2),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[30]\,
      Q => zext_ln51_3_reg_14985(30),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => lshr_ln51_1_fu_9196_p4(1),
      Q => zext_ln51_3_reg_14985(3),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => lshr_ln51_1_fu_9196_p4(2),
      Q => zext_ln51_3_reg_14985(4),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => lshr_ln51_1_fu_9196_p4(3),
      Q => zext_ln51_3_reg_14985(5),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => lshr_ln51_1_fu_9196_p4(4),
      Q => zext_ln51_3_reg_14985(6),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[7]\,
      Q => zext_ln51_3_reg_14985(7),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[8]\,
      Q => zext_ln51_3_reg_14985(8),
      R => '0'
    );
\zext_ln51_3_reg_14985_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \x_1_fu_3032_reg_n_4_[9]\,
      Q => zext_ln51_3_reg_14985(9),
      R => '0'
    );
\zext_ln51_5_reg_15047_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state36,
      D => colsW3_read_reg_14058(31),
      Q => zext_ln51_5_reg_15047_reg(31),
      R => '0'
    );
\zext_ln51_6_reg_15070_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => x_2_fu_3036(0),
      Q => zext_ln51_7_reg_15075(0),
      R => '0'
    );
\zext_ln51_6_reg_15070_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => x_2_fu_3036(1),
      Q => zext_ln51_7_reg_15075(1),
      R => '0'
    );
\zext_ln51_6_reg_15070_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => x_2_fu_3036(2),
      Q => zext_ln51_7_reg_15075(2),
      R => '0'
    );
\zext_ln51_6_reg_15070_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => x_2_fu_3036(3),
      Q => zext_ln51_7_reg_15075(3),
      R => '0'
    );
\zext_ln51_6_reg_15070_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => x_2_fu_3036(4),
      Q => zext_ln51_7_reg_15075(4),
      R => '0'
    );
\zext_ln51_6_reg_15070_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => x_2_fu_3036(5),
      Q => zext_ln51_7_reg_15075(5),
      R => '0'
    );
\zext_ln51_6_reg_15070_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => x_2_fu_3036(6),
      Q => zext_ln51_7_reg_15075(6),
      R => '0'
    );
\zext_ln51_6_reg_15070_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state37,
      D => x_2_fu_3036(7),
      Q => zext_ln51_7_reg_15075(7),
      R => '0'
    );
\zext_ln51_reg_14912_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[10]\,
      Q => zext_ln51_reg_14912(10),
      R => '0'
    );
\zext_ln51_reg_14912_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[11]\,
      Q => zext_ln51_reg_14912(11),
      R => '0'
    );
\zext_ln51_reg_14912_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[12]\,
      Q => zext_ln51_reg_14912(12),
      R => '0'
    );
\zext_ln51_reg_14912_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[13]\,
      Q => zext_ln51_reg_14912(13),
      R => '0'
    );
\zext_ln51_reg_14912_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[14]\,
      Q => zext_ln51_reg_14912(14),
      R => '0'
    );
\zext_ln51_reg_14912_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[15]\,
      Q => zext_ln51_reg_14912(15),
      R => '0'
    );
\zext_ln51_reg_14912_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[16]\,
      Q => zext_ln51_reg_14912(16),
      R => '0'
    );
\zext_ln51_reg_14912_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[17]\,
      Q => zext_ln51_reg_14912(17),
      R => '0'
    );
\zext_ln51_reg_14912_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[18]\,
      Q => zext_ln51_reg_14912(18),
      R => '0'
    );
\zext_ln51_reg_14912_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[19]\,
      Q => zext_ln51_reg_14912(19),
      R => '0'
    );
\zext_ln51_reg_14912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => lshr_ln_fu_7769_p4(0),
      Q => zext_ln51_reg_14912(1),
      R => '0'
    );
\zext_ln51_reg_14912_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[20]\,
      Q => zext_ln51_reg_14912(20),
      R => '0'
    );
\zext_ln51_reg_14912_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[21]\,
      Q => zext_ln51_reg_14912(21),
      R => '0'
    );
\zext_ln51_reg_14912_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[22]\,
      Q => zext_ln51_reg_14912(22),
      R => '0'
    );
\zext_ln51_reg_14912_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[23]\,
      Q => zext_ln51_reg_14912(23),
      R => '0'
    );
\zext_ln51_reg_14912_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[24]\,
      Q => zext_ln51_reg_14912(24),
      R => '0'
    );
\zext_ln51_reg_14912_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[25]\,
      Q => zext_ln51_reg_14912(25),
      R => '0'
    );
\zext_ln51_reg_14912_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[26]\,
      Q => zext_ln51_reg_14912(26),
      R => '0'
    );
\zext_ln51_reg_14912_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[27]\,
      Q => zext_ln51_reg_14912(27),
      R => '0'
    );
\zext_ln51_reg_14912_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[28]\,
      Q => zext_ln51_reg_14912(28),
      R => '0'
    );
\zext_ln51_reg_14912_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[29]\,
      Q => zext_ln51_reg_14912(29),
      R => '0'
    );
\zext_ln51_reg_14912_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => lshr_ln_fu_7769_p4(1),
      Q => zext_ln51_reg_14912(2),
      R => '0'
    );
\zext_ln51_reg_14912_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[30]\,
      Q => zext_ln51_reg_14912(30),
      R => '0'
    );
\zext_ln51_reg_14912_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => lshr_ln_fu_7769_p4(2),
      Q => zext_ln51_reg_14912(3),
      R => '0'
    );
\zext_ln51_reg_14912_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => lshr_ln_fu_7769_p4(3),
      Q => zext_ln51_reg_14912(4),
      R => '0'
    );
\zext_ln51_reg_14912_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => lshr_ln_fu_7769_p4(4),
      Q => zext_ln51_reg_14912(5),
      R => '0'
    );
\zext_ln51_reg_14912_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => lshr_ln_fu_7769_p4(5),
      Q => zext_ln51_reg_14912(6),
      R => '0'
    );
\zext_ln51_reg_14912_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[7]\,
      Q => zext_ln51_reg_14912(7),
      R => '0'
    );
\zext_ln51_reg_14912_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[8]\,
      Q => zext_ln51_reg_14912(8),
      R => '0'
    );
\zext_ln51_reg_14912_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \x_fu_3028_reg_n_4_[9]\,
      Q => zext_ln51_reg_14912(9),
      R => '0'
    );
\zext_ln58_reg_14899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(0),
      Q => zext_ln58_reg_14899(0),
      R => '0'
    );
\zext_ln58_reg_14899_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(10),
      Q => zext_ln58_reg_14899(10),
      R => '0'
    );
\zext_ln58_reg_14899_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(11),
      Q => zext_ln58_reg_14899(11),
      R => '0'
    );
\zext_ln58_reg_14899_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(12),
      Q => zext_ln58_reg_14899(12),
      R => '0'
    );
\zext_ln58_reg_14899_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(13),
      Q => zext_ln58_reg_14899(13),
      R => '0'
    );
\zext_ln58_reg_14899_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(14),
      Q => zext_ln58_reg_14899(14),
      R => '0'
    );
\zext_ln58_reg_14899_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(15),
      Q => zext_ln58_reg_14899(15),
      R => '0'
    );
\zext_ln58_reg_14899_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(16),
      Q => zext_ln58_reg_14899(16),
      R => '0'
    );
\zext_ln58_reg_14899_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(17),
      Q => zext_ln58_reg_14899(17),
      R => '0'
    );
\zext_ln58_reg_14899_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(18),
      Q => zext_ln58_reg_14899(18),
      R => '0'
    );
\zext_ln58_reg_14899_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(19),
      Q => zext_ln58_reg_14899(19),
      R => '0'
    );
\zext_ln58_reg_14899_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(1),
      Q => zext_ln58_reg_14899(1),
      R => '0'
    );
\zext_ln58_reg_14899_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(20),
      Q => zext_ln58_reg_14899(20),
      R => '0'
    );
\zext_ln58_reg_14899_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(21),
      Q => zext_ln58_reg_14899(21),
      R => '0'
    );
\zext_ln58_reg_14899_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(22),
      Q => zext_ln58_reg_14899(22),
      R => '0'
    );
\zext_ln58_reg_14899_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(23),
      Q => zext_ln58_reg_14899(23),
      R => '0'
    );
\zext_ln58_reg_14899_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(24),
      Q => zext_ln58_reg_14899(24),
      R => '0'
    );
\zext_ln58_reg_14899_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(25),
      Q => zext_ln58_reg_14899(25),
      R => '0'
    );
\zext_ln58_reg_14899_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(26),
      Q => zext_ln58_reg_14899(26),
      R => '0'
    );
\zext_ln58_reg_14899_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(27),
      Q => zext_ln58_reg_14899(27),
      R => '0'
    );
\zext_ln58_reg_14899_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(28),
      Q => zext_ln58_reg_14899(28),
      R => '0'
    );
\zext_ln58_reg_14899_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(29),
      Q => zext_ln58_reg_14899(29),
      R => '0'
    );
\zext_ln58_reg_14899_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(2),
      Q => zext_ln58_reg_14899(2),
      R => '0'
    );
\zext_ln58_reg_14899_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(30),
      Q => zext_ln58_reg_14899(30),
      R => '0'
    );
\zext_ln58_reg_14899_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(31),
      Q => zext_ln58_reg_14899(31),
      R => '0'
    );
\zext_ln58_reg_14899_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(3),
      Q => zext_ln58_reg_14899(3),
      R => '0'
    );
\zext_ln58_reg_14899_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(4),
      Q => zext_ln58_reg_14899(4),
      R => '0'
    );
\zext_ln58_reg_14899_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(5),
      Q => zext_ln58_reg_14899(5),
      R => '0'
    );
\zext_ln58_reg_14899_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(6),
      Q => zext_ln58_reg_14899(6),
      R => '0'
    );
\zext_ln58_reg_14899_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(7),
      Q => zext_ln58_reg_14899(7),
      R => '0'
    );
\zext_ln58_reg_14899_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(8),
      Q => zext_ln58_reg_14899(8),
      R => '0'
    );
\zext_ln58_reg_14899_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => colsW1_read_reg_14076(9),
      Q => zext_ln58_reg_14899(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    input_stream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    input_stream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_stream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_stream_TREADY : out STD_LOGIC;
    input_stream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_stream_TVALID : in STD_LOGIC;
    output_stream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    output_stream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TREADY : in STD_LOGIC;
    output_stream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_stream_TVALID : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_0_hls_inst_0,feedforward,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "feedforward,Vivado 2024.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_gmem_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : string;
  attribute C_M_AXI_GMEM_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "52'b0000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "52'b0000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "52'b0000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "52'b0000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "52'b0000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "52'b0000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "52'b0000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "52'b0000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "52'b0000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "52'b0000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "52'b0000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "52'b0000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "52'b0000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "52'b0000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "52'b0000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "52'b0000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "52'b0000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "52'b0000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "52'b0000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "52'b0000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "52'b0000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "52'b0000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "52'b0000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "52'b0000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "52'b0000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "52'b0000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "52'b0000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of inst : label is "52'b0000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of inst : label is "52'b0000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of inst : label is "52'b0000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of inst : label is "52'b0000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of inst : label is "52'b0000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of inst : label is "52'b0000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "52'b0000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of inst : label is "52'b0000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of inst : label is "52'b0000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of inst : label is "52'b0000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of inst : label is "52'b0000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of inst : label is "52'b0000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of inst : label is "52'b0000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of inst : label is "52'b0000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of inst : label is "52'b0000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of inst : label is "52'b0000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of inst : label is "52'b0001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "52'b0000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of inst : label is "52'b0010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of inst : label is "52'b0100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of inst : label is "52'b1000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "52'b0000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "52'b0000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "52'b0000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "52'b0000000000000000000000000000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of ap_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem:input_stream:output_stream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_MODE of ap_rst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_stream_TREADY : signal is "xilinx.com:interface:axis:1.0 input_stream TREADY";
  attribute X_INTERFACE_INFO of input_stream_TVALID : signal is "xilinx.com:interface:axis:1.0 input_stream TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_MODE of interrupt : signal is "master";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID";
  attribute X_INTERFACE_INFO of output_stream_TREADY : signal is "xilinx.com:interface:axis:1.0 output_stream TREADY";
  attribute X_INTERFACE_INFO of output_stream_TVALID : signal is "xilinx.com:interface:axis:1.0 output_stream TVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of input_stream_TDATA : signal is "xilinx.com:interface:axis:1.0 input_stream TDATA";
  attribute X_INTERFACE_MODE of input_stream_TDATA : signal is "slave";
  attribute X_INTERFACE_PARAMETER of input_stream_TDATA : signal is "XIL_INTERFACENAME input_stream, TUSER_WIDTH 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_stream_TKEEP : signal is "xilinx.com:interface:axis:1.0 input_stream TKEEP";
  attribute X_INTERFACE_INFO of input_stream_TLAST : signal is "xilinx.com:interface:axis:1.0 input_stream TLAST";
  attribute X_INTERFACE_INFO of input_stream_TSTRB : signal is "xilinx.com:interface:axis:1.0 input_stream TSTRB";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR";
  attribute X_INTERFACE_MODE of m_axi_gmem_ARADDR : signal is "master";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem_ARADDR : signal is "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000.0, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BID";
  attribute X_INTERFACE_INFO of m_axi_gmem_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_WID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WID";
  attribute X_INTERFACE_INFO of m_axi_gmem_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB";
  attribute X_INTERFACE_INFO of output_stream_TDATA : signal is "xilinx.com:interface:axis:1.0 output_stream TDATA";
  attribute X_INTERFACE_MODE of output_stream_TDATA : signal is "master";
  attribute X_INTERFACE_PARAMETER of output_stream_TDATA : signal is "XIL_INTERFACENAME output_stream, TUSER_WIDTH 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of output_stream_TKEEP : signal is "xilinx.com:interface:axis:1.0 output_stream TKEEP";
  attribute X_INTERFACE_INFO of output_stream_TLAST : signal is "xilinx.com:interface:axis:1.0 output_stream TLAST";
  attribute X_INTERFACE_INFO of output_stream_TSTRB : signal is "xilinx.com:interface:axis:1.0 output_stream TSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_MODE of s_axi_control_ARADDR : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_control_ARADDR : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  m_axi_gmem_ARADDR(63 downto 2) <= \^m_axi_gmem_araddr\(63 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const1>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const1>\;
  m_axi_gmem_ARCACHE(0) <= \<const1>\;
  m_axi_gmem_ARID(0) <= \<const0>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const1>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63) <= \<const0>\;
  m_axi_gmem_AWADDR(62) <= \<const0>\;
  m_axi_gmem_AWADDR(61) <= \<const0>\;
  m_axi_gmem_AWADDR(60) <= \<const0>\;
  m_axi_gmem_AWADDR(59) <= \<const0>\;
  m_axi_gmem_AWADDR(58) <= \<const0>\;
  m_axi_gmem_AWADDR(57) <= \<const0>\;
  m_axi_gmem_AWADDR(56) <= \<const0>\;
  m_axi_gmem_AWADDR(55) <= \<const0>\;
  m_axi_gmem_AWADDR(54) <= \<const0>\;
  m_axi_gmem_AWADDR(53) <= \<const0>\;
  m_axi_gmem_AWADDR(52) <= \<const0>\;
  m_axi_gmem_AWADDR(51) <= \<const0>\;
  m_axi_gmem_AWADDR(50) <= \<const0>\;
  m_axi_gmem_AWADDR(49) <= \<const0>\;
  m_axi_gmem_AWADDR(48) <= \<const0>\;
  m_axi_gmem_AWADDR(47) <= \<const0>\;
  m_axi_gmem_AWADDR(46) <= \<const0>\;
  m_axi_gmem_AWADDR(45) <= \<const0>\;
  m_axi_gmem_AWADDR(44) <= \<const0>\;
  m_axi_gmem_AWADDR(43) <= \<const0>\;
  m_axi_gmem_AWADDR(42) <= \<const0>\;
  m_axi_gmem_AWADDR(41) <= \<const0>\;
  m_axi_gmem_AWADDR(40) <= \<const0>\;
  m_axi_gmem_AWADDR(39) <= \<const0>\;
  m_axi_gmem_AWADDR(38) <= \<const0>\;
  m_axi_gmem_AWADDR(37) <= \<const0>\;
  m_axi_gmem_AWADDR(36) <= \<const0>\;
  m_axi_gmem_AWADDR(35) <= \<const0>\;
  m_axi_gmem_AWADDR(34) <= \<const0>\;
  m_axi_gmem_AWADDR(33) <= \<const0>\;
  m_axi_gmem_AWADDR(32) <= \<const0>\;
  m_axi_gmem_AWADDR(31) <= \<const0>\;
  m_axi_gmem_AWADDR(30) <= \<const0>\;
  m_axi_gmem_AWADDR(29) <= \<const0>\;
  m_axi_gmem_AWADDR(28) <= \<const0>\;
  m_axi_gmem_AWADDR(27) <= \<const0>\;
  m_axi_gmem_AWADDR(26) <= \<const0>\;
  m_axi_gmem_AWADDR(25) <= \<const0>\;
  m_axi_gmem_AWADDR(24) <= \<const0>\;
  m_axi_gmem_AWADDR(23) <= \<const0>\;
  m_axi_gmem_AWADDR(22) <= \<const0>\;
  m_axi_gmem_AWADDR(21) <= \<const0>\;
  m_axi_gmem_AWADDR(20) <= \<const0>\;
  m_axi_gmem_AWADDR(19) <= \<const0>\;
  m_axi_gmem_AWADDR(18) <= \<const0>\;
  m_axi_gmem_AWADDR(17) <= \<const0>\;
  m_axi_gmem_AWADDR(16) <= \<const0>\;
  m_axi_gmem_AWADDR(15) <= \<const0>\;
  m_axi_gmem_AWADDR(14) <= \<const0>\;
  m_axi_gmem_AWADDR(13) <= \<const0>\;
  m_axi_gmem_AWADDR(12) <= \<const0>\;
  m_axi_gmem_AWADDR(11) <= \<const0>\;
  m_axi_gmem_AWADDR(10) <= \<const0>\;
  m_axi_gmem_AWADDR(9) <= \<const0>\;
  m_axi_gmem_AWADDR(8) <= \<const0>\;
  m_axi_gmem_AWADDR(7) <= \<const0>\;
  m_axi_gmem_AWADDR(6) <= \<const0>\;
  m_axi_gmem_AWADDR(5) <= \<const0>\;
  m_axi_gmem_AWADDR(4) <= \<const0>\;
  m_axi_gmem_AWADDR(3) <= \<const0>\;
  m_axi_gmem_AWADDR(2) <= \<const0>\;
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const0>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const0>\;
  m_axi_gmem_AWCACHE(0) <= \<const0>\;
  m_axi_gmem_AWID(0) <= \<const0>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3) <= \<const0>\;
  m_axi_gmem_AWLEN(2) <= \<const0>\;
  m_axi_gmem_AWLEN(1) <= \<const0>\;
  m_axi_gmem_AWLEN(0) <= \<const0>\;
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const0>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_AWVALID <= \<const0>\;
  m_axi_gmem_BREADY <= \<const0>\;
  m_axi_gmem_WDATA(31) <= \<const0>\;
  m_axi_gmem_WDATA(30) <= \<const0>\;
  m_axi_gmem_WDATA(29) <= \<const0>\;
  m_axi_gmem_WDATA(28) <= \<const0>\;
  m_axi_gmem_WDATA(27) <= \<const0>\;
  m_axi_gmem_WDATA(26) <= \<const0>\;
  m_axi_gmem_WDATA(25) <= \<const0>\;
  m_axi_gmem_WDATA(24) <= \<const0>\;
  m_axi_gmem_WDATA(23) <= \<const0>\;
  m_axi_gmem_WDATA(22) <= \<const0>\;
  m_axi_gmem_WDATA(21) <= \<const0>\;
  m_axi_gmem_WDATA(20) <= \<const0>\;
  m_axi_gmem_WDATA(19) <= \<const0>\;
  m_axi_gmem_WDATA(18) <= \<const0>\;
  m_axi_gmem_WDATA(17) <= \<const0>\;
  m_axi_gmem_WDATA(16) <= \<const0>\;
  m_axi_gmem_WDATA(15) <= \<const0>\;
  m_axi_gmem_WDATA(14) <= \<const0>\;
  m_axi_gmem_WDATA(13) <= \<const0>\;
  m_axi_gmem_WDATA(12) <= \<const0>\;
  m_axi_gmem_WDATA(11) <= \<const0>\;
  m_axi_gmem_WDATA(10) <= \<const0>\;
  m_axi_gmem_WDATA(9) <= \<const0>\;
  m_axi_gmem_WDATA(8) <= \<const0>\;
  m_axi_gmem_WDATA(7) <= \<const0>\;
  m_axi_gmem_WDATA(6) <= \<const0>\;
  m_axi_gmem_WDATA(5) <= \<const0>\;
  m_axi_gmem_WDATA(4) <= \<const0>\;
  m_axi_gmem_WDATA(3) <= \<const0>\;
  m_axi_gmem_WDATA(2) <= \<const0>\;
  m_axi_gmem_WDATA(1) <= \<const0>\;
  m_axi_gmem_WDATA(0) <= \<const0>\;
  m_axi_gmem_WID(0) <= \<const0>\;
  m_axi_gmem_WLAST <= \<const0>\;
  m_axi_gmem_WSTRB(3) <= \<const0>\;
  m_axi_gmem_WSTRB(2) <= \<const0>\;
  m_axi_gmem_WSTRB(1) <= \<const0>\;
  m_axi_gmem_WSTRB(0) <= \<const0>\;
  m_axi_gmem_WVALID <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      input_stream_TDATA(31 downto 0) => input_stream_TDATA(31 downto 0),
      input_stream_TKEEP(3 downto 0) => B"0000",
      input_stream_TLAST(0) => '0',
      input_stream_TREADY => input_stream_TREADY,
      input_stream_TSTRB(3 downto 0) => B"0000",
      input_stream_TVALID => input_stream_TVALID,
      interrupt => interrupt,
      m_axi_gmem_ARADDR(63 downto 2) => \^m_axi_gmem_araddr\(63 downto 2),
      m_axi_gmem_ARADDR(1 downto 0) => NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARBURST(1 downto 0) => NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARCACHE(3 downto 0) => NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARID(0) => NLW_inst_m_axi_gmem_ARID_UNCONNECTED(0),
      m_axi_gmem_ARLEN(7 downto 4) => NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem_ARLEN(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      m_axi_gmem_ARLOCK(1 downto 0) => NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARPROT(2 downto 0) => NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARQOS(3 downto 0) => NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREGION(3 downto 0) => NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARSIZE(2 downto 0) => NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARUSER(0) => NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED(0),
      m_axi_gmem_ARVALID => m_axi_gmem_ARVALID,
      m_axi_gmem_AWADDR(63 downto 0) => NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED(63 downto 0),
      m_axi_gmem_AWBURST(1 downto 0) => NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWCACHE(3 downto 0) => NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWID(0) => NLW_inst_m_axi_gmem_AWID_UNCONNECTED(0),
      m_axi_gmem_AWLEN(7 downto 0) => NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED(7 downto 0),
      m_axi_gmem_AWLOCK(1 downto 0) => NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWPROT(2 downto 0) => NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWQOS(3 downto 0) => NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWREADY => '0',
      m_axi_gmem_AWREGION(3 downto 0) => NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWSIZE(2 downto 0) => NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWUSER(0) => NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED(0),
      m_axi_gmem_AWVALID => NLW_inst_m_axi_gmem_AWVALID_UNCONNECTED,
      m_axi_gmem_BID(0) => '0',
      m_axi_gmem_BREADY => NLW_inst_m_axi_gmem_BREADY_UNCONNECTED,
      m_axi_gmem_BRESP(1 downto 0) => B"00",
      m_axi_gmem_BUSER(0) => '0',
      m_axi_gmem_BVALID => '0',
      m_axi_gmem_RDATA(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      m_axi_gmem_RID(0) => '0',
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RREADY => m_axi_gmem_RREADY,
      m_axi_gmem_RRESP(1 downto 0) => B"00",
      m_axi_gmem_RUSER(0) => '0',
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WDATA(31 downto 0) => NLW_inst_m_axi_gmem_WDATA_UNCONNECTED(31 downto 0),
      m_axi_gmem_WID(0) => NLW_inst_m_axi_gmem_WID_UNCONNECTED(0),
      m_axi_gmem_WLAST => NLW_inst_m_axi_gmem_WLAST_UNCONNECTED,
      m_axi_gmem_WREADY => '0',
      m_axi_gmem_WSTRB(3 downto 0) => NLW_inst_m_axi_gmem_WSTRB_UNCONNECTED(3 downto 0),
      m_axi_gmem_WUSER(0) => NLW_inst_m_axi_gmem_WUSER_UNCONNECTED(0),
      m_axi_gmem_WVALID => NLW_inst_m_axi_gmem_WVALID_UNCONNECTED,
      output_stream_TDATA(31 downto 0) => output_stream_TDATA(31 downto 0),
      output_stream_TKEEP(3 downto 0) => output_stream_TKEEP(3 downto 0),
      output_stream_TLAST(0) => output_stream_TLAST(0),
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TSTRB(3 downto 0) => output_stream_TSTRB(3 downto 0),
      output_stream_TVALID => output_stream_TVALID,
      s_axi_control_ARADDR(6 downto 0) => s_axi_control_ARADDR(6 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(6 downto 2) => s_axi_control_AWADDR(6 downto 2),
      s_axi_control_AWADDR(1 downto 0) => B"00",
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
