<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Clock Management Tile - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="clock-management-tile"><a class="header" href="#clock-management-tile">Clock management tile</a></h1>
<p>TODO: describe this madness</p>
<h2 id="tile-cmt"><a class="header" href="#tile-cmt">Tile CMT</a></h2>
<p>Cells: 10</p>
<h3 id="switchbox-spec_int"><a class="header" href="#switchbox-spec_int">Switchbox SPEC_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 CMT switchbox SPEC_INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL[5].OUT_BEL[20]</td><td>CELL[0].OUT_CMT[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT switchbox SPEC_INT muxes OUT_CMT[10]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OUT_CMT[10]-2"><a href="#virtex5-CMT-bit-MAIN[6][28][45]">MAIN[6][28][45]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OUT_CMT[10]-1"><a href="#virtex5-CMT-bit-MAIN[6][29][45]">MAIN[6][29][45]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OUT_CMT[10]-0"><a href="#virtex5-CMT-bit-MAIN[6][28][44]">MAIN[6][28][44]</a></td><td>CELL[0].OUT_CMT[10]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].IMUX_DCM_CLKIN[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].IMUX_DCM_CLKIN[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].TEST_PLL_CLKIN</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].IMUX_PLL_CLKFB</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[0].IMUX_DCM_CLKFB[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[0].IMUX_DCM_CLKFB[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT switchbox SPEC_INT muxes IMUX_DCM_CLKIN[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[0]-4"><a href="#virtex5-CMT-bit-MAIN[1][29][2]">MAIN[1][29][2]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[0]-3"><a href="#virtex5-CMT-bit-MAIN[1][28][1]">MAIN[1][28][1]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[0]-2"><a href="#virtex5-CMT-bit-MAIN[1][29][1]">MAIN[1][29][1]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[0]-1"><a href="#virtex5-CMT-bit-MAIN[1][29][0]">MAIN[1][29][0]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[0]-0"><a href="#virtex5-CMT-bit-MAIN[1][28][0]">MAIN[1][28][0]</a></td><td>CELL[0].IMUX_DCM_CLKIN[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB_CMT[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_CMT[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL[0].GIOB_CMT[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[0].GIOB_CMT[9]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB_CMT[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_CMT[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_CMT[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[8]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].IMUX_CLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[9]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_CLK[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[6]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL[0].IMUX_IMUX[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL[0].OMUX_PLL_SKEWCLKIN1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT switchbox SPEC_INT muxes IMUX_DCM_CLKIN[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[1]-4"><a href="#virtex5-CMT-bit-MAIN[8][29][2]">MAIN[8][29][2]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[1]-3"><a href="#virtex5-CMT-bit-MAIN[8][28][1]">MAIN[8][28][1]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[1]-2"><a href="#virtex5-CMT-bit-MAIN[8][29][1]">MAIN[8][29][1]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[1]-1"><a href="#virtex5-CMT-bit-MAIN[8][29][0]">MAIN[8][29][0]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[1]-0"><a href="#virtex5-CMT-bit-MAIN[8][28][0]">MAIN[8][28][0]</a></td><td>CELL[0].IMUX_DCM_CLKIN[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB_CMT[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_CMT[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL[0].GIOB_CMT[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[0].GIOB_CMT[9]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB_CMT[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_CMT[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_CMT[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[8]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[7].IMUX_CLK[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[9]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[7].IMUX_CLK[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[6]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL[7].IMUX_IMUX[12]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL[0].OMUX_PLL_SKEWCLKIN2</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT switchbox SPEC_INT muxes IMUX_DCM_CLKFB[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[0]-4"><a href="#virtex5-CMT-bit-MAIN[1][29][4]">MAIN[1][29][4]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[0]-3"><a href="#virtex5-CMT-bit-MAIN[1][28][4]">MAIN[1][28][4]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[0]-2"><a href="#virtex5-CMT-bit-MAIN[1][28][3]">MAIN[1][28][3]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[0]-1"><a href="#virtex5-CMT-bit-MAIN[1][29][3]">MAIN[1][29][3]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[0]-0"><a href="#virtex5-CMT-bit-MAIN[1][28][2]">MAIN[1][28][2]</a></td><td>CELL[0].IMUX_DCM_CLKFB[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB_CMT[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_CMT[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_CMT[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_CMT[7]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_CMT[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_CMT[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[8]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[9]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[8]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_CMT[9]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[0].IMUX_IMUX[6]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OMUX_PLL_SKEWCLKIN1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL[0].IMUX_CLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[0].IMUX_CLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT switchbox SPEC_INT muxes IMUX_DCM_CLKFB[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[1]-4"><a href="#virtex5-CMT-bit-MAIN[8][29][4]">MAIN[8][29][4]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[1]-3"><a href="#virtex5-CMT-bit-MAIN[8][28][4]">MAIN[8][28][4]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[1]-2"><a href="#virtex5-CMT-bit-MAIN[8][28][3]">MAIN[8][28][3]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[1]-1"><a href="#virtex5-CMT-bit-MAIN[8][29][3]">MAIN[8][29][3]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[1]-0"><a href="#virtex5-CMT-bit-MAIN[8][28][2]">MAIN[8][28][2]</a></td><td>CELL[0].IMUX_DCM_CLKFB[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB_CMT[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].GIOB_CMT[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_CMT[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_CMT[7]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_CMT[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_CMT[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[8]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[9]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[8]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_CMT[9]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[7].IMUX_IMUX[12]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OMUX_PLL_SKEWCLKIN2</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL[7].IMUX_CLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[7].IMUX_CLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT switchbox SPEC_INT muxes OMUX_DCM_SKEWCLKIN1[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[0]-3"><a href="#virtex5-CMT-bit-MAIN[1][28][6]">MAIN[1][28][6]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[0]-2"><a href="#virtex5-CMT-bit-MAIN[1][29][6]">MAIN[1][29][6]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[0]-1"><a href="#virtex5-CMT-bit-MAIN[1][29][5]">MAIN[1][29][5]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[0]-0"><a href="#virtex5-CMT-bit-MAIN[1][28][5]">MAIN[1][28][5]</a></td><td>CELL[0].OMUX_DCM_SKEWCLKIN1[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CMT[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CMT[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CMT[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CMT[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CMT[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_CMT[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL[0].OUT_CMT[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CMT[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CMT[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CMT[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT switchbox SPEC_INT muxes OMUX_DCM_SKEWCLKIN1[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[1]-3"><a href="#virtex5-CMT-bit-MAIN[8][28][6]">MAIN[8][28][6]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[1]-2"><a href="#virtex5-CMT-bit-MAIN[8][29][6]">MAIN[8][29][6]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[1]-1"><a href="#virtex5-CMT-bit-MAIN[8][29][5]">MAIN[8][29][5]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[1]-0"><a href="#virtex5-CMT-bit-MAIN[8][28][5]">MAIN[8][28][5]</a></td><td>CELL[0].OMUX_DCM_SKEWCLKIN1[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CMT[18]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CMT[19]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CMT[20]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CMT[21]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CMT[22]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_CMT[23]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL[0].OUT_CMT[24]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CMT[25]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CMT[26]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CMT[27]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT switchbox SPEC_INT muxes OMUX_DCM_SKEWCLKIN2[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[0]-3"><a href="#virtex5-CMT-bit-MAIN[1][29][9]">MAIN[1][29][9]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[0]-2"><a href="#virtex5-CMT-bit-MAIN[1][28][9]">MAIN[1][28][9]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[0]-1"><a href="#virtex5-CMT-bit-MAIN[1][28][8]">MAIN[1][28][8]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[0]-0"><a href="#virtex5-CMT-bit-MAIN[1][29][8]">MAIN[1][29][8]</a></td><td>CELL[0].OMUX_DCM_SKEWCLKIN2[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CMT[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CMT[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CMT[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CMT[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CMT[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_CMT[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL[0].OUT_CMT[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CMT[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CMT[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CMT[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT switchbox SPEC_INT muxes OMUX_DCM_SKEWCLKIN2[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[1]-3"><a href="#virtex5-CMT-bit-MAIN[8][29][9]">MAIN[8][29][9]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[1]-2"><a href="#virtex5-CMT-bit-MAIN[8][28][9]">MAIN[8][28][9]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[1]-1"><a href="#virtex5-CMT-bit-MAIN[8][28][8]">MAIN[8][28][8]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[1]-0"><a href="#virtex5-CMT-bit-MAIN[8][29][8]">MAIN[8][29][8]</a></td><td>CELL[0].OMUX_DCM_SKEWCLKIN2[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CMT[18]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CMT[19]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CMT[20]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CMT[21]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_CMT[22]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_CMT[23]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL[0].OUT_CMT[24]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CMT[25]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CMT[26]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CMT[27]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT switchbox SPEC_INT muxes IMUX_PLL_CLKFB</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKFB-4"><a href="#virtex5-CMT-bit-MAIN[6][29][52]">MAIN[6][29][52]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKFB-3"><a href="#virtex5-CMT-bit-MAIN[6][28][52]">MAIN[6][28][52]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKFB-2"><a href="#virtex5-CMT-bit-MAIN[6][28][51]">MAIN[6][28][51]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKFB-1"><a href="#virtex5-CMT-bit-MAIN[6][29][51]">MAIN[6][29][51]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKFB-0"><a href="#virtex5-CMT-bit-MAIN[6][28][50]">MAIN[6][28][50]</a></td><td>CELL[0].IMUX_PLL_CLKFB</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_CMT[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_CMT[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL[0].HCLK_CMT[7]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[7]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_CMT[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_CMT[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[8]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[0].GIOB_CMT[9]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_PLL_CLKFBDCM</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CMT[11]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[8]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_CMT[9]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL[4].IMUX_CLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT switchbox SPEC_INT muxes OMUX_PLL_SKEWCLKIN1</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_PLL_SKEWCLKIN1-2"><a href="#virtex5-CMT-bit-MAIN[6][29][54]">MAIN[6][29][54]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_PLL_SKEWCLKIN1-1"><a href="#virtex5-CMT-bit-MAIN[6][28][53]">MAIN[6][28][53]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_PLL_SKEWCLKIN1-0"><a href="#virtex5-CMT-bit-MAIN[6][29][53]">MAIN[6][29][53]</a></td><td>CELL[0].OMUX_PLL_SKEWCLKIN1</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_PLL_CLKOUTDCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_PLL_CLKOUTDCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_PLL_CLKOUTDCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_PLL_CLKOUTDCM[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_PLL_CLKOUTDCM[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[0].OUT_PLL_CLKOUTDCM[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT switchbox SPEC_INT muxes OMUX_PLL_SKEWCLKIN2</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_PLL_SKEWCLKIN2-2"><a href="#virtex5-CMT-bit-MAIN[6][28][55]">MAIN[6][28][55]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_PLL_SKEWCLKIN2-1"><a href="#virtex5-CMT-bit-MAIN[6][29][55]">MAIN[6][29][55]</a></td><td id="virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_PLL_SKEWCLKIN2-0"><a href="#virtex5-CMT-bit-MAIN[6][28][54]">MAIN[6][28][54]</a></td><td>CELL[0].OMUX_PLL_SKEWCLKIN2</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_PLL_CLKOUTDCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_PLL_CLKOUTDCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_PLL_CLKOUTDCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_PLL_CLKOUTDCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[0].OUT_PLL_CLKOUTDCM[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[0].OUT_PLL_CLKOUTDCM[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_PLL_CLKFBDCM</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT switchbox SPEC_INT pair mux CELL[0].IMUX_PLL_CLKIN1 CELL[0].IMUX_PLL_CLKIN2</caption>
<thead>
<tr><th colspan="4">Bits</th><th>Destination A</th><th>Destination B</th></tr>

<tr><th id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKIN1-CELL[0].IMUX_PLL_CLKIN2-3"><a href="#virtex5-CMT-bit-MAIN[6][28][49]">MAIN[6][28][49]</a></th><th id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKIN1-CELL[0].IMUX_PLL_CLKIN2-2"><a href="#virtex5-CMT-bit-MAIN[6][29][49]">MAIN[6][29][49]</a></th><th id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKIN1-CELL[0].IMUX_PLL_CLKIN2-1"><a href="#virtex5-CMT-bit-MAIN[6][29][48]">MAIN[6][29][48]</a></th><th id="virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKIN1-CELL[0].IMUX_PLL_CLKIN2-0"><a href="#virtex5-CMT-bit-MAIN[6][28][48]">MAIN[6][28][48]</a></th><th>CELL[0].IMUX_PLL_CLKIN1</th><th>CELL[0].IMUX_PLL_CLKIN2</th></tr>
</thead>

<tbody>
<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>-</td><td>CELL[0].OUT_PLL_CLKFBDCM</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL[0].HCLK_CMT[0]</td><td>CELL[0].HCLK_CMT[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].HCLK_CMT[1]</td><td>CELL[0].HCLK_CMT[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[0].HCLK_CMT[2]</td><td>CELL[0].HCLK_CMT[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[3]</td><td>CELL[0].HCLK_CMT[8]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL[0].HCLK_CMT[4]</td><td>CELL[0].HCLK_CMT[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[0]</td><td>CELL[0].GIOB_CMT[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[1]</td><td>CELL[0].GIOB_CMT[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].GIOB_CMT[2]</td><td>CELL[0].GIOB_CMT[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].GIOB_CMT[3]</td><td>CELL[0].GIOB_CMT[8]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL[0].GIOB_CMT[4]</td><td>CELL[0].GIOB_CMT[9]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OMUX_DCM_SKEWCLKIN1[0]</td><td>-</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL[0].OMUX_DCM_SKEWCLKIN1[1]</td><td>-</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].IMUX_CLK[0]</td><td>-</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dcm_v5"><a class="header" href="#bels-dcm_v5">Bels DCM_V5</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 CMT bel DCM_V5 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCM[0]</th><th>DCM[1]</th></tr>

</thead>

<tbody>
<tr><td>CLKIN</td><td>in</td><td>CELL[0].IMUX_DCM_CLKIN[0]</td><td>CELL[0].IMUX_DCM_CLKIN[1]</td></tr>

<tr><td>CLKFB</td><td>in</td><td>CELL[0].IMUX_DCM_CLKFB[0]</td><td>CELL[0].IMUX_DCM_CLKFB[1]</td></tr>

<tr><td>RST</td><td>in</td><td id="virtex5-CMT-DCM[0]-inpinv-RST">CELL[1].IMUX_CTRL_SITE[0] invert by <a href="#virtex5-CMT-bit-MAIN[1][28][26]">MAIN[1][28][26]</a></td><td id="virtex5-CMT-DCM[1]-inpinv-RST">CELL[8].IMUX_CTRL_SITE[0] invert by <a href="#virtex5-CMT-bit-MAIN[8][28][26]">MAIN[8][28][26]</a></td></tr>

<tr><td>PSCLK</td><td>in</td><td>CELL[2].IMUX_CLK[0]</td><td>CELL[9].IMUX_CLK[0]</td></tr>

<tr><td>PSEN</td><td>in</td><td id="virtex5-CMT-DCM[0]-inpinv-PSEN">CELL[2].IMUX_IMUX[9] invert by <a href="#virtex5-CMT-bit-MAIN[1][29][27]">MAIN[1][29][27]</a></td><td id="virtex5-CMT-DCM[1]-inpinv-PSEN">CELL[9].IMUX_IMUX[9] invert by <a href="#virtex5-CMT-bit-MAIN[8][29][27]">MAIN[8][29][27]</a></td></tr>

<tr><td>PSINCDEC</td><td>in</td><td id="virtex5-CMT-DCM[0]-inpinv-PSINCDEC">CELL[2].IMUX_IMUX[10] invert by <a href="#virtex5-CMT-bit-MAIN[1][28][27]">MAIN[1][28][27]</a></td><td id="virtex5-CMT-DCM[1]-inpinv-PSINCDEC">CELL[9].IMUX_IMUX[10] invert by <a href="#virtex5-CMT-bit-MAIN[8][28][27]">MAIN[8][28][27]</a></td></tr>

<tr><td>DCLK</td><td>in</td><td>CELL[1].IMUX_CLK[0]</td><td>CELL[8].IMUX_CLK[0]</td></tr>

<tr><td>DEN</td><td>in</td><td>CELL[1].IMUX_IMUX[23]</td><td>CELL[8].IMUX_IMUX[23]</td></tr>

<tr><td>DWE</td><td>in</td><td>CELL[1].IMUX_IMUX[24]</td><td>CELL[8].IMUX_IMUX[24]</td></tr>

<tr><td>DADDR[0]</td><td>in</td><td>CELL[1].IMUX_IMUX[16]</td><td>CELL[8].IMUX_IMUX[16]</td></tr>

<tr><td>DADDR[1]</td><td>in</td><td>CELL[1].IMUX_IMUX[17]</td><td>CELL[8].IMUX_IMUX[17]</td></tr>

<tr><td>DADDR[2]</td><td>in</td><td>CELL[1].IMUX_IMUX[18]</td><td>CELL[8].IMUX_IMUX[18]</td></tr>

<tr><td>DADDR[3]</td><td>in</td><td>CELL[1].IMUX_IMUX[19]</td><td>CELL[8].IMUX_IMUX[19]</td></tr>

<tr><td>DADDR[4]</td><td>in</td><td>CELL[1].IMUX_IMUX[20]</td><td>CELL[8].IMUX_IMUX[20]</td></tr>

<tr><td>DADDR[5]</td><td>in</td><td>CELL[1].IMUX_IMUX[21]</td><td>CELL[8].IMUX_IMUX[21]</td></tr>

<tr><td>DADDR[6]</td><td>in</td><td>CELL[1].IMUX_IMUX[22]</td><td>CELL[8].IMUX_IMUX[22]</td></tr>

<tr><td>DI[0]</td><td>in</td><td>CELL[1].IMUX_IMUX[0]</td><td>CELL[8].IMUX_IMUX[0]</td></tr>

<tr><td>DI[1]</td><td>in</td><td>CELL[1].IMUX_IMUX[1]</td><td>CELL[8].IMUX_IMUX[1]</td></tr>

<tr><td>DI[2]</td><td>in</td><td>CELL[1].IMUX_IMUX[2]</td><td>CELL[8].IMUX_IMUX[2]</td></tr>

<tr><td>DI[3]</td><td>in</td><td>CELL[1].IMUX_IMUX[3]</td><td>CELL[8].IMUX_IMUX[3]</td></tr>

<tr><td>DI[4]</td><td>in</td><td>CELL[1].IMUX_IMUX[4]</td><td>CELL[8].IMUX_IMUX[4]</td></tr>

<tr><td>DI[5]</td><td>in</td><td>CELL[1].IMUX_IMUX[5]</td><td>CELL[8].IMUX_IMUX[5]</td></tr>

<tr><td>DI[6]</td><td>in</td><td>CELL[1].IMUX_IMUX[6]</td><td>CELL[8].IMUX_IMUX[6]</td></tr>

<tr><td>DI[7]</td><td>in</td><td>CELL[1].IMUX_IMUX[7]</td><td>CELL[8].IMUX_IMUX[7]</td></tr>

<tr><td>DI[8]</td><td>in</td><td>CELL[1].IMUX_IMUX[8]</td><td>CELL[8].IMUX_IMUX[8]</td></tr>

<tr><td>DI[9]</td><td>in</td><td>CELL[1].IMUX_IMUX[9]</td><td>CELL[8].IMUX_IMUX[9]</td></tr>

<tr><td>DI[10]</td><td>in</td><td>CELL[1].IMUX_IMUX[10]</td><td>CELL[8].IMUX_IMUX[10]</td></tr>

<tr><td>DI[11]</td><td>in</td><td>CELL[1].IMUX_IMUX[11]</td><td>CELL[8].IMUX_IMUX[11]</td></tr>

<tr><td>DI[12]</td><td>in</td><td>CELL[1].IMUX_IMUX[12]</td><td>CELL[8].IMUX_IMUX[12]</td></tr>

<tr><td>DI[13]</td><td>in</td><td>CELL[1].IMUX_IMUX[13]</td><td>CELL[8].IMUX_IMUX[13]</td></tr>

<tr><td>DI[14]</td><td>in</td><td>CELL[1].IMUX_IMUX[14]</td><td>CELL[8].IMUX_IMUX[14]</td></tr>

<tr><td>DI[15]</td><td>in</td><td>CELL[1].IMUX_IMUX[15]</td><td>CELL[8].IMUX_IMUX[15]</td></tr>

<tr><td>FREEZEDLL</td><td>in</td><td>CELL[2].IMUX_IMUX[8]</td><td>CELL[9].IMUX_IMUX[8]</td></tr>

<tr><td>FREEZEDFS</td><td>in</td><td>CELL[2].IMUX_IMUX[7]</td><td>CELL[9].IMUX_IMUX[7]</td></tr>

<tr><td>CTLMODE</td><td>in</td><td>CELL[2].IMUX_IMUX[2]</td><td>CELL[9].IMUX_IMUX[2]</td></tr>

<tr><td>CTLGO</td><td>in</td><td>CELL[2].IMUX_IMUX[3]</td><td>CELL[9].IMUX_IMUX[3]</td></tr>

<tr><td>CTLOSC1</td><td>in</td><td>CELL[2].IMUX_IMUX[1]</td><td>CELL[9].IMUX_IMUX[1]</td></tr>

<tr><td>CTLOSC2</td><td>in</td><td>CELL[2].IMUX_IMUX[0]</td><td>CELL[9].IMUX_IMUX[0]</td></tr>

<tr><td>CTLSEL[0]</td><td>in</td><td>CELL[2].IMUX_IMUX[4]</td><td>CELL[9].IMUX_IMUX[4]</td></tr>

<tr><td>CTLSEL[1]</td><td>in</td><td>CELL[2].IMUX_IMUX[5]</td><td>CELL[9].IMUX_IMUX[5]</td></tr>

<tr><td>CTLSEL[2]</td><td>in</td><td>CELL[2].IMUX_IMUX[6]</td><td>CELL[9].IMUX_IMUX[6]</td></tr>

<tr><td>SKEWCLKIN1</td><td>in</td><td id="virtex5-CMT-DCM[0]-inpinv-SKEWCLKIN1">CELL[0].OMUX_DCM_SKEWCLKIN1[0] invert by <a href="#virtex5-CMT-bit-MAIN[1][28][7]">MAIN[1][28][7]</a></td><td id="virtex5-CMT-DCM[1]-inpinv-SKEWCLKIN1">CELL[0].OMUX_DCM_SKEWCLKIN1[1] invert by <a href="#virtex5-CMT-bit-MAIN[8][28][7]">MAIN[8][28][7]</a></td></tr>

<tr><td>SKEWCLKIN2</td><td>in</td><td id="virtex5-CMT-DCM[0]-inpinv-SKEWCLKIN2">CELL[0].OMUX_DCM_SKEWCLKIN2[0] invert by <a href="#virtex5-CMT-bit-MAIN[1][29][7]">MAIN[1][29][7]</a></td><td id="virtex5-CMT-DCM[1]-inpinv-SKEWCLKIN2">CELL[0].OMUX_DCM_SKEWCLKIN2[1] invert by <a href="#virtex5-CMT-bit-MAIN[8][29][7]">MAIN[8][29][7]</a></td></tr>

<tr><td>SKEWIN</td><td>in</td><td id="virtex5-CMT-DCM[0]-inpinv-SKEWIN">CELL[8].IMUX_CLK[1] invert by <a href="#virtex5-CMT-bit-MAIN[1][29][10]">MAIN[1][29][10]</a></td><td id="virtex5-CMT-DCM[1]-inpinv-SKEWIN">CELL[1].IMUX_CLK[1] invert by <a href="#virtex5-CMT-bit-MAIN[8][29][10]">MAIN[8][29][10]</a></td></tr>

<tr><td>SKEWRST</td><td>in</td><td id="virtex5-CMT-DCM[0]-inpinv-SKEWRST">CELL[0].IMUX_CTRL_SITE[0] invert by <a href="#virtex5-CMT-bit-MAIN[1][28][10]">MAIN[1][28][10]</a></td><td id="virtex5-CMT-DCM[1]-inpinv-SKEWRST">CELL[7].IMUX_CTRL_SITE[0] invert by <a href="#virtex5-CMT-bit-MAIN[8][28][10]">MAIN[8][28][10]</a></td></tr>

<tr><td>SCANIN[0]</td><td>in</td><td>CELL[0].IMUX_IMUX[0]</td><td>CELL[7].IMUX_IMUX[0]</td></tr>

<tr><td>SCANIN[1]</td><td>in</td><td>CELL[0].IMUX_IMUX[1]</td><td>CELL[7].IMUX_IMUX[1]</td></tr>

<tr><td>SCANIN[2]</td><td>in</td><td>CELL[0].IMUX_IMUX[2]</td><td>CELL[7].IMUX_IMUX[2]</td></tr>

<tr><td>SCANIN[3]</td><td>in</td><td>CELL[0].IMUX_IMUX[3]</td><td>CELL[7].IMUX_IMUX[3]</td></tr>

<tr><td>SCANIN[4]</td><td>in</td><td>CELL[0].IMUX_IMUX[4]</td><td>CELL[7].IMUX_IMUX[4]</td></tr>

<tr><td>CLK0</td><td>out</td><td>CELL[0].OUT_CMT[0]</td><td>CELL[0].OUT_CMT[18]</td></tr>

<tr><td>CLK90</td><td>out</td><td>CELL[0].OUT_CMT[1]</td><td>CELL[0].OUT_CMT[19]</td></tr>

<tr><td>CLK180</td><td>out</td><td>CELL[0].OUT_CMT[2]</td><td>CELL[0].OUT_CMT[20]</td></tr>

<tr><td>CLK270</td><td>out</td><td>CELL[0].OUT_CMT[3]</td><td>CELL[0].OUT_CMT[21]</td></tr>

<tr><td>CLK2X</td><td>out</td><td>CELL[0].OUT_CMT[4]</td><td>CELL[0].OUT_CMT[22]</td></tr>

<tr><td>CLK2X180</td><td>out</td><td>CELL[0].OUT_CMT[5]</td><td>CELL[0].OUT_CMT[23]</td></tr>

<tr><td>CLKDV</td><td>out</td><td>CELL[0].OUT_CMT[6]</td><td>CELL[0].OUT_CMT[24]</td></tr>

<tr><td>CLKFX</td><td>out</td><td>CELL[0].OUT_CMT[7]</td><td>CELL[0].OUT_CMT[25]</td></tr>

<tr><td>CLKFX180</td><td>out</td><td>CELL[0].OUT_CMT[8]</td><td>CELL[0].OUT_CMT[26]</td></tr>

<tr><td>CONCUR</td><td>out</td><td>CELL[0].OUT_CMT[9]</td><td>CELL[0].OUT_CMT[27]</td></tr>

<tr><td>LOCKED</td><td>out</td><td>CELL[2].OUT_BEL[0]</td><td>CELL[9].OUT_BEL[0]</td></tr>

<tr><td>PSDONE</td><td>out</td><td>CELL[2].OUT_BEL[11]</td><td>CELL[9].OUT_BEL[11]</td></tr>

<tr><td>DRDY</td><td>out</td><td>CELL[0].OUT_BEL[0]</td><td>CELL[7].OUT_BEL[0]</td></tr>

<tr><td>DO[0]</td><td>out</td><td>CELL[1].OUT_BEL[0]</td><td>CELL[8].OUT_BEL[0]</td></tr>

<tr><td>DO[1]</td><td>out</td><td>CELL[1].OUT_BEL[1]</td><td>CELL[8].OUT_BEL[1]</td></tr>

<tr><td>DO[2]</td><td>out</td><td>CELL[1].OUT_BEL[2]</td><td>CELL[8].OUT_BEL[2]</td></tr>

<tr><td>DO[3]</td><td>out</td><td>CELL[1].OUT_BEL[3]</td><td>CELL[8].OUT_BEL[3]</td></tr>

<tr><td>DO[4]</td><td>out</td><td>CELL[1].OUT_BEL[4]</td><td>CELL[8].OUT_BEL[4]</td></tr>

<tr><td>DO[5]</td><td>out</td><td>CELL[1].OUT_BEL[5]</td><td>CELL[8].OUT_BEL[5]</td></tr>

<tr><td>DO[6]</td><td>out</td><td>CELL[1].OUT_BEL[6]</td><td>CELL[8].OUT_BEL[6]</td></tr>

<tr><td>DO[7]</td><td>out</td><td>CELL[1].OUT_BEL[7]</td><td>CELL[8].OUT_BEL[7]</td></tr>

<tr><td>DO[8]</td><td>out</td><td>CELL[1].OUT_BEL[8]</td><td>CELL[8].OUT_BEL[8]</td></tr>

<tr><td>DO[9]</td><td>out</td><td>CELL[1].OUT_BEL[9]</td><td>CELL[8].OUT_BEL[9]</td></tr>

<tr><td>DO[10]</td><td>out</td><td>CELL[1].OUT_BEL[10]</td><td>CELL[8].OUT_BEL[10]</td></tr>

<tr><td>DO[11]</td><td>out</td><td>CELL[1].OUT_BEL[11]</td><td>CELL[8].OUT_BEL[11]</td></tr>

<tr><td>DO[12]</td><td>out</td><td>CELL[1].OUT_BEL[12]</td><td>CELL[8].OUT_BEL[12]</td></tr>

<tr><td>DO[13]</td><td>out</td><td>CELL[1].OUT_BEL[13]</td><td>CELL[8].OUT_BEL[13]</td></tr>

<tr><td>DO[14]</td><td>out</td><td>CELL[1].OUT_BEL[14]</td><td>CELL[8].OUT_BEL[14]</td></tr>

<tr><td>DO[15]</td><td>out</td><td>CELL[1].OUT_BEL[15]</td><td>CELL[8].OUT_BEL[15]</td></tr>

<tr><td>SKEWOUT</td><td>out</td><td>CELL[0].OUT_BEL[3]</td><td>CELL[7].OUT_BEL[3]</td></tr>

<tr><td>SCANOUT[0]</td><td>out</td><td>CELL[0].OUT_BEL[2]</td><td>CELL[7].OUT_BEL[2]</td></tr>

<tr><td>SCANOUT[1]</td><td>out</td><td>CELL[0].OUT_BEL[1]</td><td>CELL[7].OUT_BEL[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT bel DCM_V5 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCM[0]</th><th>DCM[1]</th></tr>

</thead>

<tbody>
<tr><td>DRP[0] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[0][0]"><a href="#virtex5-CMT-bit-MAIN[0][29][0]">MAIN[0][29][0]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][0]"><a href="#virtex5-CMT-bit-MAIN[7][29][0]">MAIN[7][29][0]</a></td></tr>

<tr><td>DRP[0] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[0][1]"><a href="#virtex5-CMT-bit-MAIN[0][28][0]">MAIN[0][28][0]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][1]"><a href="#virtex5-CMT-bit-MAIN[7][28][0]">MAIN[7][28][0]</a></td></tr>

<tr><td>DRP[0] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[0][2]"><a href="#virtex5-CMT-bit-MAIN[0][28][1]">MAIN[0][28][1]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][2]"><a href="#virtex5-CMT-bit-MAIN[7][28][1]">MAIN[7][28][1]</a></td></tr>

<tr><td>DRP[0] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[0][3]"><a href="#virtex5-CMT-bit-MAIN[0][29][1]">MAIN[0][29][1]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][3]"><a href="#virtex5-CMT-bit-MAIN[7][29][1]">MAIN[7][29][1]</a></td></tr>

<tr><td>DRP[0] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[0][4]"><a href="#virtex5-CMT-bit-MAIN[0][29][2]">MAIN[0][29][2]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][4]"><a href="#virtex5-CMT-bit-MAIN[7][29][2]">MAIN[7][29][2]</a></td></tr>

<tr><td>DRP[0] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[0][5]"><a href="#virtex5-CMT-bit-MAIN[0][28][2]">MAIN[0][28][2]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][5]"><a href="#virtex5-CMT-bit-MAIN[7][28][2]">MAIN[7][28][2]</a></td></tr>

<tr><td>DRP[0] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[0][6]"><a href="#virtex5-CMT-bit-MAIN[0][28][3]">MAIN[0][28][3]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][6]"><a href="#virtex5-CMT-bit-MAIN[7][28][3]">MAIN[7][28][3]</a></td></tr>

<tr><td>DRP[0] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[0][7]"><a href="#virtex5-CMT-bit-MAIN[0][29][3]">MAIN[0][29][3]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][7]"><a href="#virtex5-CMT-bit-MAIN[7][29][3]">MAIN[7][29][3]</a></td></tr>

<tr><td>DRP[0] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[0][8]"><a href="#virtex5-CMT-bit-MAIN[0][29][4]">MAIN[0][29][4]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][8]"><a href="#virtex5-CMT-bit-MAIN[7][29][4]">MAIN[7][29][4]</a></td></tr>

<tr><td>DRP[0] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[0][9]"><a href="#virtex5-CMT-bit-MAIN[0][28][4]">MAIN[0][28][4]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][9]"><a href="#virtex5-CMT-bit-MAIN[7][28][4]">MAIN[7][28][4]</a></td></tr>

<tr><td>DRP[0] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[0][10]"><a href="#virtex5-CMT-bit-MAIN[0][28][5]">MAIN[0][28][5]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][10]"><a href="#virtex5-CMT-bit-MAIN[7][28][5]">MAIN[7][28][5]</a></td></tr>

<tr><td>DRP[0] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[0][11]"><a href="#virtex5-CMT-bit-MAIN[0][29][5]">MAIN[0][29][5]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][11]"><a href="#virtex5-CMT-bit-MAIN[7][29][5]">MAIN[7][29][5]</a></td></tr>

<tr><td>DRP[0] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[0][12]"><a href="#virtex5-CMT-bit-MAIN[0][29][6]">MAIN[0][29][6]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][12]"><a href="#virtex5-CMT-bit-MAIN[7][29][6]">MAIN[7][29][6]</a></td></tr>

<tr><td>DRP[0] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[0][13]"><a href="#virtex5-CMT-bit-MAIN[0][28][6]">MAIN[0][28][6]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][13]"><a href="#virtex5-CMT-bit-MAIN[7][28][6]">MAIN[7][28][6]</a></td></tr>

<tr><td>DRP[0] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[0][14]"><a href="#virtex5-CMT-bit-MAIN[0][28][7]">MAIN[0][28][7]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][14]"><a href="#virtex5-CMT-bit-MAIN[7][28][7]">MAIN[7][28][7]</a></td></tr>

<tr><td>DRP[0] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[0][15]"><a href="#virtex5-CMT-bit-MAIN[0][29][7]">MAIN[0][29][7]</a></td><td id="virtex5-CMT-DCM[1]-DRP[0][15]"><a href="#virtex5-CMT-bit-MAIN[7][29][7]">MAIN[7][29][7]</a></td></tr>

<tr><td>DRP[1] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[1][0]"><a href="#virtex5-CMT-bit-MAIN[0][29][8]">MAIN[0][29][8]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][0]"><a href="#virtex5-CMT-bit-MAIN[7][29][8]">MAIN[7][29][8]</a></td></tr>

<tr><td>DRP[1] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[1][1]"><a href="#virtex5-CMT-bit-MAIN[0][28][8]">MAIN[0][28][8]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][1]"><a href="#virtex5-CMT-bit-MAIN[7][28][8]">MAIN[7][28][8]</a></td></tr>

<tr><td>DRP[1] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[1][2]"><a href="#virtex5-CMT-bit-MAIN[0][28][9]">MAIN[0][28][9]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][2]"><a href="#virtex5-CMT-bit-MAIN[7][28][9]">MAIN[7][28][9]</a></td></tr>

<tr><td>DRP[1] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[1][3]"><a href="#virtex5-CMT-bit-MAIN[0][29][9]">MAIN[0][29][9]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][3]"><a href="#virtex5-CMT-bit-MAIN[7][29][9]">MAIN[7][29][9]</a></td></tr>

<tr><td>DRP[1] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[1][4]"><a href="#virtex5-CMT-bit-MAIN[0][29][10]">MAIN[0][29][10]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][4]"><a href="#virtex5-CMT-bit-MAIN[7][29][10]">MAIN[7][29][10]</a></td></tr>

<tr><td>DRP[1] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[1][5]"><a href="#virtex5-CMT-bit-MAIN[0][28][10]">MAIN[0][28][10]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][5]"><a href="#virtex5-CMT-bit-MAIN[7][28][10]">MAIN[7][28][10]</a></td></tr>

<tr><td>DRP[1] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[1][6]"><a href="#virtex5-CMT-bit-MAIN[0][28][11]">MAIN[0][28][11]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][6]"><a href="#virtex5-CMT-bit-MAIN[7][28][11]">MAIN[7][28][11]</a></td></tr>

<tr><td>DRP[1] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[1][7]"><a href="#virtex5-CMT-bit-MAIN[0][29][11]">MAIN[0][29][11]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][7]"><a href="#virtex5-CMT-bit-MAIN[7][29][11]">MAIN[7][29][11]</a></td></tr>

<tr><td>DRP[1] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[1][8]"><a href="#virtex5-CMT-bit-MAIN[0][29][12]">MAIN[0][29][12]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][8]"><a href="#virtex5-CMT-bit-MAIN[7][29][12]">MAIN[7][29][12]</a></td></tr>

<tr><td>DRP[1] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[1][9]"><a href="#virtex5-CMT-bit-MAIN[0][28][12]">MAIN[0][28][12]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][9]"><a href="#virtex5-CMT-bit-MAIN[7][28][12]">MAIN[7][28][12]</a></td></tr>

<tr><td>DRP[1] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[1][10]"><a href="#virtex5-CMT-bit-MAIN[0][28][13]">MAIN[0][28][13]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][10]"><a href="#virtex5-CMT-bit-MAIN[7][28][13]">MAIN[7][28][13]</a></td></tr>

<tr><td>DRP[1] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[1][11]"><a href="#virtex5-CMT-bit-MAIN[0][29][13]">MAIN[0][29][13]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][11]"><a href="#virtex5-CMT-bit-MAIN[7][29][13]">MAIN[7][29][13]</a></td></tr>

<tr><td>DRP[1] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[1][12]"><a href="#virtex5-CMT-bit-MAIN[0][29][14]">MAIN[0][29][14]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][12]"><a href="#virtex5-CMT-bit-MAIN[7][29][14]">MAIN[7][29][14]</a></td></tr>

<tr><td>DRP[1] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[1][13]"><a href="#virtex5-CMT-bit-MAIN[0][28][14]">MAIN[0][28][14]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][13]"><a href="#virtex5-CMT-bit-MAIN[7][28][14]">MAIN[7][28][14]</a></td></tr>

<tr><td>DRP[1] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[1][14]"><a href="#virtex5-CMT-bit-MAIN[0][28][15]">MAIN[0][28][15]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][14]"><a href="#virtex5-CMT-bit-MAIN[7][28][15]">MAIN[7][28][15]</a></td></tr>

<tr><td>DRP[1] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[1][15]"><a href="#virtex5-CMT-bit-MAIN[0][29][15]">MAIN[0][29][15]</a></td><td id="virtex5-CMT-DCM[1]-DRP[1][15]"><a href="#virtex5-CMT-bit-MAIN[7][29][15]">MAIN[7][29][15]</a></td></tr>

<tr><td>DRP[2] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[2][0]"><a href="#virtex5-CMT-bit-MAIN[0][29][16]">MAIN[0][29][16]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][0]"><a href="#virtex5-CMT-bit-MAIN[7][29][16]">MAIN[7][29][16]</a></td></tr>

<tr><td>DRP[2] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[2][1]"><a href="#virtex5-CMT-bit-MAIN[0][28][16]">MAIN[0][28][16]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][1]"><a href="#virtex5-CMT-bit-MAIN[7][28][16]">MAIN[7][28][16]</a></td></tr>

<tr><td>DRP[2] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[2][2]"><a href="#virtex5-CMT-bit-MAIN[0][28][17]">MAIN[0][28][17]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][2]"><a href="#virtex5-CMT-bit-MAIN[7][28][17]">MAIN[7][28][17]</a></td></tr>

<tr><td>DRP[2] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[2][3]"><a href="#virtex5-CMT-bit-MAIN[0][29][17]">MAIN[0][29][17]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][3]"><a href="#virtex5-CMT-bit-MAIN[7][29][17]">MAIN[7][29][17]</a></td></tr>

<tr><td>DRP[2] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[2][4]"><a href="#virtex5-CMT-bit-MAIN[0][29][18]">MAIN[0][29][18]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][4]"><a href="#virtex5-CMT-bit-MAIN[7][29][18]">MAIN[7][29][18]</a></td></tr>

<tr><td>DRP[2] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[2][5]"><a href="#virtex5-CMT-bit-MAIN[0][28][18]">MAIN[0][28][18]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][5]"><a href="#virtex5-CMT-bit-MAIN[7][28][18]">MAIN[7][28][18]</a></td></tr>

<tr><td>DRP[2] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[2][6]"><a href="#virtex5-CMT-bit-MAIN[0][28][19]">MAIN[0][28][19]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][6]"><a href="#virtex5-CMT-bit-MAIN[7][28][19]">MAIN[7][28][19]</a></td></tr>

<tr><td>DRP[2] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[2][7]"><a href="#virtex5-CMT-bit-MAIN[0][29][19]">MAIN[0][29][19]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][7]"><a href="#virtex5-CMT-bit-MAIN[7][29][19]">MAIN[7][29][19]</a></td></tr>

<tr><td>DRP[2] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[2][8]"><a href="#virtex5-CMT-bit-MAIN[0][29][20]">MAIN[0][29][20]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][8]"><a href="#virtex5-CMT-bit-MAIN[7][29][20]">MAIN[7][29][20]</a></td></tr>

<tr><td>DRP[2] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[2][9]"><a href="#virtex5-CMT-bit-MAIN[0][28][20]">MAIN[0][28][20]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][9]"><a href="#virtex5-CMT-bit-MAIN[7][28][20]">MAIN[7][28][20]</a></td></tr>

<tr><td>DRP[2] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[2][10]"><a href="#virtex5-CMT-bit-MAIN[0][28][21]">MAIN[0][28][21]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][10]"><a href="#virtex5-CMT-bit-MAIN[7][28][21]">MAIN[7][28][21]</a></td></tr>

<tr><td>DRP[2] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[2][11]"><a href="#virtex5-CMT-bit-MAIN[0][29][21]">MAIN[0][29][21]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][11]"><a href="#virtex5-CMT-bit-MAIN[7][29][21]">MAIN[7][29][21]</a></td></tr>

<tr><td>DRP[2] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[2][12]"><a href="#virtex5-CMT-bit-MAIN[0][29][22]">MAIN[0][29][22]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][12]"><a href="#virtex5-CMT-bit-MAIN[7][29][22]">MAIN[7][29][22]</a></td></tr>

<tr><td>DRP[2] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[2][13]"><a href="#virtex5-CMT-bit-MAIN[0][28][22]">MAIN[0][28][22]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][13]"><a href="#virtex5-CMT-bit-MAIN[7][28][22]">MAIN[7][28][22]</a></td></tr>

<tr><td>DRP[2] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[2][14]"><a href="#virtex5-CMT-bit-MAIN[0][28][23]">MAIN[0][28][23]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][14]"><a href="#virtex5-CMT-bit-MAIN[7][28][23]">MAIN[7][28][23]</a></td></tr>

<tr><td>DRP[2] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[2][15]"><a href="#virtex5-CMT-bit-MAIN[0][29][23]">MAIN[0][29][23]</a></td><td id="virtex5-CMT-DCM[1]-DRP[2][15]"><a href="#virtex5-CMT-bit-MAIN[7][29][23]">MAIN[7][29][23]</a></td></tr>

<tr><td>DRP[3] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[3][0]"><a href="#virtex5-CMT-bit-MAIN[0][29][24]">MAIN[0][29][24]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][0]"><a href="#virtex5-CMT-bit-MAIN[7][29][24]">MAIN[7][29][24]</a></td></tr>

<tr><td>DRP[3] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[3][1]"><a href="#virtex5-CMT-bit-MAIN[0][28][24]">MAIN[0][28][24]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][1]"><a href="#virtex5-CMT-bit-MAIN[7][28][24]">MAIN[7][28][24]</a></td></tr>

<tr><td>DRP[3] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[3][2]"><a href="#virtex5-CMT-bit-MAIN[0][28][25]">MAIN[0][28][25]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][2]"><a href="#virtex5-CMT-bit-MAIN[7][28][25]">MAIN[7][28][25]</a></td></tr>

<tr><td>DRP[3] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[3][3]"><a href="#virtex5-CMT-bit-MAIN[0][29][25]">MAIN[0][29][25]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][3]"><a href="#virtex5-CMT-bit-MAIN[7][29][25]">MAIN[7][29][25]</a></td></tr>

<tr><td>DRP[3] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[3][4]"><a href="#virtex5-CMT-bit-MAIN[0][29][26]">MAIN[0][29][26]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][4]"><a href="#virtex5-CMT-bit-MAIN[7][29][26]">MAIN[7][29][26]</a></td></tr>

<tr><td>DRP[3] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[3][5]"><a href="#virtex5-CMT-bit-MAIN[0][28][26]">MAIN[0][28][26]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][5]"><a href="#virtex5-CMT-bit-MAIN[7][28][26]">MAIN[7][28][26]</a></td></tr>

<tr><td>DRP[3] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[3][6]"><a href="#virtex5-CMT-bit-MAIN[0][28][27]">MAIN[0][28][27]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][6]"><a href="#virtex5-CMT-bit-MAIN[7][28][27]">MAIN[7][28][27]</a></td></tr>

<tr><td>DRP[3] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[3][7]"><a href="#virtex5-CMT-bit-MAIN[0][29][27]">MAIN[0][29][27]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][7]"><a href="#virtex5-CMT-bit-MAIN[7][29][27]">MAIN[7][29][27]</a></td></tr>

<tr><td>DRP[3] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[3][8]"><a href="#virtex5-CMT-bit-MAIN[0][29][28]">MAIN[0][29][28]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][8]"><a href="#virtex5-CMT-bit-MAIN[7][29][28]">MAIN[7][29][28]</a></td></tr>

<tr><td>DRP[3] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[3][9]"><a href="#virtex5-CMT-bit-MAIN[0][28][28]">MAIN[0][28][28]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][9]"><a href="#virtex5-CMT-bit-MAIN[7][28][28]">MAIN[7][28][28]</a></td></tr>

<tr><td>DRP[3] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[3][10]"><a href="#virtex5-CMT-bit-MAIN[0][28][29]">MAIN[0][28][29]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][10]"><a href="#virtex5-CMT-bit-MAIN[7][28][29]">MAIN[7][28][29]</a></td></tr>

<tr><td>DRP[3] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[3][11]"><a href="#virtex5-CMT-bit-MAIN[0][29][29]">MAIN[0][29][29]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][11]"><a href="#virtex5-CMT-bit-MAIN[7][29][29]">MAIN[7][29][29]</a></td></tr>

<tr><td>DRP[3] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[3][12]"><a href="#virtex5-CMT-bit-MAIN[0][29][30]">MAIN[0][29][30]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][12]"><a href="#virtex5-CMT-bit-MAIN[7][29][30]">MAIN[7][29][30]</a></td></tr>

<tr><td>DRP[3] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[3][13]"><a href="#virtex5-CMT-bit-MAIN[0][28][30]">MAIN[0][28][30]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][13]"><a href="#virtex5-CMT-bit-MAIN[7][28][30]">MAIN[7][28][30]</a></td></tr>

<tr><td>DRP[3] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[3][14]"><a href="#virtex5-CMT-bit-MAIN[0][28][31]">MAIN[0][28][31]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][14]"><a href="#virtex5-CMT-bit-MAIN[7][28][31]">MAIN[7][28][31]</a></td></tr>

<tr><td>DRP[3] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[3][15]"><a href="#virtex5-CMT-bit-MAIN[0][29][31]">MAIN[0][29][31]</a></td><td id="virtex5-CMT-DCM[1]-DRP[3][15]"><a href="#virtex5-CMT-bit-MAIN[7][29][31]">MAIN[7][29][31]</a></td></tr>

<tr><td>DRP[4] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[4][0]"><a href="#virtex5-CMT-bit-MAIN[0][29][32]">MAIN[0][29][32]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][0]"><a href="#virtex5-CMT-bit-MAIN[7][29][32]">MAIN[7][29][32]</a></td></tr>

<tr><td>DRP[4] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[4][1]"><a href="#virtex5-CMT-bit-MAIN[0][28][32]">MAIN[0][28][32]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][1]"><a href="#virtex5-CMT-bit-MAIN[7][28][32]">MAIN[7][28][32]</a></td></tr>

<tr><td>DRP[4] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[4][2]"><a href="#virtex5-CMT-bit-MAIN[0][28][33]">MAIN[0][28][33]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][2]"><a href="#virtex5-CMT-bit-MAIN[7][28][33]">MAIN[7][28][33]</a></td></tr>

<tr><td>DRP[4] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[4][3]"><a href="#virtex5-CMT-bit-MAIN[0][29][33]">MAIN[0][29][33]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][3]"><a href="#virtex5-CMT-bit-MAIN[7][29][33]">MAIN[7][29][33]</a></td></tr>

<tr><td>DRP[4] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[4][4]"><a href="#virtex5-CMT-bit-MAIN[0][29][34]">MAIN[0][29][34]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][4]"><a href="#virtex5-CMT-bit-MAIN[7][29][34]">MAIN[7][29][34]</a></td></tr>

<tr><td>DRP[4] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[4][5]"><a href="#virtex5-CMT-bit-MAIN[0][28][34]">MAIN[0][28][34]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][5]"><a href="#virtex5-CMT-bit-MAIN[7][28][34]">MAIN[7][28][34]</a></td></tr>

<tr><td>DRP[4] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[4][6]"><a href="#virtex5-CMT-bit-MAIN[0][28][35]">MAIN[0][28][35]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][6]"><a href="#virtex5-CMT-bit-MAIN[7][28][35]">MAIN[7][28][35]</a></td></tr>

<tr><td>DRP[4] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[4][7]"><a href="#virtex5-CMT-bit-MAIN[0][29][35]">MAIN[0][29][35]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][7]"><a href="#virtex5-CMT-bit-MAIN[7][29][35]">MAIN[7][29][35]</a></td></tr>

<tr><td>DRP[4] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[4][8]"><a href="#virtex5-CMT-bit-MAIN[0][29][36]">MAIN[0][29][36]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][8]"><a href="#virtex5-CMT-bit-MAIN[7][29][36]">MAIN[7][29][36]</a></td></tr>

<tr><td>DRP[4] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[4][9]"><a href="#virtex5-CMT-bit-MAIN[0][28][36]">MAIN[0][28][36]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][9]"><a href="#virtex5-CMT-bit-MAIN[7][28][36]">MAIN[7][28][36]</a></td></tr>

<tr><td>DRP[4] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[4][10]"><a href="#virtex5-CMT-bit-MAIN[0][28][37]">MAIN[0][28][37]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][10]"><a href="#virtex5-CMT-bit-MAIN[7][28][37]">MAIN[7][28][37]</a></td></tr>

<tr><td>DRP[4] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[4][11]"><a href="#virtex5-CMT-bit-MAIN[0][29][37]">MAIN[0][29][37]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][11]"><a href="#virtex5-CMT-bit-MAIN[7][29][37]">MAIN[7][29][37]</a></td></tr>

<tr><td>DRP[4] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[4][12]"><a href="#virtex5-CMT-bit-MAIN[0][29][38]">MAIN[0][29][38]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][12]"><a href="#virtex5-CMT-bit-MAIN[7][29][38]">MAIN[7][29][38]</a></td></tr>

<tr><td>DRP[4] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[4][13]"><a href="#virtex5-CMT-bit-MAIN[0][28][38]">MAIN[0][28][38]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][13]"><a href="#virtex5-CMT-bit-MAIN[7][28][38]">MAIN[7][28][38]</a></td></tr>

<tr><td>DRP[4] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[4][14]"><a href="#virtex5-CMT-bit-MAIN[0][28][39]">MAIN[0][28][39]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][14]"><a href="#virtex5-CMT-bit-MAIN[7][28][39]">MAIN[7][28][39]</a></td></tr>

<tr><td>DRP[4] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[4][15]"><a href="#virtex5-CMT-bit-MAIN[0][29][39]">MAIN[0][29][39]</a></td><td id="virtex5-CMT-DCM[1]-DRP[4][15]"><a href="#virtex5-CMT-bit-MAIN[7][29][39]">MAIN[7][29][39]</a></td></tr>

<tr><td>DRP[5] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[5][0]"><a href="#virtex5-CMT-bit-MAIN[0][29][40]">MAIN[0][29][40]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][0]"><a href="#virtex5-CMT-bit-MAIN[7][29][40]">MAIN[7][29][40]</a></td></tr>

<tr><td>DRP[5] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[5][1]"><a href="#virtex5-CMT-bit-MAIN[0][28][40]">MAIN[0][28][40]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][1]"><a href="#virtex5-CMT-bit-MAIN[7][28][40]">MAIN[7][28][40]</a></td></tr>

<tr><td>DRP[5] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[5][2]"><a href="#virtex5-CMT-bit-MAIN[0][28][41]">MAIN[0][28][41]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][2]"><a href="#virtex5-CMT-bit-MAIN[7][28][41]">MAIN[7][28][41]</a></td></tr>

<tr><td>DRP[5] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[5][3]"><a href="#virtex5-CMT-bit-MAIN[0][29][41]">MAIN[0][29][41]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][3]"><a href="#virtex5-CMT-bit-MAIN[7][29][41]">MAIN[7][29][41]</a></td></tr>

<tr><td>DRP[5] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[5][4]"><a href="#virtex5-CMT-bit-MAIN[0][29][42]">MAIN[0][29][42]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][4]"><a href="#virtex5-CMT-bit-MAIN[7][29][42]">MAIN[7][29][42]</a></td></tr>

<tr><td>DRP[5] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[5][5]"><a href="#virtex5-CMT-bit-MAIN[0][28][42]">MAIN[0][28][42]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][5]"><a href="#virtex5-CMT-bit-MAIN[7][28][42]">MAIN[7][28][42]</a></td></tr>

<tr><td>DRP[5] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[5][6]"><a href="#virtex5-CMT-bit-MAIN[0][28][43]">MAIN[0][28][43]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][6]"><a href="#virtex5-CMT-bit-MAIN[7][28][43]">MAIN[7][28][43]</a></td></tr>

<tr><td>DRP[5] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[5][7]"><a href="#virtex5-CMT-bit-MAIN[0][29][43]">MAIN[0][29][43]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][7]"><a href="#virtex5-CMT-bit-MAIN[7][29][43]">MAIN[7][29][43]</a></td></tr>

<tr><td>DRP[5] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[5][8]"><a href="#virtex5-CMT-bit-MAIN[0][29][44]">MAIN[0][29][44]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][8]"><a href="#virtex5-CMT-bit-MAIN[7][29][44]">MAIN[7][29][44]</a></td></tr>

<tr><td>DRP[5] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[5][9]"><a href="#virtex5-CMT-bit-MAIN[0][28][44]">MAIN[0][28][44]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][9]"><a href="#virtex5-CMT-bit-MAIN[7][28][44]">MAIN[7][28][44]</a></td></tr>

<tr><td>DRP[5] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[5][10]"><a href="#virtex5-CMT-bit-MAIN[0][28][45]">MAIN[0][28][45]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][10]"><a href="#virtex5-CMT-bit-MAIN[7][28][45]">MAIN[7][28][45]</a></td></tr>

<tr><td>DRP[5] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[5][11]"><a href="#virtex5-CMT-bit-MAIN[0][29][45]">MAIN[0][29][45]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][11]"><a href="#virtex5-CMT-bit-MAIN[7][29][45]">MAIN[7][29][45]</a></td></tr>

<tr><td>DRP[5] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[5][12]"><a href="#virtex5-CMT-bit-MAIN[0][29][46]">MAIN[0][29][46]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][12]"><a href="#virtex5-CMT-bit-MAIN[7][29][46]">MAIN[7][29][46]</a></td></tr>

<tr><td>DRP[5] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[5][13]"><a href="#virtex5-CMT-bit-MAIN[0][28][46]">MAIN[0][28][46]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][13]"><a href="#virtex5-CMT-bit-MAIN[7][28][46]">MAIN[7][28][46]</a></td></tr>

<tr><td>DRP[5] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[5][14]"><a href="#virtex5-CMT-bit-MAIN[0][28][47]">MAIN[0][28][47]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][14]"><a href="#virtex5-CMT-bit-MAIN[7][28][47]">MAIN[7][28][47]</a></td></tr>

<tr><td>DRP[5] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[5][15]"><a href="#virtex5-CMT-bit-MAIN[0][29][47]">MAIN[0][29][47]</a></td><td id="virtex5-CMT-DCM[1]-DRP[5][15]"><a href="#virtex5-CMT-bit-MAIN[7][29][47]">MAIN[7][29][47]</a></td></tr>

<tr><td>DRP[6] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[6][0]"><a href="#virtex5-CMT-bit-MAIN[0][29][48]">MAIN[0][29][48]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][0]"><a href="#virtex5-CMT-bit-MAIN[7][29][48]">MAIN[7][29][48]</a></td></tr>

<tr><td>DRP[6] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[6][1]"><a href="#virtex5-CMT-bit-MAIN[0][28][48]">MAIN[0][28][48]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][1]"><a href="#virtex5-CMT-bit-MAIN[7][28][48]">MAIN[7][28][48]</a></td></tr>

<tr><td>DRP[6] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[6][2]"><a href="#virtex5-CMT-bit-MAIN[0][28][49]">MAIN[0][28][49]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][2]"><a href="#virtex5-CMT-bit-MAIN[7][28][49]">MAIN[7][28][49]</a></td></tr>

<tr><td>DRP[6] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[6][3]"><a href="#virtex5-CMT-bit-MAIN[0][29][49]">MAIN[0][29][49]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][3]"><a href="#virtex5-CMT-bit-MAIN[7][29][49]">MAIN[7][29][49]</a></td></tr>

<tr><td>DRP[6] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[6][4]"><a href="#virtex5-CMT-bit-MAIN[0][29][50]">MAIN[0][29][50]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][4]"><a href="#virtex5-CMT-bit-MAIN[7][29][50]">MAIN[7][29][50]</a></td></tr>

<tr><td>DRP[6] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[6][5]"><a href="#virtex5-CMT-bit-MAIN[0][28][50]">MAIN[0][28][50]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][5]"><a href="#virtex5-CMT-bit-MAIN[7][28][50]">MAIN[7][28][50]</a></td></tr>

<tr><td>DRP[6] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[6][6]"><a href="#virtex5-CMT-bit-MAIN[0][28][51]">MAIN[0][28][51]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][6]"><a href="#virtex5-CMT-bit-MAIN[7][28][51]">MAIN[7][28][51]</a></td></tr>

<tr><td>DRP[6] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[6][7]"><a href="#virtex5-CMT-bit-MAIN[0][29][51]">MAIN[0][29][51]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][7]"><a href="#virtex5-CMT-bit-MAIN[7][29][51]">MAIN[7][29][51]</a></td></tr>

<tr><td>DRP[6] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[6][8]"><a href="#virtex5-CMT-bit-MAIN[0][29][52]">MAIN[0][29][52]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][8]"><a href="#virtex5-CMT-bit-MAIN[7][29][52]">MAIN[7][29][52]</a></td></tr>

<tr><td>DRP[6] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[6][9]"><a href="#virtex5-CMT-bit-MAIN[0][28][52]">MAIN[0][28][52]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][9]"><a href="#virtex5-CMT-bit-MAIN[7][28][52]">MAIN[7][28][52]</a></td></tr>

<tr><td>DRP[6] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[6][10]"><a href="#virtex5-CMT-bit-MAIN[0][28][53]">MAIN[0][28][53]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][10]"><a href="#virtex5-CMT-bit-MAIN[7][28][53]">MAIN[7][28][53]</a></td></tr>

<tr><td>DRP[6] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[6][11]"><a href="#virtex5-CMT-bit-MAIN[0][29][53]">MAIN[0][29][53]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][11]"><a href="#virtex5-CMT-bit-MAIN[7][29][53]">MAIN[7][29][53]</a></td></tr>

<tr><td>DRP[6] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[6][12]"><a href="#virtex5-CMT-bit-MAIN[0][29][54]">MAIN[0][29][54]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][12]"><a href="#virtex5-CMT-bit-MAIN[7][29][54]">MAIN[7][29][54]</a></td></tr>

<tr><td>DRP[6] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[6][13]"><a href="#virtex5-CMT-bit-MAIN[0][28][54]">MAIN[0][28][54]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][13]"><a href="#virtex5-CMT-bit-MAIN[7][28][54]">MAIN[7][28][54]</a></td></tr>

<tr><td>DRP[6] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[6][14]"><a href="#virtex5-CMT-bit-MAIN[0][28][55]">MAIN[0][28][55]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][14]"><a href="#virtex5-CMT-bit-MAIN[7][28][55]">MAIN[7][28][55]</a></td></tr>

<tr><td>DRP[6] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[6][15]"><a href="#virtex5-CMT-bit-MAIN[0][29][55]">MAIN[0][29][55]</a></td><td id="virtex5-CMT-DCM[1]-DRP[6][15]"><a href="#virtex5-CMT-bit-MAIN[7][29][55]">MAIN[7][29][55]</a></td></tr>

<tr><td>DRP[7] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[7][0]"><a href="#virtex5-CMT-bit-MAIN[0][29][56]">MAIN[0][29][56]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][0]"><a href="#virtex5-CMT-bit-MAIN[7][29][56]">MAIN[7][29][56]</a></td></tr>

<tr><td>DRP[7] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[7][1]"><a href="#virtex5-CMT-bit-MAIN[0][28][56]">MAIN[0][28][56]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][1]"><a href="#virtex5-CMT-bit-MAIN[7][28][56]">MAIN[7][28][56]</a></td></tr>

<tr><td>DRP[7] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[7][2]"><a href="#virtex5-CMT-bit-MAIN[0][28][57]">MAIN[0][28][57]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][2]"><a href="#virtex5-CMT-bit-MAIN[7][28][57]">MAIN[7][28][57]</a></td></tr>

<tr><td>DRP[7] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[7][3]"><a href="#virtex5-CMT-bit-MAIN[0][29][57]">MAIN[0][29][57]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][3]"><a href="#virtex5-CMT-bit-MAIN[7][29][57]">MAIN[7][29][57]</a></td></tr>

<tr><td>DRP[7] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[7][4]"><a href="#virtex5-CMT-bit-MAIN[0][29][58]">MAIN[0][29][58]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][4]"><a href="#virtex5-CMT-bit-MAIN[7][29][58]">MAIN[7][29][58]</a></td></tr>

<tr><td>DRP[7] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[7][5]"><a href="#virtex5-CMT-bit-MAIN[0][28][58]">MAIN[0][28][58]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][5]"><a href="#virtex5-CMT-bit-MAIN[7][28][58]">MAIN[7][28][58]</a></td></tr>

<tr><td>DRP[7] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[7][6]"><a href="#virtex5-CMT-bit-MAIN[0][28][59]">MAIN[0][28][59]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][6]"><a href="#virtex5-CMT-bit-MAIN[7][28][59]">MAIN[7][28][59]</a></td></tr>

<tr><td>DRP[7] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[7][7]"><a href="#virtex5-CMT-bit-MAIN[0][29][59]">MAIN[0][29][59]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][7]"><a href="#virtex5-CMT-bit-MAIN[7][29][59]">MAIN[7][29][59]</a></td></tr>

<tr><td>DRP[7] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[7][8]"><a href="#virtex5-CMT-bit-MAIN[0][29][60]">MAIN[0][29][60]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][8]"><a href="#virtex5-CMT-bit-MAIN[7][29][60]">MAIN[7][29][60]</a></td></tr>

<tr><td>DRP[7] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[7][9]"><a href="#virtex5-CMT-bit-MAIN[0][28][60]">MAIN[0][28][60]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][9]"><a href="#virtex5-CMT-bit-MAIN[7][28][60]">MAIN[7][28][60]</a></td></tr>

<tr><td>DRP[7] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[7][10]"><a href="#virtex5-CMT-bit-MAIN[0][28][61]">MAIN[0][28][61]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][10]"><a href="#virtex5-CMT-bit-MAIN[7][28][61]">MAIN[7][28][61]</a></td></tr>

<tr><td>DRP[7] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[7][11]"><a href="#virtex5-CMT-bit-MAIN[0][29][61]">MAIN[0][29][61]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][11]"><a href="#virtex5-CMT-bit-MAIN[7][29][61]">MAIN[7][29][61]</a></td></tr>

<tr><td>DRP[7] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[7][12]"><a href="#virtex5-CMT-bit-MAIN[0][29][62]">MAIN[0][29][62]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][12]"><a href="#virtex5-CMT-bit-MAIN[7][29][62]">MAIN[7][29][62]</a></td></tr>

<tr><td>DRP[7] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[7][13]"><a href="#virtex5-CMT-bit-MAIN[0][28][62]">MAIN[0][28][62]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][13]"><a href="#virtex5-CMT-bit-MAIN[7][28][62]">MAIN[7][28][62]</a></td></tr>

<tr><td>DRP[7] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[7][14]"><a href="#virtex5-CMT-bit-MAIN[0][28][63]">MAIN[0][28][63]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][14]"><a href="#virtex5-CMT-bit-MAIN[7][28][63]">MAIN[7][28][63]</a></td></tr>

<tr><td>DRP[7] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[7][15]"><a href="#virtex5-CMT-bit-MAIN[0][29][63]">MAIN[0][29][63]</a></td><td id="virtex5-CMT-DCM[1]-DRP[7][15]"><a href="#virtex5-CMT-bit-MAIN[7][29][63]">MAIN[7][29][63]</a></td></tr>

<tr><td>DRP[8] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[8][0]"><a href="#virtex5-CMT-bit-MAIN[1][29][0]">MAIN[1][29][0]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][0]"><a href="#virtex5-CMT-bit-MAIN[8][29][0]">MAIN[8][29][0]</a></td></tr>

<tr><td>DRP[8] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[8][1]"><a href="#virtex5-CMT-bit-MAIN[1][28][0]">MAIN[1][28][0]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][1]"><a href="#virtex5-CMT-bit-MAIN[8][28][0]">MAIN[8][28][0]</a></td></tr>

<tr><td>DRP[8] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[8][2]"><a href="#virtex5-CMT-bit-MAIN[1][28][1]">MAIN[1][28][1]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][2]"><a href="#virtex5-CMT-bit-MAIN[8][28][1]">MAIN[8][28][1]</a></td></tr>

<tr><td>DRP[8] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[8][3]"><a href="#virtex5-CMT-bit-MAIN[1][29][1]">MAIN[1][29][1]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][3]"><a href="#virtex5-CMT-bit-MAIN[8][29][1]">MAIN[8][29][1]</a></td></tr>

<tr><td>DRP[8] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[8][4]"><a href="#virtex5-CMT-bit-MAIN[1][29][2]">MAIN[1][29][2]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][4]"><a href="#virtex5-CMT-bit-MAIN[8][29][2]">MAIN[8][29][2]</a></td></tr>

<tr><td>DRP[8] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[8][5]"><a href="#virtex5-CMT-bit-MAIN[1][28][2]">MAIN[1][28][2]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][5]"><a href="#virtex5-CMT-bit-MAIN[8][28][2]">MAIN[8][28][2]</a></td></tr>

<tr><td>DRP[8] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[8][6]"><a href="#virtex5-CMT-bit-MAIN[1][28][3]">MAIN[1][28][3]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][6]"><a href="#virtex5-CMT-bit-MAIN[8][28][3]">MAIN[8][28][3]</a></td></tr>

<tr><td>DRP[8] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[8][7]"><a href="#virtex5-CMT-bit-MAIN[1][29][3]">MAIN[1][29][3]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][7]"><a href="#virtex5-CMT-bit-MAIN[8][29][3]">MAIN[8][29][3]</a></td></tr>

<tr><td>DRP[8] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[8][8]"><a href="#virtex5-CMT-bit-MAIN[1][29][4]">MAIN[1][29][4]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][8]"><a href="#virtex5-CMT-bit-MAIN[8][29][4]">MAIN[8][29][4]</a></td></tr>

<tr><td>DRP[8] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[8][9]"><a href="#virtex5-CMT-bit-MAIN[1][28][4]">MAIN[1][28][4]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][9]"><a href="#virtex5-CMT-bit-MAIN[8][28][4]">MAIN[8][28][4]</a></td></tr>

<tr><td>DRP[8] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[8][10]"><a href="#virtex5-CMT-bit-MAIN[1][28][5]">MAIN[1][28][5]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][10]"><a href="#virtex5-CMT-bit-MAIN[8][28][5]">MAIN[8][28][5]</a></td></tr>

<tr><td>DRP[8] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[8][11]"><a href="#virtex5-CMT-bit-MAIN[1][29][5]">MAIN[1][29][5]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][11]"><a href="#virtex5-CMT-bit-MAIN[8][29][5]">MAIN[8][29][5]</a></td></tr>

<tr><td>DRP[8] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[8][12]"><a href="#virtex5-CMT-bit-MAIN[1][29][6]">MAIN[1][29][6]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][12]"><a href="#virtex5-CMT-bit-MAIN[8][29][6]">MAIN[8][29][6]</a></td></tr>

<tr><td>DRP[8] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[8][13]"><a href="#virtex5-CMT-bit-MAIN[1][28][6]">MAIN[1][28][6]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][13]"><a href="#virtex5-CMT-bit-MAIN[8][28][6]">MAIN[8][28][6]</a></td></tr>

<tr><td>DRP[8] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[8][14]"><a href="#virtex5-CMT-bit-MAIN[1][28][7]">MAIN[1][28][7]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][14]"><a href="#virtex5-CMT-bit-MAIN[8][28][7]">MAIN[8][28][7]</a></td></tr>

<tr><td>DRP[8] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[8][15]"><a href="#virtex5-CMT-bit-MAIN[1][29][7]">MAIN[1][29][7]</a></td><td id="virtex5-CMT-DCM[1]-DRP[8][15]"><a href="#virtex5-CMT-bit-MAIN[8][29][7]">MAIN[8][29][7]</a></td></tr>

<tr><td>DRP[9] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[9][0]"><a href="#virtex5-CMT-bit-MAIN[1][29][8]">MAIN[1][29][8]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][0]"><a href="#virtex5-CMT-bit-MAIN[8][29][8]">MAIN[8][29][8]</a></td></tr>

<tr><td>DRP[9] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[9][1]"><a href="#virtex5-CMT-bit-MAIN[1][28][8]">MAIN[1][28][8]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][1]"><a href="#virtex5-CMT-bit-MAIN[8][28][8]">MAIN[8][28][8]</a></td></tr>

<tr><td>DRP[9] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[9][2]"><a href="#virtex5-CMT-bit-MAIN[1][28][9]">MAIN[1][28][9]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][2]"><a href="#virtex5-CMT-bit-MAIN[8][28][9]">MAIN[8][28][9]</a></td></tr>

<tr><td>DRP[9] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[9][3]"><a href="#virtex5-CMT-bit-MAIN[1][29][9]">MAIN[1][29][9]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][3]"><a href="#virtex5-CMT-bit-MAIN[8][29][9]">MAIN[8][29][9]</a></td></tr>

<tr><td>DRP[9] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[9][4]"><a href="#virtex5-CMT-bit-MAIN[1][29][10]">MAIN[1][29][10]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][4]"><a href="#virtex5-CMT-bit-MAIN[8][29][10]">MAIN[8][29][10]</a></td></tr>

<tr><td>DRP[9] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[9][5]"><a href="#virtex5-CMT-bit-MAIN[1][28][10]">MAIN[1][28][10]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][5]"><a href="#virtex5-CMT-bit-MAIN[8][28][10]">MAIN[8][28][10]</a></td></tr>

<tr><td>DRP[9] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[9][6]"><a href="#virtex5-CMT-bit-MAIN[1][28][11]">MAIN[1][28][11]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][6]"><a href="#virtex5-CMT-bit-MAIN[8][28][11]">MAIN[8][28][11]</a></td></tr>

<tr><td>DRP[9] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[9][7]"><a href="#virtex5-CMT-bit-MAIN[1][29][11]">MAIN[1][29][11]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][7]"><a href="#virtex5-CMT-bit-MAIN[8][29][11]">MAIN[8][29][11]</a></td></tr>

<tr><td>DRP[9] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[9][8]"><a href="#virtex5-CMT-bit-MAIN[1][29][12]">MAIN[1][29][12]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][8]"><a href="#virtex5-CMT-bit-MAIN[8][29][12]">MAIN[8][29][12]</a></td></tr>

<tr><td>DRP[9] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[9][9]"><a href="#virtex5-CMT-bit-MAIN[1][28][12]">MAIN[1][28][12]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][9]"><a href="#virtex5-CMT-bit-MAIN[8][28][12]">MAIN[8][28][12]</a></td></tr>

<tr><td>DRP[9] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[9][10]"><a href="#virtex5-CMT-bit-MAIN[1][28][13]">MAIN[1][28][13]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][10]"><a href="#virtex5-CMT-bit-MAIN[8][28][13]">MAIN[8][28][13]</a></td></tr>

<tr><td>DRP[9] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[9][11]"><a href="#virtex5-CMT-bit-MAIN[1][29][13]">MAIN[1][29][13]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][11]"><a href="#virtex5-CMT-bit-MAIN[8][29][13]">MAIN[8][29][13]</a></td></tr>

<tr><td>DRP[9] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[9][12]"><a href="#virtex5-CMT-bit-MAIN[1][29][14]">MAIN[1][29][14]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][12]"><a href="#virtex5-CMT-bit-MAIN[8][29][14]">MAIN[8][29][14]</a></td></tr>

<tr><td>DRP[9] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[9][13]"><a href="#virtex5-CMT-bit-MAIN[1][28][14]">MAIN[1][28][14]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][13]"><a href="#virtex5-CMT-bit-MAIN[8][28][14]">MAIN[8][28][14]</a></td></tr>

<tr><td>DRP[9] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[9][14]"><a href="#virtex5-CMT-bit-MAIN[1][28][15]">MAIN[1][28][15]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][14]"><a href="#virtex5-CMT-bit-MAIN[8][28][15]">MAIN[8][28][15]</a></td></tr>

<tr><td>DRP[9] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[9][15]"><a href="#virtex5-CMT-bit-MAIN[1][29][15]">MAIN[1][29][15]</a></td><td id="virtex5-CMT-DCM[1]-DRP[9][15]"><a href="#virtex5-CMT-bit-MAIN[8][29][15]">MAIN[8][29][15]</a></td></tr>

<tr><td>DRP[10] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[10][0]"><a href="#virtex5-CMT-bit-MAIN[1][29][16]">MAIN[1][29][16]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][0]"><a href="#virtex5-CMT-bit-MAIN[8][29][16]">MAIN[8][29][16]</a></td></tr>

<tr><td>DRP[10] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[10][1]"><a href="#virtex5-CMT-bit-MAIN[1][28][16]">MAIN[1][28][16]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][1]"><a href="#virtex5-CMT-bit-MAIN[8][28][16]">MAIN[8][28][16]</a></td></tr>

<tr><td>DRP[10] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[10][2]"><a href="#virtex5-CMT-bit-MAIN[1][28][17]">MAIN[1][28][17]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][2]"><a href="#virtex5-CMT-bit-MAIN[8][28][17]">MAIN[8][28][17]</a></td></tr>

<tr><td>DRP[10] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[10][3]"><a href="#virtex5-CMT-bit-MAIN[1][29][17]">MAIN[1][29][17]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][3]"><a href="#virtex5-CMT-bit-MAIN[8][29][17]">MAIN[8][29][17]</a></td></tr>

<tr><td>DRP[10] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[10][4]"><a href="#virtex5-CMT-bit-MAIN[1][29][18]">MAIN[1][29][18]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][4]"><a href="#virtex5-CMT-bit-MAIN[8][29][18]">MAIN[8][29][18]</a></td></tr>

<tr><td>DRP[10] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[10][5]"><a href="#virtex5-CMT-bit-MAIN[1][28][18]">MAIN[1][28][18]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][5]"><a href="#virtex5-CMT-bit-MAIN[8][28][18]">MAIN[8][28][18]</a></td></tr>

<tr><td>DRP[10] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[10][6]"><a href="#virtex5-CMT-bit-MAIN[1][28][19]">MAIN[1][28][19]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][6]"><a href="#virtex5-CMT-bit-MAIN[8][28][19]">MAIN[8][28][19]</a></td></tr>

<tr><td>DRP[10] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[10][7]"><a href="#virtex5-CMT-bit-MAIN[1][29][19]">MAIN[1][29][19]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][7]"><a href="#virtex5-CMT-bit-MAIN[8][29][19]">MAIN[8][29][19]</a></td></tr>

<tr><td>DRP[10] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[10][8]"><a href="#virtex5-CMT-bit-MAIN[1][29][20]">MAIN[1][29][20]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][8]"><a href="#virtex5-CMT-bit-MAIN[8][29][20]">MAIN[8][29][20]</a></td></tr>

<tr><td>DRP[10] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[10][9]"><a href="#virtex5-CMT-bit-MAIN[1][28][20]">MAIN[1][28][20]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][9]"><a href="#virtex5-CMT-bit-MAIN[8][28][20]">MAIN[8][28][20]</a></td></tr>

<tr><td>DRP[10] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[10][10]"><a href="#virtex5-CMT-bit-MAIN[1][28][21]">MAIN[1][28][21]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][10]"><a href="#virtex5-CMT-bit-MAIN[8][28][21]">MAIN[8][28][21]</a></td></tr>

<tr><td>DRP[10] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[10][11]"><a href="#virtex5-CMT-bit-MAIN[1][29][21]">MAIN[1][29][21]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][11]"><a href="#virtex5-CMT-bit-MAIN[8][29][21]">MAIN[8][29][21]</a></td></tr>

<tr><td>DRP[10] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[10][12]"><a href="#virtex5-CMT-bit-MAIN[1][29][22]">MAIN[1][29][22]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][12]"><a href="#virtex5-CMT-bit-MAIN[8][29][22]">MAIN[8][29][22]</a></td></tr>

<tr><td>DRP[10] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[10][13]"><a href="#virtex5-CMT-bit-MAIN[1][28][22]">MAIN[1][28][22]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][13]"><a href="#virtex5-CMT-bit-MAIN[8][28][22]">MAIN[8][28][22]</a></td></tr>

<tr><td>DRP[10] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[10][14]"><a href="#virtex5-CMT-bit-MAIN[1][28][23]">MAIN[1][28][23]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][14]"><a href="#virtex5-CMT-bit-MAIN[8][28][23]">MAIN[8][28][23]</a></td></tr>

<tr><td>DRP[10] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[10][15]"><a href="#virtex5-CMT-bit-MAIN[1][29][23]">MAIN[1][29][23]</a></td><td id="virtex5-CMT-DCM[1]-DRP[10][15]"><a href="#virtex5-CMT-bit-MAIN[8][29][23]">MAIN[8][29][23]</a></td></tr>

<tr><td>DRP[11] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[11][0]"><a href="#virtex5-CMT-bit-MAIN[1][29][24]">MAIN[1][29][24]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][0]"><a href="#virtex5-CMT-bit-MAIN[8][29][24]">MAIN[8][29][24]</a></td></tr>

<tr><td>DRP[11] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[11][1]"><a href="#virtex5-CMT-bit-MAIN[1][28][24]">MAIN[1][28][24]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][1]"><a href="#virtex5-CMT-bit-MAIN[8][28][24]">MAIN[8][28][24]</a></td></tr>

<tr><td>DRP[11] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[11][2]"><a href="#virtex5-CMT-bit-MAIN[1][28][25]">MAIN[1][28][25]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][2]"><a href="#virtex5-CMT-bit-MAIN[8][28][25]">MAIN[8][28][25]</a></td></tr>

<tr><td>DRP[11] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[11][3]"><a href="#virtex5-CMT-bit-MAIN[1][29][25]">MAIN[1][29][25]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][3]"><a href="#virtex5-CMT-bit-MAIN[8][29][25]">MAIN[8][29][25]</a></td></tr>

<tr><td>DRP[11] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[11][4]"><a href="#virtex5-CMT-bit-MAIN[1][29][26]">MAIN[1][29][26]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][4]"><a href="#virtex5-CMT-bit-MAIN[8][29][26]">MAIN[8][29][26]</a></td></tr>

<tr><td>DRP[11] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[11][5]"><a href="#virtex5-CMT-bit-MAIN[1][28][26]">MAIN[1][28][26]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][5]"><a href="#virtex5-CMT-bit-MAIN[8][28][26]">MAIN[8][28][26]</a></td></tr>

<tr><td>DRP[11] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[11][6]"><a href="#virtex5-CMT-bit-MAIN[1][28][27]">MAIN[1][28][27]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][6]"><a href="#virtex5-CMT-bit-MAIN[8][28][27]">MAIN[8][28][27]</a></td></tr>

<tr><td>DRP[11] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[11][7]"><a href="#virtex5-CMT-bit-MAIN[1][29][27]">MAIN[1][29][27]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][7]"><a href="#virtex5-CMT-bit-MAIN[8][29][27]">MAIN[8][29][27]</a></td></tr>

<tr><td>DRP[11] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[11][8]"><a href="#virtex5-CMT-bit-MAIN[1][29][28]">MAIN[1][29][28]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][8]"><a href="#virtex5-CMT-bit-MAIN[8][29][28]">MAIN[8][29][28]</a></td></tr>

<tr><td>DRP[11] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[11][9]"><a href="#virtex5-CMT-bit-MAIN[1][28][28]">MAIN[1][28][28]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][9]"><a href="#virtex5-CMT-bit-MAIN[8][28][28]">MAIN[8][28][28]</a></td></tr>

<tr><td>DRP[11] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[11][10]"><a href="#virtex5-CMT-bit-MAIN[1][28][29]">MAIN[1][28][29]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][10]"><a href="#virtex5-CMT-bit-MAIN[8][28][29]">MAIN[8][28][29]</a></td></tr>

<tr><td>DRP[11] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[11][11]"><a href="#virtex5-CMT-bit-MAIN[1][29][29]">MAIN[1][29][29]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][11]"><a href="#virtex5-CMT-bit-MAIN[8][29][29]">MAIN[8][29][29]</a></td></tr>

<tr><td>DRP[11] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[11][12]"><a href="#virtex5-CMT-bit-MAIN[1][29][30]">MAIN[1][29][30]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][12]"><a href="#virtex5-CMT-bit-MAIN[8][29][30]">MAIN[8][29][30]</a></td></tr>

<tr><td>DRP[11] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[11][13]"><a href="#virtex5-CMT-bit-MAIN[1][28][30]">MAIN[1][28][30]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][13]"><a href="#virtex5-CMT-bit-MAIN[8][28][30]">MAIN[8][28][30]</a></td></tr>

<tr><td>DRP[11] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[11][14]"><a href="#virtex5-CMT-bit-MAIN[1][28][31]">MAIN[1][28][31]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][14]"><a href="#virtex5-CMT-bit-MAIN[8][28][31]">MAIN[8][28][31]</a></td></tr>

<tr><td>DRP[11] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[11][15]"><a href="#virtex5-CMT-bit-MAIN[1][29][31]">MAIN[1][29][31]</a></td><td id="virtex5-CMT-DCM[1]-DRP[11][15]"><a href="#virtex5-CMT-bit-MAIN[8][29][31]">MAIN[8][29][31]</a></td></tr>

<tr><td>DRP[12] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[12][0]"><a href="#virtex5-CMT-bit-MAIN[1][29][32]">MAIN[1][29][32]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][0]"><a href="#virtex5-CMT-bit-MAIN[8][29][32]">MAIN[8][29][32]</a></td></tr>

<tr><td>DRP[12] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[12][1]"><a href="#virtex5-CMT-bit-MAIN[1][28][32]">MAIN[1][28][32]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][1]"><a href="#virtex5-CMT-bit-MAIN[8][28][32]">MAIN[8][28][32]</a></td></tr>

<tr><td>DRP[12] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[12][2]"><a href="#virtex5-CMT-bit-MAIN[1][28][33]">MAIN[1][28][33]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][2]"><a href="#virtex5-CMT-bit-MAIN[8][28][33]">MAIN[8][28][33]</a></td></tr>

<tr><td>DRP[12] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[12][3]"><a href="#virtex5-CMT-bit-MAIN[1][29][33]">MAIN[1][29][33]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][3]"><a href="#virtex5-CMT-bit-MAIN[8][29][33]">MAIN[8][29][33]</a></td></tr>

<tr><td>DRP[12] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[12][4]"><a href="#virtex5-CMT-bit-MAIN[1][29][34]">MAIN[1][29][34]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][4]"><a href="#virtex5-CMT-bit-MAIN[8][29][34]">MAIN[8][29][34]</a></td></tr>

<tr><td>DRP[12] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[12][5]"><a href="#virtex5-CMT-bit-MAIN[1][28][34]">MAIN[1][28][34]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][5]"><a href="#virtex5-CMT-bit-MAIN[8][28][34]">MAIN[8][28][34]</a></td></tr>

<tr><td>DRP[12] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[12][6]"><a href="#virtex5-CMT-bit-MAIN[1][28][35]">MAIN[1][28][35]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][6]"><a href="#virtex5-CMT-bit-MAIN[8][28][35]">MAIN[8][28][35]</a></td></tr>

<tr><td>DRP[12] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[12][7]"><a href="#virtex5-CMT-bit-MAIN[1][29][35]">MAIN[1][29][35]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][7]"><a href="#virtex5-CMT-bit-MAIN[8][29][35]">MAIN[8][29][35]</a></td></tr>

<tr><td>DRP[12] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[12][8]"><a href="#virtex5-CMT-bit-MAIN[1][29][36]">MAIN[1][29][36]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][8]"><a href="#virtex5-CMT-bit-MAIN[8][29][36]">MAIN[8][29][36]</a></td></tr>

<tr><td>DRP[12] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[12][9]"><a href="#virtex5-CMT-bit-MAIN[1][28][36]">MAIN[1][28][36]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][9]"><a href="#virtex5-CMT-bit-MAIN[8][28][36]">MAIN[8][28][36]</a></td></tr>

<tr><td>DRP[12] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[12][10]"><a href="#virtex5-CMT-bit-MAIN[1][28][37]">MAIN[1][28][37]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][10]"><a href="#virtex5-CMT-bit-MAIN[8][28][37]">MAIN[8][28][37]</a></td></tr>

<tr><td>DRP[12] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[12][11]"><a href="#virtex5-CMT-bit-MAIN[1][29][37]">MAIN[1][29][37]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][11]"><a href="#virtex5-CMT-bit-MAIN[8][29][37]">MAIN[8][29][37]</a></td></tr>

<tr><td>DRP[12] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[12][12]"><a href="#virtex5-CMT-bit-MAIN[1][29][38]">MAIN[1][29][38]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][12]"><a href="#virtex5-CMT-bit-MAIN[8][29][38]">MAIN[8][29][38]</a></td></tr>

<tr><td>DRP[12] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[12][13]"><a href="#virtex5-CMT-bit-MAIN[1][28][38]">MAIN[1][28][38]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][13]"><a href="#virtex5-CMT-bit-MAIN[8][28][38]">MAIN[8][28][38]</a></td></tr>

<tr><td>DRP[12] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[12][14]"><a href="#virtex5-CMT-bit-MAIN[1][28][39]">MAIN[1][28][39]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][14]"><a href="#virtex5-CMT-bit-MAIN[8][28][39]">MAIN[8][28][39]</a></td></tr>

<tr><td>DRP[12] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[12][15]"><a href="#virtex5-CMT-bit-MAIN[1][29][39]">MAIN[1][29][39]</a></td><td id="virtex5-CMT-DCM[1]-DRP[12][15]"><a href="#virtex5-CMT-bit-MAIN[8][29][39]">MAIN[8][29][39]</a></td></tr>

<tr><td>DRP[13] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[13][0]"><a href="#virtex5-CMT-bit-MAIN[1][29][40]">MAIN[1][29][40]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][0]"><a href="#virtex5-CMT-bit-MAIN[8][29][40]">MAIN[8][29][40]</a></td></tr>

<tr><td>DRP[13] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[13][1]"><a href="#virtex5-CMT-bit-MAIN[1][28][40]">MAIN[1][28][40]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][1]"><a href="#virtex5-CMT-bit-MAIN[8][28][40]">MAIN[8][28][40]</a></td></tr>

<tr><td>DRP[13] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[13][2]"><a href="#virtex5-CMT-bit-MAIN[1][28][41]">MAIN[1][28][41]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][2]"><a href="#virtex5-CMT-bit-MAIN[8][28][41]">MAIN[8][28][41]</a></td></tr>

<tr><td>DRP[13] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[13][3]"><a href="#virtex5-CMT-bit-MAIN[1][29][41]">MAIN[1][29][41]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][3]"><a href="#virtex5-CMT-bit-MAIN[8][29][41]">MAIN[8][29][41]</a></td></tr>

<tr><td>DRP[13] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[13][4]"><a href="#virtex5-CMT-bit-MAIN[1][29][42]">MAIN[1][29][42]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][4]"><a href="#virtex5-CMT-bit-MAIN[8][29][42]">MAIN[8][29][42]</a></td></tr>

<tr><td>DRP[13] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[13][5]"><a href="#virtex5-CMT-bit-MAIN[1][28][42]">MAIN[1][28][42]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][5]"><a href="#virtex5-CMT-bit-MAIN[8][28][42]">MAIN[8][28][42]</a></td></tr>

<tr><td>DRP[13] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[13][6]"><a href="#virtex5-CMT-bit-MAIN[1][28][43]">MAIN[1][28][43]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][6]"><a href="#virtex5-CMT-bit-MAIN[8][28][43]">MAIN[8][28][43]</a></td></tr>

<tr><td>DRP[13] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[13][7]"><a href="#virtex5-CMT-bit-MAIN[1][29][43]">MAIN[1][29][43]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][7]"><a href="#virtex5-CMT-bit-MAIN[8][29][43]">MAIN[8][29][43]</a></td></tr>

<tr><td>DRP[13] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[13][8]"><a href="#virtex5-CMT-bit-MAIN[1][29][44]">MAIN[1][29][44]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][8]"><a href="#virtex5-CMT-bit-MAIN[8][29][44]">MAIN[8][29][44]</a></td></tr>

<tr><td>DRP[13] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[13][9]"><a href="#virtex5-CMT-bit-MAIN[1][28][44]">MAIN[1][28][44]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][9]"><a href="#virtex5-CMT-bit-MAIN[8][28][44]">MAIN[8][28][44]</a></td></tr>

<tr><td>DRP[13] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[13][10]"><a href="#virtex5-CMT-bit-MAIN[1][28][45]">MAIN[1][28][45]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][10]"><a href="#virtex5-CMT-bit-MAIN[8][28][45]">MAIN[8][28][45]</a></td></tr>

<tr><td>DRP[13] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[13][11]"><a href="#virtex5-CMT-bit-MAIN[1][29][45]">MAIN[1][29][45]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][11]"><a href="#virtex5-CMT-bit-MAIN[8][29][45]">MAIN[8][29][45]</a></td></tr>

<tr><td>DRP[13] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[13][12]"><a href="#virtex5-CMT-bit-MAIN[1][29][46]">MAIN[1][29][46]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][12]"><a href="#virtex5-CMT-bit-MAIN[8][29][46]">MAIN[8][29][46]</a></td></tr>

<tr><td>DRP[13] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[13][13]"><a href="#virtex5-CMT-bit-MAIN[1][28][46]">MAIN[1][28][46]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][13]"><a href="#virtex5-CMT-bit-MAIN[8][28][46]">MAIN[8][28][46]</a></td></tr>

<tr><td>DRP[13] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[13][14]"><a href="#virtex5-CMT-bit-MAIN[1][28][47]">MAIN[1][28][47]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][14]"><a href="#virtex5-CMT-bit-MAIN[8][28][47]">MAIN[8][28][47]</a></td></tr>

<tr><td>DRP[13] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[13][15]"><a href="#virtex5-CMT-bit-MAIN[1][29][47]">MAIN[1][29][47]</a></td><td id="virtex5-CMT-DCM[1]-DRP[13][15]"><a href="#virtex5-CMT-bit-MAIN[8][29][47]">MAIN[8][29][47]</a></td></tr>

<tr><td>DRP[14] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[14][0]"><a href="#virtex5-CMT-bit-MAIN[1][29][48]">MAIN[1][29][48]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][0]"><a href="#virtex5-CMT-bit-MAIN[8][29][48]">MAIN[8][29][48]</a></td></tr>

<tr><td>DRP[14] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[14][1]"><a href="#virtex5-CMT-bit-MAIN[1][28][48]">MAIN[1][28][48]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][1]"><a href="#virtex5-CMT-bit-MAIN[8][28][48]">MAIN[8][28][48]</a></td></tr>

<tr><td>DRP[14] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[14][2]"><a href="#virtex5-CMT-bit-MAIN[1][28][49]">MAIN[1][28][49]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][2]"><a href="#virtex5-CMT-bit-MAIN[8][28][49]">MAIN[8][28][49]</a></td></tr>

<tr><td>DRP[14] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[14][3]"><a href="#virtex5-CMT-bit-MAIN[1][29][49]">MAIN[1][29][49]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][3]"><a href="#virtex5-CMT-bit-MAIN[8][29][49]">MAIN[8][29][49]</a></td></tr>

<tr><td>DRP[14] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[14][4]"><a href="#virtex5-CMT-bit-MAIN[1][29][50]">MAIN[1][29][50]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][4]"><a href="#virtex5-CMT-bit-MAIN[8][29][50]">MAIN[8][29][50]</a></td></tr>

<tr><td>DRP[14] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[14][5]"><a href="#virtex5-CMT-bit-MAIN[1][28][50]">MAIN[1][28][50]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][5]"><a href="#virtex5-CMT-bit-MAIN[8][28][50]">MAIN[8][28][50]</a></td></tr>

<tr><td>DRP[14] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[14][6]"><a href="#virtex5-CMT-bit-MAIN[1][28][51]">MAIN[1][28][51]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][6]"><a href="#virtex5-CMT-bit-MAIN[8][28][51]">MAIN[8][28][51]</a></td></tr>

<tr><td>DRP[14] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[14][7]"><a href="#virtex5-CMT-bit-MAIN[1][29][51]">MAIN[1][29][51]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][7]"><a href="#virtex5-CMT-bit-MAIN[8][29][51]">MAIN[8][29][51]</a></td></tr>

<tr><td>DRP[14] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[14][8]"><a href="#virtex5-CMT-bit-MAIN[1][29][52]">MAIN[1][29][52]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][8]"><a href="#virtex5-CMT-bit-MAIN[8][29][52]">MAIN[8][29][52]</a></td></tr>

<tr><td>DRP[14] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[14][9]"><a href="#virtex5-CMT-bit-MAIN[1][28][52]">MAIN[1][28][52]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][9]"><a href="#virtex5-CMT-bit-MAIN[8][28][52]">MAIN[8][28][52]</a></td></tr>

<tr><td>DRP[14] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[14][10]"><a href="#virtex5-CMT-bit-MAIN[1][28][53]">MAIN[1][28][53]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][10]"><a href="#virtex5-CMT-bit-MAIN[8][28][53]">MAIN[8][28][53]</a></td></tr>

<tr><td>DRP[14] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[14][11]"><a href="#virtex5-CMT-bit-MAIN[1][29][53]">MAIN[1][29][53]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][11]"><a href="#virtex5-CMT-bit-MAIN[8][29][53]">MAIN[8][29][53]</a></td></tr>

<tr><td>DRP[14] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[14][12]"><a href="#virtex5-CMT-bit-MAIN[1][29][54]">MAIN[1][29][54]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][12]"><a href="#virtex5-CMT-bit-MAIN[8][29][54]">MAIN[8][29][54]</a></td></tr>

<tr><td>DRP[14] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[14][13]"><a href="#virtex5-CMT-bit-MAIN[1][28][54]">MAIN[1][28][54]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][13]"><a href="#virtex5-CMT-bit-MAIN[8][28][54]">MAIN[8][28][54]</a></td></tr>

<tr><td>DRP[14] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[14][14]"><a href="#virtex5-CMT-bit-MAIN[1][28][55]">MAIN[1][28][55]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][14]"><a href="#virtex5-CMT-bit-MAIN[8][28][55]">MAIN[8][28][55]</a></td></tr>

<tr><td>DRP[14] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[14][15]"><a href="#virtex5-CMT-bit-MAIN[1][29][55]">MAIN[1][29][55]</a></td><td id="virtex5-CMT-DCM[1]-DRP[14][15]"><a href="#virtex5-CMT-bit-MAIN[8][29][55]">MAIN[8][29][55]</a></td></tr>

<tr><td>DRP[15] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[15][0]"><a href="#virtex5-CMT-bit-MAIN[1][29][56]">MAIN[1][29][56]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][0]"><a href="#virtex5-CMT-bit-MAIN[8][29][56]">MAIN[8][29][56]</a></td></tr>

<tr><td>DRP[15] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[15][1]"><a href="#virtex5-CMT-bit-MAIN[1][28][56]">MAIN[1][28][56]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][1]"><a href="#virtex5-CMT-bit-MAIN[8][28][56]">MAIN[8][28][56]</a></td></tr>

<tr><td>DRP[15] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[15][2]"><a href="#virtex5-CMT-bit-MAIN[1][28][57]">MAIN[1][28][57]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][2]"><a href="#virtex5-CMT-bit-MAIN[8][28][57]">MAIN[8][28][57]</a></td></tr>

<tr><td>DRP[15] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[15][3]"><a href="#virtex5-CMT-bit-MAIN[1][29][57]">MAIN[1][29][57]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][3]"><a href="#virtex5-CMT-bit-MAIN[8][29][57]">MAIN[8][29][57]</a></td></tr>

<tr><td>DRP[15] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[15][4]"><a href="#virtex5-CMT-bit-MAIN[1][29][58]">MAIN[1][29][58]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][4]"><a href="#virtex5-CMT-bit-MAIN[8][29][58]">MAIN[8][29][58]</a></td></tr>

<tr><td>DRP[15] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[15][5]"><a href="#virtex5-CMT-bit-MAIN[1][28][58]">MAIN[1][28][58]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][5]"><a href="#virtex5-CMT-bit-MAIN[8][28][58]">MAIN[8][28][58]</a></td></tr>

<tr><td>DRP[15] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[15][6]"><a href="#virtex5-CMT-bit-MAIN[1][28][59]">MAIN[1][28][59]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][6]"><a href="#virtex5-CMT-bit-MAIN[8][28][59]">MAIN[8][28][59]</a></td></tr>

<tr><td>DRP[15] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[15][7]"><a href="#virtex5-CMT-bit-MAIN[1][29][59]">MAIN[1][29][59]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][7]"><a href="#virtex5-CMT-bit-MAIN[8][29][59]">MAIN[8][29][59]</a></td></tr>

<tr><td>DRP[15] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[15][8]"><a href="#virtex5-CMT-bit-MAIN[1][29][60]">MAIN[1][29][60]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][8]"><a href="#virtex5-CMT-bit-MAIN[8][29][60]">MAIN[8][29][60]</a></td></tr>

<tr><td>DRP[15] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[15][9]"><a href="#virtex5-CMT-bit-MAIN[1][28][60]">MAIN[1][28][60]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][9]"><a href="#virtex5-CMT-bit-MAIN[8][28][60]">MAIN[8][28][60]</a></td></tr>

<tr><td>DRP[15] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[15][10]"><a href="#virtex5-CMT-bit-MAIN[1][28][61]">MAIN[1][28][61]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][10]"><a href="#virtex5-CMT-bit-MAIN[8][28][61]">MAIN[8][28][61]</a></td></tr>

<tr><td>DRP[15] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[15][11]"><a href="#virtex5-CMT-bit-MAIN[1][29][61]">MAIN[1][29][61]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][11]"><a href="#virtex5-CMT-bit-MAIN[8][29][61]">MAIN[8][29][61]</a></td></tr>

<tr><td>DRP[15] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[15][12]"><a href="#virtex5-CMT-bit-MAIN[1][29][62]">MAIN[1][29][62]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][12]"><a href="#virtex5-CMT-bit-MAIN[8][29][62]">MAIN[8][29][62]</a></td></tr>

<tr><td>DRP[15] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[15][13]"><a href="#virtex5-CMT-bit-MAIN[1][28][62]">MAIN[1][28][62]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][13]"><a href="#virtex5-CMT-bit-MAIN[8][28][62]">MAIN[8][28][62]</a></td></tr>

<tr><td>DRP[15] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[15][14]"><a href="#virtex5-CMT-bit-MAIN[1][28][63]">MAIN[1][28][63]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][14]"><a href="#virtex5-CMT-bit-MAIN[8][28][63]">MAIN[8][28][63]</a></td></tr>

<tr><td>DRP[15] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[15][15]"><a href="#virtex5-CMT-bit-MAIN[1][29][63]">MAIN[1][29][63]</a></td><td id="virtex5-CMT-DCM[1]-DRP[15][15]"><a href="#virtex5-CMT-bit-MAIN[8][29][63]">MAIN[8][29][63]</a></td></tr>

<tr><td>DRP[16] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[16][0]"><a href="#virtex5-CMT-bit-MAIN[2][29][0]">MAIN[2][29][0]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][0]"><a href="#virtex5-CMT-bit-MAIN[9][29][0]">MAIN[9][29][0]</a></td></tr>

<tr><td>DRP[16] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[16][1]"><a href="#virtex5-CMT-bit-MAIN[2][28][0]">MAIN[2][28][0]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][1]"><a href="#virtex5-CMT-bit-MAIN[9][28][0]">MAIN[9][28][0]</a></td></tr>

<tr><td>DRP[16] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[16][2]"><a href="#virtex5-CMT-bit-MAIN[2][28][1]">MAIN[2][28][1]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][2]"><a href="#virtex5-CMT-bit-MAIN[9][28][1]">MAIN[9][28][1]</a></td></tr>

<tr><td>DRP[16] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[16][3]"><a href="#virtex5-CMT-bit-MAIN[2][29][1]">MAIN[2][29][1]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][3]"><a href="#virtex5-CMT-bit-MAIN[9][29][1]">MAIN[9][29][1]</a></td></tr>

<tr><td>DRP[16] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[16][4]"><a href="#virtex5-CMT-bit-MAIN[2][29][2]">MAIN[2][29][2]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][4]"><a href="#virtex5-CMT-bit-MAIN[9][29][2]">MAIN[9][29][2]</a></td></tr>

<tr><td>DRP[16] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[16][5]"><a href="#virtex5-CMT-bit-MAIN[2][28][2]">MAIN[2][28][2]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][5]"><a href="#virtex5-CMT-bit-MAIN[9][28][2]">MAIN[9][28][2]</a></td></tr>

<tr><td>DRP[16] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[16][6]"><a href="#virtex5-CMT-bit-MAIN[2][28][3]">MAIN[2][28][3]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][6]"><a href="#virtex5-CMT-bit-MAIN[9][28][3]">MAIN[9][28][3]</a></td></tr>

<tr><td>DRP[16] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[16][7]"><a href="#virtex5-CMT-bit-MAIN[2][29][3]">MAIN[2][29][3]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][7]"><a href="#virtex5-CMT-bit-MAIN[9][29][3]">MAIN[9][29][3]</a></td></tr>

<tr><td>DRP[16] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[16][8]"><a href="#virtex5-CMT-bit-MAIN[2][29][4]">MAIN[2][29][4]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][8]"><a href="#virtex5-CMT-bit-MAIN[9][29][4]">MAIN[9][29][4]</a></td></tr>

<tr><td>DRP[16] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[16][9]"><a href="#virtex5-CMT-bit-MAIN[2][28][4]">MAIN[2][28][4]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][9]"><a href="#virtex5-CMT-bit-MAIN[9][28][4]">MAIN[9][28][4]</a></td></tr>

<tr><td>DRP[16] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[16][10]"><a href="#virtex5-CMT-bit-MAIN[2][28][5]">MAIN[2][28][5]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][10]"><a href="#virtex5-CMT-bit-MAIN[9][28][5]">MAIN[9][28][5]</a></td></tr>

<tr><td>DRP[16] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[16][11]"><a href="#virtex5-CMT-bit-MAIN[2][29][5]">MAIN[2][29][5]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][11]"><a href="#virtex5-CMT-bit-MAIN[9][29][5]">MAIN[9][29][5]</a></td></tr>

<tr><td>DRP[16] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[16][12]"><a href="#virtex5-CMT-bit-MAIN[2][29][6]">MAIN[2][29][6]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][12]"><a href="#virtex5-CMT-bit-MAIN[9][29][6]">MAIN[9][29][6]</a></td></tr>

<tr><td>DRP[16] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[16][13]"><a href="#virtex5-CMT-bit-MAIN[2][28][6]">MAIN[2][28][6]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][13]"><a href="#virtex5-CMT-bit-MAIN[9][28][6]">MAIN[9][28][6]</a></td></tr>

<tr><td>DRP[16] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[16][14]"><a href="#virtex5-CMT-bit-MAIN[2][28][7]">MAIN[2][28][7]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][14]"><a href="#virtex5-CMT-bit-MAIN[9][28][7]">MAIN[9][28][7]</a></td></tr>

<tr><td>DRP[16] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[16][15]"><a href="#virtex5-CMT-bit-MAIN[2][29][7]">MAIN[2][29][7]</a></td><td id="virtex5-CMT-DCM[1]-DRP[16][15]"><a href="#virtex5-CMT-bit-MAIN[9][29][7]">MAIN[9][29][7]</a></td></tr>

<tr><td>DRP[17] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[17][0]"><a href="#virtex5-CMT-bit-MAIN[2][29][8]">MAIN[2][29][8]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][0]"><a href="#virtex5-CMT-bit-MAIN[9][29][8]">MAIN[9][29][8]</a></td></tr>

<tr><td>DRP[17] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[17][1]"><a href="#virtex5-CMT-bit-MAIN[2][28][8]">MAIN[2][28][8]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][1]"><a href="#virtex5-CMT-bit-MAIN[9][28][8]">MAIN[9][28][8]</a></td></tr>

<tr><td>DRP[17] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[17][2]"><a href="#virtex5-CMT-bit-MAIN[2][28][9]">MAIN[2][28][9]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][2]"><a href="#virtex5-CMT-bit-MAIN[9][28][9]">MAIN[9][28][9]</a></td></tr>

<tr><td>DRP[17] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[17][3]"><a href="#virtex5-CMT-bit-MAIN[2][29][9]">MAIN[2][29][9]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][3]"><a href="#virtex5-CMT-bit-MAIN[9][29][9]">MAIN[9][29][9]</a></td></tr>

<tr><td>DRP[17] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[17][4]"><a href="#virtex5-CMT-bit-MAIN[2][29][10]">MAIN[2][29][10]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][4]"><a href="#virtex5-CMT-bit-MAIN[9][29][10]">MAIN[9][29][10]</a></td></tr>

<tr><td>DRP[17] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[17][5]"><a href="#virtex5-CMT-bit-MAIN[2][28][10]">MAIN[2][28][10]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][5]"><a href="#virtex5-CMT-bit-MAIN[9][28][10]">MAIN[9][28][10]</a></td></tr>

<tr><td>DRP[17] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[17][6]"><a href="#virtex5-CMT-bit-MAIN[2][28][11]">MAIN[2][28][11]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][6]"><a href="#virtex5-CMT-bit-MAIN[9][28][11]">MAIN[9][28][11]</a></td></tr>

<tr><td>DRP[17] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[17][7]"><a href="#virtex5-CMT-bit-MAIN[2][29][11]">MAIN[2][29][11]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][7]"><a href="#virtex5-CMT-bit-MAIN[9][29][11]">MAIN[9][29][11]</a></td></tr>

<tr><td>DRP[17] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[17][8]"><a href="#virtex5-CMT-bit-MAIN[2][29][12]">MAIN[2][29][12]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][8]"><a href="#virtex5-CMT-bit-MAIN[9][29][12]">MAIN[9][29][12]</a></td></tr>

<tr><td>DRP[17] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[17][9]"><a href="#virtex5-CMT-bit-MAIN[2][28][12]">MAIN[2][28][12]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][9]"><a href="#virtex5-CMT-bit-MAIN[9][28][12]">MAIN[9][28][12]</a></td></tr>

<tr><td>DRP[17] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[17][10]"><a href="#virtex5-CMT-bit-MAIN[2][28][13]">MAIN[2][28][13]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][10]"><a href="#virtex5-CMT-bit-MAIN[9][28][13]">MAIN[9][28][13]</a></td></tr>

<tr><td>DRP[17] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[17][11]"><a href="#virtex5-CMT-bit-MAIN[2][29][13]">MAIN[2][29][13]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][11]"><a href="#virtex5-CMT-bit-MAIN[9][29][13]">MAIN[9][29][13]</a></td></tr>

<tr><td>DRP[17] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[17][12]"><a href="#virtex5-CMT-bit-MAIN[2][29][14]">MAIN[2][29][14]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][12]"><a href="#virtex5-CMT-bit-MAIN[9][29][14]">MAIN[9][29][14]</a></td></tr>

<tr><td>DRP[17] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[17][13]"><a href="#virtex5-CMT-bit-MAIN[2][28][14]">MAIN[2][28][14]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][13]"><a href="#virtex5-CMT-bit-MAIN[9][28][14]">MAIN[9][28][14]</a></td></tr>

<tr><td>DRP[17] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[17][14]"><a href="#virtex5-CMT-bit-MAIN[2][28][15]">MAIN[2][28][15]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][14]"><a href="#virtex5-CMT-bit-MAIN[9][28][15]">MAIN[9][28][15]</a></td></tr>

<tr><td>DRP[17] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[17][15]"><a href="#virtex5-CMT-bit-MAIN[2][29][15]">MAIN[2][29][15]</a></td><td id="virtex5-CMT-DCM[1]-DRP[17][15]"><a href="#virtex5-CMT-bit-MAIN[9][29][15]">MAIN[9][29][15]</a></td></tr>

<tr><td>DRP[18] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[18][0]"><a href="#virtex5-CMT-bit-MAIN[2][29][16]">MAIN[2][29][16]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][0]"><a href="#virtex5-CMT-bit-MAIN[9][29][16]">MAIN[9][29][16]</a></td></tr>

<tr><td>DRP[18] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[18][1]"><a href="#virtex5-CMT-bit-MAIN[2][28][16]">MAIN[2][28][16]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][1]"><a href="#virtex5-CMT-bit-MAIN[9][28][16]">MAIN[9][28][16]</a></td></tr>

<tr><td>DRP[18] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[18][2]"><a href="#virtex5-CMT-bit-MAIN[2][28][17]">MAIN[2][28][17]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][2]"><a href="#virtex5-CMT-bit-MAIN[9][28][17]">MAIN[9][28][17]</a></td></tr>

<tr><td>DRP[18] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[18][3]"><a href="#virtex5-CMT-bit-MAIN[2][29][17]">MAIN[2][29][17]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][3]"><a href="#virtex5-CMT-bit-MAIN[9][29][17]">MAIN[9][29][17]</a></td></tr>

<tr><td>DRP[18] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[18][4]"><a href="#virtex5-CMT-bit-MAIN[2][29][18]">MAIN[2][29][18]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][4]"><a href="#virtex5-CMT-bit-MAIN[9][29][18]">MAIN[9][29][18]</a></td></tr>

<tr><td>DRP[18] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[18][5]"><a href="#virtex5-CMT-bit-MAIN[2][28][18]">MAIN[2][28][18]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][5]"><a href="#virtex5-CMT-bit-MAIN[9][28][18]">MAIN[9][28][18]</a></td></tr>

<tr><td>DRP[18] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[18][6]"><a href="#virtex5-CMT-bit-MAIN[2][28][19]">MAIN[2][28][19]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][6]"><a href="#virtex5-CMT-bit-MAIN[9][28][19]">MAIN[9][28][19]</a></td></tr>

<tr><td>DRP[18] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[18][7]"><a href="#virtex5-CMT-bit-MAIN[2][29][19]">MAIN[2][29][19]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][7]"><a href="#virtex5-CMT-bit-MAIN[9][29][19]">MAIN[9][29][19]</a></td></tr>

<tr><td>DRP[18] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[18][8]"><a href="#virtex5-CMT-bit-MAIN[2][29][20]">MAIN[2][29][20]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][8]"><a href="#virtex5-CMT-bit-MAIN[9][29][20]">MAIN[9][29][20]</a></td></tr>

<tr><td>DRP[18] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[18][9]"><a href="#virtex5-CMT-bit-MAIN[2][28][20]">MAIN[2][28][20]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][9]"><a href="#virtex5-CMT-bit-MAIN[9][28][20]">MAIN[9][28][20]</a></td></tr>

<tr><td>DRP[18] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[18][10]"><a href="#virtex5-CMT-bit-MAIN[2][28][21]">MAIN[2][28][21]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][10]"><a href="#virtex5-CMT-bit-MAIN[9][28][21]">MAIN[9][28][21]</a></td></tr>

<tr><td>DRP[18] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[18][11]"><a href="#virtex5-CMT-bit-MAIN[2][29][21]">MAIN[2][29][21]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][11]"><a href="#virtex5-CMT-bit-MAIN[9][29][21]">MAIN[9][29][21]</a></td></tr>

<tr><td>DRP[18] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[18][12]"><a href="#virtex5-CMT-bit-MAIN[2][29][22]">MAIN[2][29][22]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][12]"><a href="#virtex5-CMT-bit-MAIN[9][29][22]">MAIN[9][29][22]</a></td></tr>

<tr><td>DRP[18] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[18][13]"><a href="#virtex5-CMT-bit-MAIN[2][28][22]">MAIN[2][28][22]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][13]"><a href="#virtex5-CMT-bit-MAIN[9][28][22]">MAIN[9][28][22]</a></td></tr>

<tr><td>DRP[18] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[18][14]"><a href="#virtex5-CMT-bit-MAIN[2][28][23]">MAIN[2][28][23]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][14]"><a href="#virtex5-CMT-bit-MAIN[9][28][23]">MAIN[9][28][23]</a></td></tr>

<tr><td>DRP[18] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[18][15]"><a href="#virtex5-CMT-bit-MAIN[2][29][23]">MAIN[2][29][23]</a></td><td id="virtex5-CMT-DCM[1]-DRP[18][15]"><a href="#virtex5-CMT-bit-MAIN[9][29][23]">MAIN[9][29][23]</a></td></tr>

<tr><td>DRP[19] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[19][0]"><a href="#virtex5-CMT-bit-MAIN[2][29][24]">MAIN[2][29][24]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][0]"><a href="#virtex5-CMT-bit-MAIN[9][29][24]">MAIN[9][29][24]</a></td></tr>

<tr><td>DRP[19] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[19][1]"><a href="#virtex5-CMT-bit-MAIN[2][28][24]">MAIN[2][28][24]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][1]"><a href="#virtex5-CMT-bit-MAIN[9][28][24]">MAIN[9][28][24]</a></td></tr>

<tr><td>DRP[19] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[19][2]"><a href="#virtex5-CMT-bit-MAIN[2][28][25]">MAIN[2][28][25]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][2]"><a href="#virtex5-CMT-bit-MAIN[9][28][25]">MAIN[9][28][25]</a></td></tr>

<tr><td>DRP[19] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[19][3]"><a href="#virtex5-CMT-bit-MAIN[2][29][25]">MAIN[2][29][25]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][3]"><a href="#virtex5-CMT-bit-MAIN[9][29][25]">MAIN[9][29][25]</a></td></tr>

<tr><td>DRP[19] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[19][4]"><a href="#virtex5-CMT-bit-MAIN[2][29][26]">MAIN[2][29][26]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][4]"><a href="#virtex5-CMT-bit-MAIN[9][29][26]">MAIN[9][29][26]</a></td></tr>

<tr><td>DRP[19] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[19][5]"><a href="#virtex5-CMT-bit-MAIN[2][28][26]">MAIN[2][28][26]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][5]"><a href="#virtex5-CMT-bit-MAIN[9][28][26]">MAIN[9][28][26]</a></td></tr>

<tr><td>DRP[19] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[19][6]"><a href="#virtex5-CMT-bit-MAIN[2][28][27]">MAIN[2][28][27]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][6]"><a href="#virtex5-CMT-bit-MAIN[9][28][27]">MAIN[9][28][27]</a></td></tr>

<tr><td>DRP[19] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[19][7]"><a href="#virtex5-CMT-bit-MAIN[2][29][27]">MAIN[2][29][27]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][7]"><a href="#virtex5-CMT-bit-MAIN[9][29][27]">MAIN[9][29][27]</a></td></tr>

<tr><td>DRP[19] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[19][8]"><a href="#virtex5-CMT-bit-MAIN[2][29][28]">MAIN[2][29][28]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][8]"><a href="#virtex5-CMT-bit-MAIN[9][29][28]">MAIN[9][29][28]</a></td></tr>

<tr><td>DRP[19] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[19][9]"><a href="#virtex5-CMT-bit-MAIN[2][28][28]">MAIN[2][28][28]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][9]"><a href="#virtex5-CMT-bit-MAIN[9][28][28]">MAIN[9][28][28]</a></td></tr>

<tr><td>DRP[19] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[19][10]"><a href="#virtex5-CMT-bit-MAIN[2][28][29]">MAIN[2][28][29]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][10]"><a href="#virtex5-CMT-bit-MAIN[9][28][29]">MAIN[9][28][29]</a></td></tr>

<tr><td>DRP[19] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[19][11]"><a href="#virtex5-CMT-bit-MAIN[2][29][29]">MAIN[2][29][29]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][11]"><a href="#virtex5-CMT-bit-MAIN[9][29][29]">MAIN[9][29][29]</a></td></tr>

<tr><td>DRP[19] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[19][12]"><a href="#virtex5-CMT-bit-MAIN[2][29][30]">MAIN[2][29][30]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][12]"><a href="#virtex5-CMT-bit-MAIN[9][29][30]">MAIN[9][29][30]</a></td></tr>

<tr><td>DRP[19] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[19][13]"><a href="#virtex5-CMT-bit-MAIN[2][28][30]">MAIN[2][28][30]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][13]"><a href="#virtex5-CMT-bit-MAIN[9][28][30]">MAIN[9][28][30]</a></td></tr>

<tr><td>DRP[19] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[19][14]"><a href="#virtex5-CMT-bit-MAIN[2][28][31]">MAIN[2][28][31]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][14]"><a href="#virtex5-CMT-bit-MAIN[9][28][31]">MAIN[9][28][31]</a></td></tr>

<tr><td>DRP[19] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[19][15]"><a href="#virtex5-CMT-bit-MAIN[2][29][31]">MAIN[2][29][31]</a></td><td id="virtex5-CMT-DCM[1]-DRP[19][15]"><a href="#virtex5-CMT-bit-MAIN[9][29][31]">MAIN[9][29][31]</a></td></tr>

<tr><td>DRP[20] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[20][0]"><a href="#virtex5-CMT-bit-MAIN[2][29][32]">MAIN[2][29][32]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][0]"><a href="#virtex5-CMT-bit-MAIN[9][29][32]">MAIN[9][29][32]</a></td></tr>

<tr><td>DRP[20] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[20][1]"><a href="#virtex5-CMT-bit-MAIN[2][28][32]">MAIN[2][28][32]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][1]"><a href="#virtex5-CMT-bit-MAIN[9][28][32]">MAIN[9][28][32]</a></td></tr>

<tr><td>DRP[20] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[20][2]"><a href="#virtex5-CMT-bit-MAIN[2][28][33]">MAIN[2][28][33]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][2]"><a href="#virtex5-CMT-bit-MAIN[9][28][33]">MAIN[9][28][33]</a></td></tr>

<tr><td>DRP[20] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[20][3]"><a href="#virtex5-CMT-bit-MAIN[2][29][33]">MAIN[2][29][33]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][3]"><a href="#virtex5-CMT-bit-MAIN[9][29][33]">MAIN[9][29][33]</a></td></tr>

<tr><td>DRP[20] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[20][4]"><a href="#virtex5-CMT-bit-MAIN[2][29][34]">MAIN[2][29][34]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][4]"><a href="#virtex5-CMT-bit-MAIN[9][29][34]">MAIN[9][29][34]</a></td></tr>

<tr><td>DRP[20] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[20][5]"><a href="#virtex5-CMT-bit-MAIN[2][28][34]">MAIN[2][28][34]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][5]"><a href="#virtex5-CMT-bit-MAIN[9][28][34]">MAIN[9][28][34]</a></td></tr>

<tr><td>DRP[20] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[20][6]"><a href="#virtex5-CMT-bit-MAIN[2][28][35]">MAIN[2][28][35]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][6]"><a href="#virtex5-CMT-bit-MAIN[9][28][35]">MAIN[9][28][35]</a></td></tr>

<tr><td>DRP[20] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[20][7]"><a href="#virtex5-CMT-bit-MAIN[2][29][35]">MAIN[2][29][35]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][7]"><a href="#virtex5-CMT-bit-MAIN[9][29][35]">MAIN[9][29][35]</a></td></tr>

<tr><td>DRP[20] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[20][8]"><a href="#virtex5-CMT-bit-MAIN[2][29][36]">MAIN[2][29][36]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][8]"><a href="#virtex5-CMT-bit-MAIN[9][29][36]">MAIN[9][29][36]</a></td></tr>

<tr><td>DRP[20] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[20][9]"><a href="#virtex5-CMT-bit-MAIN[2][28][36]">MAIN[2][28][36]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][9]"><a href="#virtex5-CMT-bit-MAIN[9][28][36]">MAIN[9][28][36]</a></td></tr>

<tr><td>DRP[20] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[20][10]"><a href="#virtex5-CMT-bit-MAIN[2][28][37]">MAIN[2][28][37]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][10]"><a href="#virtex5-CMT-bit-MAIN[9][28][37]">MAIN[9][28][37]</a></td></tr>

<tr><td>DRP[20] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[20][11]"><a href="#virtex5-CMT-bit-MAIN[2][29][37]">MAIN[2][29][37]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][11]"><a href="#virtex5-CMT-bit-MAIN[9][29][37]">MAIN[9][29][37]</a></td></tr>

<tr><td>DRP[20] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[20][12]"><a href="#virtex5-CMT-bit-MAIN[2][29][38]">MAIN[2][29][38]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][12]"><a href="#virtex5-CMT-bit-MAIN[9][29][38]">MAIN[9][29][38]</a></td></tr>

<tr><td>DRP[20] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[20][13]"><a href="#virtex5-CMT-bit-MAIN[2][28][38]">MAIN[2][28][38]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][13]"><a href="#virtex5-CMT-bit-MAIN[9][28][38]">MAIN[9][28][38]</a></td></tr>

<tr><td>DRP[20] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[20][14]"><a href="#virtex5-CMT-bit-MAIN[2][28][39]">MAIN[2][28][39]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][14]"><a href="#virtex5-CMT-bit-MAIN[9][28][39]">MAIN[9][28][39]</a></td></tr>

<tr><td>DRP[20] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[20][15]"><a href="#virtex5-CMT-bit-MAIN[2][29][39]">MAIN[2][29][39]</a></td><td id="virtex5-CMT-DCM[1]-DRP[20][15]"><a href="#virtex5-CMT-bit-MAIN[9][29][39]">MAIN[9][29][39]</a></td></tr>

<tr><td>DRP[21] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[21][0]"><a href="#virtex5-CMT-bit-MAIN[2][29][40]">MAIN[2][29][40]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][0]"><a href="#virtex5-CMT-bit-MAIN[9][29][40]">MAIN[9][29][40]</a></td></tr>

<tr><td>DRP[21] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[21][1]"><a href="#virtex5-CMT-bit-MAIN[2][28][40]">MAIN[2][28][40]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][1]"><a href="#virtex5-CMT-bit-MAIN[9][28][40]">MAIN[9][28][40]</a></td></tr>

<tr><td>DRP[21] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[21][2]"><a href="#virtex5-CMT-bit-MAIN[2][28][41]">MAIN[2][28][41]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][2]"><a href="#virtex5-CMT-bit-MAIN[9][28][41]">MAIN[9][28][41]</a></td></tr>

<tr><td>DRP[21] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[21][3]"><a href="#virtex5-CMT-bit-MAIN[2][29][41]">MAIN[2][29][41]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][3]"><a href="#virtex5-CMT-bit-MAIN[9][29][41]">MAIN[9][29][41]</a></td></tr>

<tr><td>DRP[21] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[21][4]"><a href="#virtex5-CMT-bit-MAIN[2][29][42]">MAIN[2][29][42]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][4]"><a href="#virtex5-CMT-bit-MAIN[9][29][42]">MAIN[9][29][42]</a></td></tr>

<tr><td>DRP[21] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[21][5]"><a href="#virtex5-CMT-bit-MAIN[2][28][42]">MAIN[2][28][42]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][5]"><a href="#virtex5-CMT-bit-MAIN[9][28][42]">MAIN[9][28][42]</a></td></tr>

<tr><td>DRP[21] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[21][6]"><a href="#virtex5-CMT-bit-MAIN[2][28][43]">MAIN[2][28][43]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][6]"><a href="#virtex5-CMT-bit-MAIN[9][28][43]">MAIN[9][28][43]</a></td></tr>

<tr><td>DRP[21] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[21][7]"><a href="#virtex5-CMT-bit-MAIN[2][29][43]">MAIN[2][29][43]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][7]"><a href="#virtex5-CMT-bit-MAIN[9][29][43]">MAIN[9][29][43]</a></td></tr>

<tr><td>DRP[21] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[21][8]"><a href="#virtex5-CMT-bit-MAIN[2][29][44]">MAIN[2][29][44]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][8]"><a href="#virtex5-CMT-bit-MAIN[9][29][44]">MAIN[9][29][44]</a></td></tr>

<tr><td>DRP[21] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[21][9]"><a href="#virtex5-CMT-bit-MAIN[2][28][44]">MAIN[2][28][44]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][9]"><a href="#virtex5-CMT-bit-MAIN[9][28][44]">MAIN[9][28][44]</a></td></tr>

<tr><td>DRP[21] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[21][10]"><a href="#virtex5-CMT-bit-MAIN[2][28][45]">MAIN[2][28][45]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][10]"><a href="#virtex5-CMT-bit-MAIN[9][28][45]">MAIN[9][28][45]</a></td></tr>

<tr><td>DRP[21] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[21][11]"><a href="#virtex5-CMT-bit-MAIN[2][29][45]">MAIN[2][29][45]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][11]"><a href="#virtex5-CMT-bit-MAIN[9][29][45]">MAIN[9][29][45]</a></td></tr>

<tr><td>DRP[21] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[21][12]"><a href="#virtex5-CMT-bit-MAIN[2][29][46]">MAIN[2][29][46]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][12]"><a href="#virtex5-CMT-bit-MAIN[9][29][46]">MAIN[9][29][46]</a></td></tr>

<tr><td>DRP[21] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[21][13]"><a href="#virtex5-CMT-bit-MAIN[2][28][46]">MAIN[2][28][46]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][13]"><a href="#virtex5-CMT-bit-MAIN[9][28][46]">MAIN[9][28][46]</a></td></tr>

<tr><td>DRP[21] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[21][14]"><a href="#virtex5-CMT-bit-MAIN[2][28][47]">MAIN[2][28][47]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][14]"><a href="#virtex5-CMT-bit-MAIN[9][28][47]">MAIN[9][28][47]</a></td></tr>

<tr><td>DRP[21] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[21][15]"><a href="#virtex5-CMT-bit-MAIN[2][29][47]">MAIN[2][29][47]</a></td><td id="virtex5-CMT-DCM[1]-DRP[21][15]"><a href="#virtex5-CMT-bit-MAIN[9][29][47]">MAIN[9][29][47]</a></td></tr>

<tr><td>DRP[22] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[22][0]"><a href="#virtex5-CMT-bit-MAIN[2][29][48]">MAIN[2][29][48]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][0]"><a href="#virtex5-CMT-bit-MAIN[9][29][48]">MAIN[9][29][48]</a></td></tr>

<tr><td>DRP[22] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[22][1]"><a href="#virtex5-CMT-bit-MAIN[2][28][48]">MAIN[2][28][48]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][1]"><a href="#virtex5-CMT-bit-MAIN[9][28][48]">MAIN[9][28][48]</a></td></tr>

<tr><td>DRP[22] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[22][2]"><a href="#virtex5-CMT-bit-MAIN[2][28][49]">MAIN[2][28][49]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][2]"><a href="#virtex5-CMT-bit-MAIN[9][28][49]">MAIN[9][28][49]</a></td></tr>

<tr><td>DRP[22] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[22][3]"><a href="#virtex5-CMT-bit-MAIN[2][29][49]">MAIN[2][29][49]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][3]"><a href="#virtex5-CMT-bit-MAIN[9][29][49]">MAIN[9][29][49]</a></td></tr>

<tr><td>DRP[22] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[22][4]"><a href="#virtex5-CMT-bit-MAIN[2][29][50]">MAIN[2][29][50]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][4]"><a href="#virtex5-CMT-bit-MAIN[9][29][50]">MAIN[9][29][50]</a></td></tr>

<tr><td>DRP[22] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[22][5]"><a href="#virtex5-CMT-bit-MAIN[2][28][50]">MAIN[2][28][50]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][5]"><a href="#virtex5-CMT-bit-MAIN[9][28][50]">MAIN[9][28][50]</a></td></tr>

<tr><td>DRP[22] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[22][6]"><a href="#virtex5-CMT-bit-MAIN[2][28][51]">MAIN[2][28][51]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][6]"><a href="#virtex5-CMT-bit-MAIN[9][28][51]">MAIN[9][28][51]</a></td></tr>

<tr><td>DRP[22] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[22][7]"><a href="#virtex5-CMT-bit-MAIN[2][29][51]">MAIN[2][29][51]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][7]"><a href="#virtex5-CMT-bit-MAIN[9][29][51]">MAIN[9][29][51]</a></td></tr>

<tr><td>DRP[22] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[22][8]"><a href="#virtex5-CMT-bit-MAIN[2][29][52]">MAIN[2][29][52]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][8]"><a href="#virtex5-CMT-bit-MAIN[9][29][52]">MAIN[9][29][52]</a></td></tr>

<tr><td>DRP[22] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[22][9]"><a href="#virtex5-CMT-bit-MAIN[2][28][52]">MAIN[2][28][52]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][9]"><a href="#virtex5-CMT-bit-MAIN[9][28][52]">MAIN[9][28][52]</a></td></tr>

<tr><td>DRP[22] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[22][10]"><a href="#virtex5-CMT-bit-MAIN[2][28][53]">MAIN[2][28][53]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][10]"><a href="#virtex5-CMT-bit-MAIN[9][28][53]">MAIN[9][28][53]</a></td></tr>

<tr><td>DRP[22] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[22][11]"><a href="#virtex5-CMT-bit-MAIN[2][29][53]">MAIN[2][29][53]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][11]"><a href="#virtex5-CMT-bit-MAIN[9][29][53]">MAIN[9][29][53]</a></td></tr>

<tr><td>DRP[22] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[22][12]"><a href="#virtex5-CMT-bit-MAIN[2][29][54]">MAIN[2][29][54]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][12]"><a href="#virtex5-CMT-bit-MAIN[9][29][54]">MAIN[9][29][54]</a></td></tr>

<tr><td>DRP[22] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[22][13]"><a href="#virtex5-CMT-bit-MAIN[2][28][54]">MAIN[2][28][54]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][13]"><a href="#virtex5-CMT-bit-MAIN[9][28][54]">MAIN[9][28][54]</a></td></tr>

<tr><td>DRP[22] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[22][14]"><a href="#virtex5-CMT-bit-MAIN[2][28][55]">MAIN[2][28][55]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][14]"><a href="#virtex5-CMT-bit-MAIN[9][28][55]">MAIN[9][28][55]</a></td></tr>

<tr><td>DRP[22] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[22][15]"><a href="#virtex5-CMT-bit-MAIN[2][29][55]">MAIN[2][29][55]</a></td><td id="virtex5-CMT-DCM[1]-DRP[22][15]"><a href="#virtex5-CMT-bit-MAIN[9][29][55]">MAIN[9][29][55]</a></td></tr>

<tr><td>DRP[23] bit 0</td><td id="virtex5-CMT-DCM[0]-DRP[23][0]"><a href="#virtex5-CMT-bit-MAIN[2][29][56]">MAIN[2][29][56]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][0]"><a href="#virtex5-CMT-bit-MAIN[9][29][56]">MAIN[9][29][56]</a></td></tr>

<tr><td>DRP[23] bit 1</td><td id="virtex5-CMT-DCM[0]-DRP[23][1]"><a href="#virtex5-CMT-bit-MAIN[2][28][56]">MAIN[2][28][56]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][1]"><a href="#virtex5-CMT-bit-MAIN[9][28][56]">MAIN[9][28][56]</a></td></tr>

<tr><td>DRP[23] bit 2</td><td id="virtex5-CMT-DCM[0]-DRP[23][2]"><a href="#virtex5-CMT-bit-MAIN[2][28][57]">MAIN[2][28][57]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][2]"><a href="#virtex5-CMT-bit-MAIN[9][28][57]">MAIN[9][28][57]</a></td></tr>

<tr><td>DRP[23] bit 3</td><td id="virtex5-CMT-DCM[0]-DRP[23][3]"><a href="#virtex5-CMT-bit-MAIN[2][29][57]">MAIN[2][29][57]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][3]"><a href="#virtex5-CMT-bit-MAIN[9][29][57]">MAIN[9][29][57]</a></td></tr>

<tr><td>DRP[23] bit 4</td><td id="virtex5-CMT-DCM[0]-DRP[23][4]"><a href="#virtex5-CMT-bit-MAIN[2][29][58]">MAIN[2][29][58]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][4]"><a href="#virtex5-CMT-bit-MAIN[9][29][58]">MAIN[9][29][58]</a></td></tr>

<tr><td>DRP[23] bit 5</td><td id="virtex5-CMT-DCM[0]-DRP[23][5]"><a href="#virtex5-CMT-bit-MAIN[2][28][58]">MAIN[2][28][58]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][5]"><a href="#virtex5-CMT-bit-MAIN[9][28][58]">MAIN[9][28][58]</a></td></tr>

<tr><td>DRP[23] bit 6</td><td id="virtex5-CMT-DCM[0]-DRP[23][6]"><a href="#virtex5-CMT-bit-MAIN[2][28][59]">MAIN[2][28][59]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][6]"><a href="#virtex5-CMT-bit-MAIN[9][28][59]">MAIN[9][28][59]</a></td></tr>

<tr><td>DRP[23] bit 7</td><td id="virtex5-CMT-DCM[0]-DRP[23][7]"><a href="#virtex5-CMT-bit-MAIN[2][29][59]">MAIN[2][29][59]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][7]"><a href="#virtex5-CMT-bit-MAIN[9][29][59]">MAIN[9][29][59]</a></td></tr>

<tr><td>DRP[23] bit 8</td><td id="virtex5-CMT-DCM[0]-DRP[23][8]"><a href="#virtex5-CMT-bit-MAIN[2][29][60]">MAIN[2][29][60]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][8]"><a href="#virtex5-CMT-bit-MAIN[9][29][60]">MAIN[9][29][60]</a></td></tr>

<tr><td>DRP[23] bit 9</td><td id="virtex5-CMT-DCM[0]-DRP[23][9]"><a href="#virtex5-CMT-bit-MAIN[2][28][60]">MAIN[2][28][60]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][9]"><a href="#virtex5-CMT-bit-MAIN[9][28][60]">MAIN[9][28][60]</a></td></tr>

<tr><td>DRP[23] bit 10</td><td id="virtex5-CMT-DCM[0]-DRP[23][10]"><a href="#virtex5-CMT-bit-MAIN[2][28][61]">MAIN[2][28][61]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][10]"><a href="#virtex5-CMT-bit-MAIN[9][28][61]">MAIN[9][28][61]</a></td></tr>

<tr><td>DRP[23] bit 11</td><td id="virtex5-CMT-DCM[0]-DRP[23][11]"><a href="#virtex5-CMT-bit-MAIN[2][29][61]">MAIN[2][29][61]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][11]"><a href="#virtex5-CMT-bit-MAIN[9][29][61]">MAIN[9][29][61]</a></td></tr>

<tr><td>DRP[23] bit 12</td><td id="virtex5-CMT-DCM[0]-DRP[23][12]"><a href="#virtex5-CMT-bit-MAIN[2][29][62]">MAIN[2][29][62]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][12]"><a href="#virtex5-CMT-bit-MAIN[9][29][62]">MAIN[9][29][62]</a></td></tr>

<tr><td>DRP[23] bit 13</td><td id="virtex5-CMT-DCM[0]-DRP[23][13]"><a href="#virtex5-CMT-bit-MAIN[2][28][62]">MAIN[2][28][62]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][13]"><a href="#virtex5-CMT-bit-MAIN[9][28][62]">MAIN[9][28][62]</a></td></tr>

<tr><td>DRP[23] bit 14</td><td id="virtex5-CMT-DCM[0]-DRP[23][14]"><a href="#virtex5-CMT-bit-MAIN[2][28][63]">MAIN[2][28][63]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][14]"><a href="#virtex5-CMT-bit-MAIN[9][28][63]">MAIN[9][28][63]</a></td></tr>

<tr><td>DRP[23] bit 15</td><td id="virtex5-CMT-DCM[0]-DRP[23][15]"><a href="#virtex5-CMT-bit-MAIN[2][29][63]">MAIN[2][29][63]</a></td><td id="virtex5-CMT-DCM[1]-DRP[23][15]"><a href="#virtex5-CMT-bit-MAIN[9][29][63]">MAIN[9][29][63]</a></td></tr>

<tr><td>OUT_CLK0_ENABLE</td><td id="virtex5-CMT-DCM[0]-OUT_CLK0_ENABLE"><a href="#virtex5-CMT-bit-MAIN[2][29][34]">MAIN[2][29][34]</a></td><td id="virtex5-CMT-DCM[1]-OUT_CLK0_ENABLE"><a href="#virtex5-CMT-bit-MAIN[9][29][34]">MAIN[9][29][34]</a></td></tr>

<tr><td>OUT_CLK90_ENABLE</td><td id="virtex5-CMT-DCM[0]-OUT_CLK90_ENABLE"><a href="#virtex5-CMT-bit-MAIN[2][28][34]">MAIN[2][28][34]</a></td><td id="virtex5-CMT-DCM[1]-OUT_CLK90_ENABLE"><a href="#virtex5-CMT-bit-MAIN[9][28][34]">MAIN[9][28][34]</a></td></tr>

<tr><td>OUT_CLK180_ENABLE</td><td id="virtex5-CMT-DCM[0]-OUT_CLK180_ENABLE"><a href="#virtex5-CMT-bit-MAIN[2][28][35]">MAIN[2][28][35]</a></td><td id="virtex5-CMT-DCM[1]-OUT_CLK180_ENABLE"><a href="#virtex5-CMT-bit-MAIN[9][28][35]">MAIN[9][28][35]</a></td></tr>

<tr><td>OUT_CLK270_ENABLE</td><td id="virtex5-CMT-DCM[0]-OUT_CLK270_ENABLE"><a href="#virtex5-CMT-bit-MAIN[2][29][35]">MAIN[2][29][35]</a></td><td id="virtex5-CMT-DCM[1]-OUT_CLK270_ENABLE"><a href="#virtex5-CMT-bit-MAIN[9][29][35]">MAIN[9][29][35]</a></td></tr>

<tr><td>OUT_CLK2X_ENABLE</td><td id="virtex5-CMT-DCM[0]-OUT_CLK2X_ENABLE"><a href="#virtex5-CMT-bit-MAIN[2][29][36]">MAIN[2][29][36]</a></td><td id="virtex5-CMT-DCM[1]-OUT_CLK2X_ENABLE"><a href="#virtex5-CMT-bit-MAIN[9][29][36]">MAIN[9][29][36]</a></td></tr>

<tr><td>OUT_CLK2X180_ENABLE</td><td id="virtex5-CMT-DCM[0]-OUT_CLK2X180_ENABLE"><a href="#virtex5-CMT-bit-MAIN[2][28][36]">MAIN[2][28][36]</a></td><td id="virtex5-CMT-DCM[1]-OUT_CLK2X180_ENABLE"><a href="#virtex5-CMT-bit-MAIN[9][28][36]">MAIN[9][28][36]</a></td></tr>

<tr><td>OUT_CLKDV_ENABLE</td><td id="virtex5-CMT-DCM[0]-OUT_CLKDV_ENABLE"><a href="#virtex5-CMT-bit-MAIN[2][28][37]">MAIN[2][28][37]</a></td><td id="virtex5-CMT-DCM[1]-OUT_CLKDV_ENABLE"><a href="#virtex5-CMT-bit-MAIN[9][28][37]">MAIN[9][28][37]</a></td></tr>

<tr><td>OUT_CLKFX_ENABLE</td><td id="virtex5-CMT-DCM[0]-OUT_CLKFX_ENABLE"><a href="#virtex5-CMT-bit-MAIN[0][29][56]">MAIN[0][29][56]</a></td><td id="virtex5-CMT-DCM[1]-OUT_CLKFX_ENABLE"><a href="#virtex5-CMT-bit-MAIN[7][29][56]">MAIN[7][29][56]</a></td></tr>

<tr><td>OUT_CLKFX180_ENABLE</td><td id="virtex5-CMT-DCM[0]-OUT_CLKFX180_ENABLE"><a href="#virtex5-CMT-bit-MAIN[0][28][56]">MAIN[0][28][56]</a></td><td id="virtex5-CMT-DCM[1]-OUT_CLKFX180_ENABLE"><a href="#virtex5-CMT-bit-MAIN[7][28][56]">MAIN[7][28][56]</a></td></tr>

<tr><td>OUT_CONCUR_ENABLE</td><td id="virtex5-CMT-DCM[0]-OUT_CONCUR_ENABLE"><a href="#virtex5-CMT-bit-MAIN[0][28][57]">MAIN[0][28][57]</a></td><td id="virtex5-CMT-DCM[1]-OUT_CONCUR_ENABLE"><a href="#virtex5-CMT-bit-MAIN[7][28][57]">MAIN[7][28][57]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 0</td><td id="virtex5-CMT-DCM[0]-CLKDV_COUNT_MAX[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][24]">MAIN[2][29][24]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_COUNT_MAX[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][24]">MAIN[9][29][24]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 1</td><td id="virtex5-CMT-DCM[0]-CLKDV_COUNT_MAX[1]"><a href="#virtex5-CMT-bit-MAIN[2][28][24]">MAIN[2][28][24]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_COUNT_MAX[1]"><a href="#virtex5-CMT-bit-MAIN[9][28][24]">MAIN[9][28][24]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 2</td><td id="virtex5-CMT-DCM[0]-CLKDV_COUNT_MAX[2]"><a href="#virtex5-CMT-bit-MAIN[2][28][25]">MAIN[2][28][25]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_COUNT_MAX[2]"><a href="#virtex5-CMT-bit-MAIN[9][28][25]">MAIN[9][28][25]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 3</td><td id="virtex5-CMT-DCM[0]-CLKDV_COUNT_MAX[3]"><a href="#virtex5-CMT-bit-MAIN[2][29][25]">MAIN[2][29][25]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_COUNT_MAX[3]"><a href="#virtex5-CMT-bit-MAIN[9][29][25]">MAIN[9][29][25]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 0</td><td id="virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][26]">MAIN[2][29][26]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][26]">MAIN[9][29][26]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 1</td><td id="virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL[1]"><a href="#virtex5-CMT-bit-MAIN[2][28][26]">MAIN[2][28][26]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL[1]"><a href="#virtex5-CMT-bit-MAIN[9][28][26]">MAIN[9][28][26]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 2</td><td id="virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL[2]"><a href="#virtex5-CMT-bit-MAIN[2][28][27]">MAIN[2][28][27]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL[2]"><a href="#virtex5-CMT-bit-MAIN[9][28][27]">MAIN[9][28][27]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 3</td><td id="virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL[3]"><a href="#virtex5-CMT-bit-MAIN[2][29][27]">MAIN[2][29][27]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL[3]"><a href="#virtex5-CMT-bit-MAIN[9][29][27]">MAIN[9][29][27]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 0</td><td id="virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL_2[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][28]">MAIN[2][29][28]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL_2[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][28]">MAIN[9][29][28]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 1</td><td id="virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL_2[1]"><a href="#virtex5-CMT-bit-MAIN[2][28][28]">MAIN[2][28][28]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL_2[1]"><a href="#virtex5-CMT-bit-MAIN[9][28][28]">MAIN[9][28][28]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 2</td><td id="virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL_2[2]"><a href="#virtex5-CMT-bit-MAIN[2][28][29]">MAIN[2][28][29]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL_2[2]"><a href="#virtex5-CMT-bit-MAIN[9][28][29]">MAIN[9][28][29]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 3</td><td id="virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL_2[3]"><a href="#virtex5-CMT-bit-MAIN[2][29][29]">MAIN[2][29][29]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL_2[3]"><a href="#virtex5-CMT-bit-MAIN[9][29][29]">MAIN[9][29][29]</a></td></tr>

<tr><td>CLKDV_PHASE_RISE bit 0</td><td id="virtex5-CMT-DCM[0]-CLKDV_PHASE_RISE[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][30]">MAIN[2][29][30]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_PHASE_RISE[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][30]">MAIN[9][29][30]</a></td></tr>

<tr><td>CLKDV_PHASE_RISE bit 1</td><td id="virtex5-CMT-DCM[0]-CLKDV_PHASE_RISE[1]"><a href="#virtex5-CMT-bit-MAIN[2][28][30]">MAIN[2][28][30]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_PHASE_RISE[1]"><a href="#virtex5-CMT-bit-MAIN[9][28][30]">MAIN[9][28][30]</a></td></tr>

<tr><td>CLKDV_PHASE_FALL bit 0</td><td id="virtex5-CMT-DCM[0]-CLKDV_PHASE_FALL[0]"><a href="#virtex5-CMT-bit-MAIN[2][28][31]">MAIN[2][28][31]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_PHASE_FALL[0]"><a href="#virtex5-CMT-bit-MAIN[9][28][31]">MAIN[9][28][31]</a></td></tr>

<tr><td>CLKDV_PHASE_FALL bit 1</td><td id="virtex5-CMT-DCM[0]-CLKDV_PHASE_FALL[1]"><a href="#virtex5-CMT-bit-MAIN[2][29][31]">MAIN[2][29][31]</a></td><td id="virtex5-CMT-DCM[1]-CLKDV_PHASE_FALL[1]"><a href="#virtex5-CMT-bit-MAIN[9][29][31]">MAIN[9][29][31]</a></td></tr>

<tr><td>CLKDV_MODE</td><td><a href="#virtex5-CMT-DCM[0]-CLKDV_MODE">[enum: DCM_CLKDV_MODE]</a></td><td><a href="#virtex5-CMT-DCM[1]-CLKDV_MODE">[enum: DCM_CLKDV_MODE]</a></td></tr>

<tr><td>STARTUP_WAIT</td><td id="virtex5-CMT-DCM[0]-STARTUP_WAIT"><a href="#virtex5-CMT-bit-MAIN[2][28][57]">MAIN[2][28][57]</a></td><td id="virtex5-CMT-DCM[1]-STARTUP_WAIT"><a href="#virtex5-CMT-bit-MAIN[9][28][57]">MAIN[9][28][57]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 0</td><td id="virtex5-CMT-DCM[0]-DESKEW_ADJUST[0]"><a href="#virtex5-CMT-bit-MAIN[0][29][25]">MAIN[0][29][25]</a></td><td id="virtex5-CMT-DCM[1]-DESKEW_ADJUST[0]"><a href="#virtex5-CMT-bit-MAIN[7][29][25]">MAIN[7][29][25]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 1</td><td id="virtex5-CMT-DCM[0]-DESKEW_ADJUST[1]"><a href="#virtex5-CMT-bit-MAIN[0][29][26]">MAIN[0][29][26]</a></td><td id="virtex5-CMT-DCM[1]-DESKEW_ADJUST[1]"><a href="#virtex5-CMT-bit-MAIN[7][29][26]">MAIN[7][29][26]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 2</td><td id="virtex5-CMT-DCM[0]-DESKEW_ADJUST[2]"><a href="#virtex5-CMT-bit-MAIN[0][28][26]">MAIN[0][28][26]</a></td><td id="virtex5-CMT-DCM[1]-DESKEW_ADJUST[2]"><a href="#virtex5-CMT-bit-MAIN[7][28][26]">MAIN[7][28][26]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 3</td><td id="virtex5-CMT-DCM[0]-DESKEW_ADJUST[3]"><a href="#virtex5-CMT-bit-MAIN[0][28][27]">MAIN[0][28][27]</a></td><td id="virtex5-CMT-DCM[1]-DESKEW_ADJUST[3]"><a href="#virtex5-CMT-bit-MAIN[7][28][27]">MAIN[7][28][27]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 4</td><td id="virtex5-CMT-DCM[0]-DESKEW_ADJUST[4]"><a href="#virtex5-CMT-bit-MAIN[0][29][27]">MAIN[0][29][27]</a></td><td id="virtex5-CMT-DCM[1]-DESKEW_ADJUST[4]"><a href="#virtex5-CMT-bit-MAIN[7][29][27]">MAIN[7][29][27]</a></td></tr>

<tr><td>CLKIN_DIVIDE_BY_2</td><td id="virtex5-CMT-DCM[0]-CLKIN_DIVIDE_BY_2"><a href="#virtex5-CMT-bit-MAIN[0][28][37]">MAIN[0][28][37]</a></td><td id="virtex5-CMT-DCM[1]-CLKIN_DIVIDE_BY_2"><a href="#virtex5-CMT-bit-MAIN[7][28][37]">MAIN[7][28][37]</a></td></tr>

<tr><td>CLKIN_CLKFB_ENABLE</td><td id="virtex5-CMT-DCM[0]-CLKIN_CLKFB_ENABLE"><a href="#virtex5-CMT-bit-MAIN[1][28][11]">MAIN[1][28][11]</a></td><td id="virtex5-CMT-DCM[1]-CLKIN_CLKFB_ENABLE"><a href="#virtex5-CMT-bit-MAIN[8][28][11]">MAIN[8][28][11]</a></td></tr>

<tr><td>CLKFX_MULTIPLY bit 0</td><td id="virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][4]">MAIN[2][29][4]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][4]">MAIN[9][29][4]</a></td></tr>

<tr><td>CLKFX_MULTIPLY bit 1</td><td id="virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[1]"><a href="#virtex5-CMT-bit-MAIN[2][28][4]">MAIN[2][28][4]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[1]"><a href="#virtex5-CMT-bit-MAIN[9][28][4]">MAIN[9][28][4]</a></td></tr>

<tr><td>CLKFX_MULTIPLY bit 2</td><td id="virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[2]"><a href="#virtex5-CMT-bit-MAIN[2][28][5]">MAIN[2][28][5]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[2]"><a href="#virtex5-CMT-bit-MAIN[9][28][5]">MAIN[9][28][5]</a></td></tr>

<tr><td>CLKFX_MULTIPLY bit 3</td><td id="virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[3]"><a href="#virtex5-CMT-bit-MAIN[2][29][5]">MAIN[2][29][5]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[3]"><a href="#virtex5-CMT-bit-MAIN[9][29][5]">MAIN[9][29][5]</a></td></tr>

<tr><td>CLKFX_MULTIPLY bit 4</td><td id="virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[4]"><a href="#virtex5-CMT-bit-MAIN[2][29][6]">MAIN[2][29][6]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[4]"><a href="#virtex5-CMT-bit-MAIN[9][29][6]">MAIN[9][29][6]</a></td></tr>

<tr><td>CLKFX_MULTIPLY bit 5</td><td id="virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[5]"><a href="#virtex5-CMT-bit-MAIN[2][28][6]">MAIN[2][28][6]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[5]"><a href="#virtex5-CMT-bit-MAIN[9][28][6]">MAIN[9][28][6]</a></td></tr>

<tr><td>CLKFX_MULTIPLY bit 6</td><td id="virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[6]"><a href="#virtex5-CMT-bit-MAIN[2][28][7]">MAIN[2][28][7]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[6]"><a href="#virtex5-CMT-bit-MAIN[9][28][7]">MAIN[9][28][7]</a></td></tr>

<tr><td>CLKFX_MULTIPLY bit 7</td><td id="virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[7]"><a href="#virtex5-CMT-bit-MAIN[2][29][7]">MAIN[2][29][7]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[7]"><a href="#virtex5-CMT-bit-MAIN[9][29][7]">MAIN[9][29][7]</a></td></tr>

<tr><td>CLKFX_DIVIDE bit 0</td><td id="virtex5-CMT-DCM[0]-CLKFX_DIVIDE[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][0]">MAIN[2][29][0]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_DIVIDE[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][0]">MAIN[9][29][0]</a></td></tr>

<tr><td>CLKFX_DIVIDE bit 1</td><td id="virtex5-CMT-DCM[0]-CLKFX_DIVIDE[1]"><a href="#virtex5-CMT-bit-MAIN[2][28][0]">MAIN[2][28][0]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_DIVIDE[1]"><a href="#virtex5-CMT-bit-MAIN[9][28][0]">MAIN[9][28][0]</a></td></tr>

<tr><td>CLKFX_DIVIDE bit 2</td><td id="virtex5-CMT-DCM[0]-CLKFX_DIVIDE[2]"><a href="#virtex5-CMT-bit-MAIN[2][28][1]">MAIN[2][28][1]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_DIVIDE[2]"><a href="#virtex5-CMT-bit-MAIN[9][28][1]">MAIN[9][28][1]</a></td></tr>

<tr><td>CLKFX_DIVIDE bit 3</td><td id="virtex5-CMT-DCM[0]-CLKFX_DIVIDE[3]"><a href="#virtex5-CMT-bit-MAIN[2][29][1]">MAIN[2][29][1]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_DIVIDE[3]"><a href="#virtex5-CMT-bit-MAIN[9][29][1]">MAIN[9][29][1]</a></td></tr>

<tr><td>CLKFX_DIVIDE bit 4</td><td id="virtex5-CMT-DCM[0]-CLKFX_DIVIDE[4]"><a href="#virtex5-CMT-bit-MAIN[2][29][2]">MAIN[2][29][2]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_DIVIDE[4]"><a href="#virtex5-CMT-bit-MAIN[9][29][2]">MAIN[9][29][2]</a></td></tr>

<tr><td>CLKFX_DIVIDE bit 5</td><td id="virtex5-CMT-DCM[0]-CLKFX_DIVIDE[5]"><a href="#virtex5-CMT-bit-MAIN[2][28][2]">MAIN[2][28][2]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_DIVIDE[5]"><a href="#virtex5-CMT-bit-MAIN[9][28][2]">MAIN[9][28][2]</a></td></tr>

<tr><td>CLKFX_DIVIDE bit 6</td><td id="virtex5-CMT-DCM[0]-CLKFX_DIVIDE[6]"><a href="#virtex5-CMT-bit-MAIN[2][28][3]">MAIN[2][28][3]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_DIVIDE[6]"><a href="#virtex5-CMT-bit-MAIN[9][28][3]">MAIN[9][28][3]</a></td></tr>

<tr><td>CLKFX_DIVIDE bit 7</td><td id="virtex5-CMT-DCM[0]-CLKFX_DIVIDE[7]"><a href="#virtex5-CMT-bit-MAIN[2][29][3]">MAIN[2][29][3]</a></td><td id="virtex5-CMT-DCM[1]-CLKFX_DIVIDE[7]"><a href="#virtex5-CMT-bit-MAIN[9][29][3]">MAIN[9][29][3]</a></td></tr>

<tr><td>FACTORY_JF bit 0</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[0]"><a href="#virtex5-CMT-bit-MAIN[1][29][56]">MAIN[1][29][56]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[0]"><a href="#virtex5-CMT-bit-MAIN[8][29][56]">MAIN[8][29][56]</a></td></tr>

<tr><td>FACTORY_JF bit 1</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[1]"><a href="#virtex5-CMT-bit-MAIN[1][28][56]">MAIN[1][28][56]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[1]"><a href="#virtex5-CMT-bit-MAIN[8][28][56]">MAIN[8][28][56]</a></td></tr>

<tr><td>FACTORY_JF bit 2</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[2]"><a href="#virtex5-CMT-bit-MAIN[1][28][57]">MAIN[1][28][57]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[2]"><a href="#virtex5-CMT-bit-MAIN[8][28][57]">MAIN[8][28][57]</a></td></tr>

<tr><td>FACTORY_JF bit 3</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[3]"><a href="#virtex5-CMT-bit-MAIN[1][29][57]">MAIN[1][29][57]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[3]"><a href="#virtex5-CMT-bit-MAIN[8][29][57]">MAIN[8][29][57]</a></td></tr>

<tr><td>FACTORY_JF bit 4</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[4]"><a href="#virtex5-CMT-bit-MAIN[1][29][58]">MAIN[1][29][58]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[4]"><a href="#virtex5-CMT-bit-MAIN[8][29][58]">MAIN[8][29][58]</a></td></tr>

<tr><td>FACTORY_JF bit 5</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[5]"><a href="#virtex5-CMT-bit-MAIN[1][28][58]">MAIN[1][28][58]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[5]"><a href="#virtex5-CMT-bit-MAIN[8][28][58]">MAIN[8][28][58]</a></td></tr>

<tr><td>FACTORY_JF bit 6</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[6]"><a href="#virtex5-CMT-bit-MAIN[1][28][59]">MAIN[1][28][59]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[6]"><a href="#virtex5-CMT-bit-MAIN[8][28][59]">MAIN[8][28][59]</a></td></tr>

<tr><td>FACTORY_JF bit 7</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[7]"><a href="#virtex5-CMT-bit-MAIN[1][29][59]">MAIN[1][29][59]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[7]"><a href="#virtex5-CMT-bit-MAIN[8][29][59]">MAIN[8][29][59]</a></td></tr>

<tr><td>FACTORY_JF bit 8</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[8]"><a href="#virtex5-CMT-bit-MAIN[1][29][60]">MAIN[1][29][60]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[8]"><a href="#virtex5-CMT-bit-MAIN[8][29][60]">MAIN[8][29][60]</a></td></tr>

<tr><td>FACTORY_JF bit 9</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[9]"><a href="#virtex5-CMT-bit-MAIN[1][28][60]">MAIN[1][28][60]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[9]"><a href="#virtex5-CMT-bit-MAIN[8][28][60]">MAIN[8][28][60]</a></td></tr>

<tr><td>FACTORY_JF bit 10</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[10]"><a href="#virtex5-CMT-bit-MAIN[1][28][61]">MAIN[1][28][61]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[10]"><a href="#virtex5-CMT-bit-MAIN[8][28][61]">MAIN[8][28][61]</a></td></tr>

<tr><td>FACTORY_JF bit 11</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[11]"><a href="#virtex5-CMT-bit-MAIN[1][29][61]">MAIN[1][29][61]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[11]"><a href="#virtex5-CMT-bit-MAIN[8][29][61]">MAIN[8][29][61]</a></td></tr>

<tr><td>FACTORY_JF bit 12</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[12]"><a href="#virtex5-CMT-bit-MAIN[1][29][62]">MAIN[1][29][62]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[12]"><a href="#virtex5-CMT-bit-MAIN[8][29][62]">MAIN[8][29][62]</a></td></tr>

<tr><td>FACTORY_JF bit 13</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[13]"><a href="#virtex5-CMT-bit-MAIN[1][28][62]">MAIN[1][28][62]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[13]"><a href="#virtex5-CMT-bit-MAIN[8][28][62]">MAIN[8][28][62]</a></td></tr>

<tr><td>FACTORY_JF bit 14</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[14]"><a href="#virtex5-CMT-bit-MAIN[1][28][63]">MAIN[1][28][63]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[14]"><a href="#virtex5-CMT-bit-MAIN[8][28][63]">MAIN[8][28][63]</a></td></tr>

<tr><td>FACTORY_JF bit 15</td><td id="virtex5-CMT-DCM[0]-FACTORY_JF[15]"><a href="#virtex5-CMT-bit-MAIN[1][29][63]">MAIN[1][29][63]</a></td><td id="virtex5-CMT-DCM[1]-FACTORY_JF[15]"><a href="#virtex5-CMT-bit-MAIN[8][29][63]">MAIN[8][29][63]</a></td></tr>

<tr><td>PHASE_SHIFT bit 0</td><td id="virtex5-CMT-DCM[0]-PHASE_SHIFT[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][40]">MAIN[2][29][40]</a></td><td id="virtex5-CMT-DCM[1]-PHASE_SHIFT[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][40]">MAIN[9][29][40]</a></td></tr>

<tr><td>PHASE_SHIFT bit 1</td><td id="virtex5-CMT-DCM[0]-PHASE_SHIFT[1]"><a href="#virtex5-CMT-bit-MAIN[2][28][40]">MAIN[2][28][40]</a></td><td id="virtex5-CMT-DCM[1]-PHASE_SHIFT[1]"><a href="#virtex5-CMT-bit-MAIN[9][28][40]">MAIN[9][28][40]</a></td></tr>

<tr><td>PHASE_SHIFT bit 2</td><td id="virtex5-CMT-DCM[0]-PHASE_SHIFT[2]"><a href="#virtex5-CMT-bit-MAIN[2][28][41]">MAIN[2][28][41]</a></td><td id="virtex5-CMT-DCM[1]-PHASE_SHIFT[2]"><a href="#virtex5-CMT-bit-MAIN[9][28][41]">MAIN[9][28][41]</a></td></tr>

<tr><td>PHASE_SHIFT bit 3</td><td id="virtex5-CMT-DCM[0]-PHASE_SHIFT[3]"><a href="#virtex5-CMT-bit-MAIN[2][29][41]">MAIN[2][29][41]</a></td><td id="virtex5-CMT-DCM[1]-PHASE_SHIFT[3]"><a href="#virtex5-CMT-bit-MAIN[9][29][41]">MAIN[9][29][41]</a></td></tr>

<tr><td>PHASE_SHIFT bit 4</td><td id="virtex5-CMT-DCM[0]-PHASE_SHIFT[4]"><a href="#virtex5-CMT-bit-MAIN[2][29][42]">MAIN[2][29][42]</a></td><td id="virtex5-CMT-DCM[1]-PHASE_SHIFT[4]"><a href="#virtex5-CMT-bit-MAIN[9][29][42]">MAIN[9][29][42]</a></td></tr>

<tr><td>PHASE_SHIFT bit 5</td><td id="virtex5-CMT-DCM[0]-PHASE_SHIFT[5]"><a href="#virtex5-CMT-bit-MAIN[2][28][42]">MAIN[2][28][42]</a></td><td id="virtex5-CMT-DCM[1]-PHASE_SHIFT[5]"><a href="#virtex5-CMT-bit-MAIN[9][28][42]">MAIN[9][28][42]</a></td></tr>

<tr><td>PHASE_SHIFT bit 6</td><td id="virtex5-CMT-DCM[0]-PHASE_SHIFT[6]"><a href="#virtex5-CMT-bit-MAIN[2][28][43]">MAIN[2][28][43]</a></td><td id="virtex5-CMT-DCM[1]-PHASE_SHIFT[6]"><a href="#virtex5-CMT-bit-MAIN[9][28][43]">MAIN[9][28][43]</a></td></tr>

<tr><td>PHASE_SHIFT bit 7</td><td id="virtex5-CMT-DCM[0]-PHASE_SHIFT[7]"><a href="#virtex5-CMT-bit-MAIN[2][29][43]">MAIN[2][29][43]</a></td><td id="virtex5-CMT-DCM[1]-PHASE_SHIFT[7]"><a href="#virtex5-CMT-bit-MAIN[9][29][43]">MAIN[9][29][43]</a></td></tr>

<tr><td>PHASE_SHIFT bit 8</td><td id="virtex5-CMT-DCM[0]-PHASE_SHIFT[8]"><a href="#virtex5-CMT-bit-MAIN[2][29][44]">MAIN[2][29][44]</a></td><td id="virtex5-CMT-DCM[1]-PHASE_SHIFT[8]"><a href="#virtex5-CMT-bit-MAIN[9][29][44]">MAIN[9][29][44]</a></td></tr>

<tr><td>PHASE_SHIFT bit 9</td><td id="virtex5-CMT-DCM[0]-PHASE_SHIFT[9]"><a href="#virtex5-CMT-bit-MAIN[2][28][44]">MAIN[2][28][44]</a></td><td id="virtex5-CMT-DCM[1]-PHASE_SHIFT[9]"><a href="#virtex5-CMT-bit-MAIN[9][28][44]">MAIN[9][28][44]</a></td></tr>

<tr><td>PHASE_SHIFT_NEGATIVE</td><td id="virtex5-CMT-DCM[0]-PHASE_SHIFT_NEGATIVE"><a href="#virtex5-CMT-bit-MAIN[2][28][45]">MAIN[2][28][45]</a></td><td id="virtex5-CMT-DCM[1]-PHASE_SHIFT_NEGATIVE"><a href="#virtex5-CMT-bit-MAIN[9][28][45]">MAIN[9][28][45]</a></td></tr>

<tr><td>PS_CENTERED</td><td id="virtex5-CMT-DCM[0]-PS_CENTERED"><a href="#virtex5-CMT-bit-MAIN[1][28][25]">MAIN[1][28][25]</a></td><td id="virtex5-CMT-DCM[1]-PS_CENTERED"><a href="#virtex5-CMT-bit-MAIN[8][28][25]">MAIN[8][28][25]</a></td></tr>

<tr><td>PS_DIRECT</td><td id="virtex5-CMT-DCM[0]-PS_DIRECT"><a href="#virtex5-CMT-bit-MAIN[1][29][25]">MAIN[1][29][25]</a></td><td id="virtex5-CMT-DCM[1]-PS_DIRECT"><a href="#virtex5-CMT-bit-MAIN[8][29][25]">MAIN[8][29][25]</a></td></tr>

<tr><td>PS_ENABLE</td><td id="virtex5-CMT-DCM[0]-PS_ENABLE"><a href="#virtex5-CMT-bit-MAIN[2][29][11]">MAIN[2][29][11]</a></td><td id="virtex5-CMT-DCM[1]-PS_ENABLE"><a href="#virtex5-CMT-bit-MAIN[9][29][11]">MAIN[9][29][11]</a></td></tr>

<tr><td>PS_MODE</td><td><a href="#virtex5-CMT-DCM[0]-PS_MODE">[enum: DCM_PS_MODE]</a></td><td><a href="#virtex5-CMT-DCM[1]-PS_MODE">[enum: DCM_PS_MODE]</a></td></tr>

<tr><td>DCM_CLKDV_CLKFX_ALIGNMENT</td><td id="virtex5-CMT-DCM[0]-DCM_CLKDV_CLKFX_ALIGNMENT"><a href="#virtex5-CMT-bit-MAIN[0][29][60]">MAIN[0][29][60]</a></td><td id="virtex5-CMT-DCM[1]-DCM_CLKDV_CLKFX_ALIGNMENT"><a href="#virtex5-CMT-bit-MAIN[7][29][60]">MAIN[7][29][60]</a></td></tr>

<tr><td>DCM_CLKFB_IODLY_MUXINSEL</td><td><a href="#virtex5-CMT-DCM[0]-DCM_CLKFB_IODLY_MUXINSEL">[enum: DCM_IODLY_MUX]</a></td><td><a href="#virtex5-CMT-DCM[1]-DCM_CLKFB_IODLY_MUXINSEL">[enum: DCM_IODLY_MUX]</a></td></tr>

<tr><td>DCM_CLKFB_IODLY_MUXOUT_SEL</td><td><a href="#virtex5-CMT-DCM[0]-DCM_CLKFB_IODLY_MUXOUT_SEL">[enum: DCM_IODLY_MUX]</a></td><td><a href="#virtex5-CMT-DCM[1]-DCM_CLKFB_IODLY_MUXOUT_SEL">[enum: DCM_IODLY_MUX]</a></td></tr>

<tr><td>DCM_CLKIN_IODLY_MUXINSEL</td><td><a href="#virtex5-CMT-DCM[0]-DCM_CLKIN_IODLY_MUXINSEL">[enum: DCM_IODLY_MUX]</a></td><td><a href="#virtex5-CMT-DCM[1]-DCM_CLKIN_IODLY_MUXINSEL">[enum: DCM_IODLY_MUX]</a></td></tr>

<tr><td>DCM_CLKIN_IODLY_MUXOUT_SEL</td><td><a href="#virtex5-CMT-DCM[0]-DCM_CLKIN_IODLY_MUXOUT_SEL">[enum: DCM_IODLY_MUX]</a></td><td><a href="#virtex5-CMT-DCM[1]-DCM_CLKIN_IODLY_MUXOUT_SEL">[enum: DCM_IODLY_MUX]</a></td></tr>

<tr><td>DCM_CLKLOST_EN</td><td id="virtex5-CMT-DCM[0]-DCM_CLKLOST_EN"><a href="#virtex5-CMT-bit-MAIN[2][28][33]">MAIN[2][28][33]</a></td><td id="virtex5-CMT-DCM[1]-DCM_CLKLOST_EN"><a href="#virtex5-CMT-bit-MAIN[9][28][33]">MAIN[9][28][33]</a></td></tr>

<tr><td>DCM_COMMON_MSB_SEL bit 0</td><td id="virtex5-CMT-DCM[0]-DCM_COMMON_MSB_SEL[0]"><a href="#virtex5-CMT-bit-MAIN[2][28][62]">MAIN[2][28][62]</a></td><td id="virtex5-CMT-DCM[1]-DCM_COMMON_MSB_SEL[0]"><a href="#virtex5-CMT-bit-MAIN[9][28][62]">MAIN[9][28][62]</a></td></tr>

<tr><td>DCM_COMMON_MSB_SEL bit 1</td><td id="virtex5-CMT-DCM[0]-DCM_COMMON_MSB_SEL[1]"><a href="#virtex5-CMT-bit-MAIN[2][28][63]">MAIN[2][28][63]</a></td><td id="virtex5-CMT-DCM[1]-DCM_COMMON_MSB_SEL[1]"><a href="#virtex5-CMT-bit-MAIN[9][28][63]">MAIN[9][28][63]</a></td></tr>

<tr><td>DCM_COM_PWC_FB_EN</td><td id="virtex5-CMT-DCM[0]-DCM_COM_PWC_FB_EN"><a href="#virtex5-CMT-bit-MAIN[0][28][32]">MAIN[0][28][32]</a></td><td id="virtex5-CMT-DCM[1]-DCM_COM_PWC_FB_EN"><a href="#virtex5-CMT-bit-MAIN[7][28][32]">MAIN[7][28][32]</a></td></tr>

<tr><td>DCM_COM_PWC_FB_TAP bit 0</td><td id="virtex5-CMT-DCM[0]-DCM_COM_PWC_FB_TAP[0]"><a href="#virtex5-CMT-bit-MAIN[0][28][30]">MAIN[0][28][30]</a></td><td id="virtex5-CMT-DCM[1]-DCM_COM_PWC_FB_TAP[0]"><a href="#virtex5-CMT-bit-MAIN[7][28][30]">MAIN[7][28][30]</a></td></tr>

<tr><td>DCM_COM_PWC_FB_TAP bit 1</td><td id="virtex5-CMT-DCM[0]-DCM_COM_PWC_FB_TAP[1]"><a href="#virtex5-CMT-bit-MAIN[0][28][31]">MAIN[0][28][31]</a></td><td id="virtex5-CMT-DCM[1]-DCM_COM_PWC_FB_TAP[1]"><a href="#virtex5-CMT-bit-MAIN[7][28][31]">MAIN[7][28][31]</a></td></tr>

<tr><td>DCM_COM_PWC_FB_TAP bit 2</td><td id="virtex5-CMT-DCM[0]-DCM_COM_PWC_FB_TAP[2]"><a href="#virtex5-CMT-bit-MAIN[0][29][31]">MAIN[0][29][31]</a></td><td id="virtex5-CMT-DCM[1]-DCM_COM_PWC_FB_TAP[2]"><a href="#virtex5-CMT-bit-MAIN[7][29][31]">MAIN[7][29][31]</a></td></tr>

<tr><td>DCM_COM_PWC_REF_EN</td><td id="virtex5-CMT-DCM[0]-DCM_COM_PWC_REF_EN"><a href="#virtex5-CMT-bit-MAIN[0][29][32]">MAIN[0][29][32]</a></td><td id="virtex5-CMT-DCM[1]-DCM_COM_PWC_REF_EN"><a href="#virtex5-CMT-bit-MAIN[7][29][32]">MAIN[7][29][32]</a></td></tr>

<tr><td>DCM_COM_PWC_REF_TAP bit 0</td><td id="virtex5-CMT-DCM[0]-DCM_COM_PWC_REF_TAP[0]"><a href="#virtex5-CMT-bit-MAIN[0][28][29]">MAIN[0][28][29]</a></td><td id="virtex5-CMT-DCM[1]-DCM_COM_PWC_REF_TAP[0]"><a href="#virtex5-CMT-bit-MAIN[7][28][29]">MAIN[7][28][29]</a></td></tr>

<tr><td>DCM_COM_PWC_REF_TAP bit 1</td><td id="virtex5-CMT-DCM[0]-DCM_COM_PWC_REF_TAP[1]"><a href="#virtex5-CMT-bit-MAIN[0][29][29]">MAIN[0][29][29]</a></td><td id="virtex5-CMT-DCM[1]-DCM_COM_PWC_REF_TAP[1]"><a href="#virtex5-CMT-bit-MAIN[7][29][29]">MAIN[7][29][29]</a></td></tr>

<tr><td>DCM_COM_PWC_REF_TAP bit 2</td><td id="virtex5-CMT-DCM[0]-DCM_COM_PWC_REF_TAP[2]"><a href="#virtex5-CMT-bit-MAIN[0][29][30]">MAIN[0][29][30]</a></td><td id="virtex5-CMT-DCM[1]-DCM_COM_PWC_REF_TAP[2]"><a href="#virtex5-CMT-bit-MAIN[7][29][30]">MAIN[7][29][30]</a></td></tr>

<tr><td>DCM_EXT_FB_EN</td><td id="virtex5-CMT-DCM[0]-DCM_EXT_FB_EN"><a href="#virtex5-CMT-bit-MAIN[0][28][33]">MAIN[0][28][33]</a></td><td id="virtex5-CMT-DCM[1]-DCM_EXT_FB_EN"><a href="#virtex5-CMT-bit-MAIN[7][28][33]">MAIN[7][28][33]</a></td></tr>

<tr><td>DCM_LOCK_HIGH_B</td><td id="virtex5-CMT-DCM[0]-DCM_LOCK_HIGH_B"><a href="#virtex5-CMT-bit-MAIN[2][29][33]">!MAIN[2][29][33]</a></td><td id="virtex5-CMT-DCM[1]-DCM_LOCK_HIGH_B"><a href="#virtex5-CMT-bit-MAIN[9][29][33]">!MAIN[9][29][33]</a></td></tr>

<tr><td>DCM_PLL_RST_DCM</td><td id="virtex5-CMT-DCM[0]-DCM_PLL_RST_DCM"><a href="#virtex5-CMT-bit-MAIN[0][28][28]">MAIN[0][28][28]</a></td><td id="virtex5-CMT-DCM[1]-DCM_PLL_RST_DCM"><a href="#virtex5-CMT-bit-MAIN[7][28][28]">MAIN[7][28][28]</a></td></tr>

<tr><td>DCM_POWERDOWN_COMMON_EN_B</td><td id="virtex5-CMT-DCM[0]-DCM_POWERDOWN_COMMON_EN_B"><a href="#virtex5-CMT-bit-MAIN[2][28][61]">!MAIN[2][28][61]</a></td><td id="virtex5-CMT-DCM[1]-DCM_POWERDOWN_COMMON_EN_B"><a href="#virtex5-CMT-bit-MAIN[9][28][61]">!MAIN[9][28][61]</a></td></tr>

<tr><td>DCM_REG_PWRD_CFG</td><td id="virtex5-CMT-DCM[0]-DCM_REG_PWRD_CFG"><a href="#virtex5-CMT-bit-MAIN[1][29][15]">MAIN[1][29][15]</a></td><td id="virtex5-CMT-DCM[1]-DCM_REG_PWRD_CFG"><a href="#virtex5-CMT-bit-MAIN[8][29][15]">MAIN[8][29][15]</a></td></tr>

<tr><td>DCM_SCANMODE</td><td id="virtex5-CMT-DCM[0]-DCM_SCANMODE"><a href="#virtex5-CMT-bit-MAIN[1][28][32]">MAIN[1][28][32]</a></td><td id="virtex5-CMT-DCM[1]-DCM_SCANMODE"><a href="#virtex5-CMT-bit-MAIN[8][28][32]">MAIN[8][28][32]</a></td></tr>

<tr><td>DCM_TRIM_CAL bit 0</td><td id="virtex5-CMT-DCM[0]-DCM_TRIM_CAL[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][37]">MAIN[2][29][37]</a></td><td id="virtex5-CMT-DCM[1]-DCM_TRIM_CAL[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][37]">MAIN[9][29][37]</a></td></tr>

<tr><td>DCM_TRIM_CAL bit 1</td><td id="virtex5-CMT-DCM[0]-DCM_TRIM_CAL[1]"><a href="#virtex5-CMT-bit-MAIN[2][29][38]">MAIN[2][29][38]</a></td><td id="virtex5-CMT-DCM[1]-DCM_TRIM_CAL[1]"><a href="#virtex5-CMT-bit-MAIN[9][29][38]">MAIN[9][29][38]</a></td></tr>

<tr><td>DCM_TRIM_CAL bit 2</td><td id="virtex5-CMT-DCM[0]-DCM_TRIM_CAL[2]"><a href="#virtex5-CMT-bit-MAIN[2][28][38]">MAIN[2][28][38]</a></td><td id="virtex5-CMT-DCM[1]-DCM_TRIM_CAL[2]"><a href="#virtex5-CMT-bit-MAIN[9][28][38]">MAIN[9][28][38]</a></td></tr>

<tr><td>DCM_UNUSED_TAPS_POWERDOWN bit 0</td><td id="virtex5-CMT-DCM[0]-DCM_UNUSED_TAPS_POWERDOWN[0]"><a href="#virtex5-CMT-bit-MAIN[0][28][58]">MAIN[0][28][58]</a></td><td id="virtex5-CMT-DCM[1]-DCM_UNUSED_TAPS_POWERDOWN[0]"><a href="#virtex5-CMT-bit-MAIN[7][28][58]">MAIN[7][28][58]</a></td></tr>

<tr><td>DCM_UNUSED_TAPS_POWERDOWN bit 1</td><td id="virtex5-CMT-DCM[0]-DCM_UNUSED_TAPS_POWERDOWN[1]"><a href="#virtex5-CMT-bit-MAIN[1][28][39]">MAIN[1][28][39]</a></td><td id="virtex5-CMT-DCM[1]-DCM_UNUSED_TAPS_POWERDOWN[1]"><a href="#virtex5-CMT-bit-MAIN[8][28][39]">MAIN[8][28][39]</a></td></tr>

<tr><td>DCM_UNUSED_TAPS_POWERDOWN bit 2</td><td id="virtex5-CMT-DCM[0]-DCM_UNUSED_TAPS_POWERDOWN[2]"><a href="#virtex5-CMT-bit-MAIN[1][29][32]">MAIN[1][29][32]</a></td><td id="virtex5-CMT-DCM[1]-DCM_UNUSED_TAPS_POWERDOWN[2]"><a href="#virtex5-CMT-bit-MAIN[8][29][32]">MAIN[8][29][32]</a></td></tr>

<tr><td>DCM_UNUSED_TAPS_POWERDOWN bit 3</td><td id="virtex5-CMT-DCM[0]-DCM_UNUSED_TAPS_POWERDOWN[3]"><a href="#virtex5-CMT-bit-MAIN[1][29][38]">MAIN[1][29][38]</a></td><td id="virtex5-CMT-DCM[1]-DCM_UNUSED_TAPS_POWERDOWN[3]"><a href="#virtex5-CMT-bit-MAIN[8][29][38]">MAIN[8][29][38]</a></td></tr>

<tr><td>DCM_USE_REG_READY</td><td id="virtex5-CMT-DCM[0]-DCM_USE_REG_READY"><a href="#virtex5-CMT-bit-MAIN[0][29][33]">MAIN[0][29][33]</a></td><td id="virtex5-CMT-DCM[1]-DCM_USE_REG_READY"><a href="#virtex5-CMT-bit-MAIN[7][29][33]">MAIN[7][29][33]</a></td></tr>

<tr><td>DCM_VREG_ENABLE</td><td id="virtex5-CMT-DCM[0]-DCM_VREG_ENABLE"><a href="#virtex5-CMT-bit-MAIN[2][29][55]">MAIN[2][29][55]</a></td><td id="virtex5-CMT-DCM[1]-DCM_VREG_ENABLE"><a href="#virtex5-CMT-bit-MAIN[9][29][55]">MAIN[9][29][55]</a></td></tr>

<tr><td>DCM_VBG_PD bit 0</td><td id="virtex5-CMT-DCM[0]-DCM_VBG_PD[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][61]">MAIN[2][29][61]</a></td><td id="virtex5-CMT-DCM[1]-DCM_VBG_PD[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][61]">MAIN[9][29][61]</a></td></tr>

<tr><td>DCM_VBG_PD bit 1</td><td id="virtex5-CMT-DCM[0]-DCM_VBG_PD[1]"><a href="#virtex5-CMT-bit-MAIN[2][29][62]">MAIN[2][29][62]</a></td><td id="virtex5-CMT-DCM[1]-DCM_VBG_PD[1]"><a href="#virtex5-CMT-bit-MAIN[9][29][62]">MAIN[9][29][62]</a></td></tr>

<tr><td>DCM_VBG_SEL bit 0</td><td id="virtex5-CMT-DCM[0]-DCM_VBG_SEL[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][57]">MAIN[2][29][57]</a></td><td id="virtex5-CMT-DCM[1]-DCM_VBG_SEL[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][57]">MAIN[9][29][57]</a></td></tr>

<tr><td>DCM_VBG_SEL bit 1</td><td id="virtex5-CMT-DCM[0]-DCM_VBG_SEL[1]"><a href="#virtex5-CMT-bit-MAIN[2][29][58]">MAIN[2][29][58]</a></td><td id="virtex5-CMT-DCM[1]-DCM_VBG_SEL[1]"><a href="#virtex5-CMT-bit-MAIN[9][29][58]">MAIN[9][29][58]</a></td></tr>

<tr><td>DCM_VBG_SEL bit 2</td><td id="virtex5-CMT-DCM[0]-DCM_VBG_SEL[2]"><a href="#virtex5-CMT-bit-MAIN[2][29][59]">MAIN[2][29][59]</a></td><td id="virtex5-CMT-DCM[1]-DCM_VBG_SEL[2]"><a href="#virtex5-CMT-bit-MAIN[9][29][59]">MAIN[9][29][59]</a></td></tr>

<tr><td>DCM_VBG_SEL bit 3</td><td id="virtex5-CMT-DCM[0]-DCM_VBG_SEL[3]"><a href="#virtex5-CMT-bit-MAIN[2][29][60]">MAIN[2][29][60]</a></td><td id="virtex5-CMT-DCM[1]-DCM_VBG_SEL[3]"><a href="#virtex5-CMT-bit-MAIN[9][29][60]">MAIN[9][29][60]</a></td></tr>

<tr><td>DCM_VSPLY_VALID_ACC bit 0</td><td id="virtex5-CMT-DCM[0]-DCM_VSPLY_VALID_ACC[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][56]">MAIN[2][29][56]</a></td><td id="virtex5-CMT-DCM[1]-DCM_VSPLY_VALID_ACC[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][56]">MAIN[9][29][56]</a></td></tr>

<tr><td>DCM_VSPLY_VALID_ACC bit 1</td><td id="virtex5-CMT-DCM[0]-DCM_VSPLY_VALID_ACC[1]"><a href="#virtex5-CMT-bit-MAIN[2][29][63]">MAIN[2][29][63]</a></td><td id="virtex5-CMT-DCM[1]-DCM_VSPLY_VALID_ACC[1]"><a href="#virtex5-CMT-bit-MAIN[9][29][63]">MAIN[9][29][63]</a></td></tr>

<tr><td>DCM_WAIT_PLL</td><td id="virtex5-CMT-DCM[0]-DCM_WAIT_PLL"><a href="#virtex5-CMT-bit-MAIN[0][28][36]">MAIN[0][28][36]</a></td><td id="virtex5-CMT-DCM[1]-DCM_WAIT_PLL"><a href="#virtex5-CMT-bit-MAIN[7][28][36]">MAIN[7][28][36]</a></td></tr>

<tr><td>DLL_CLKFB_STOPPED_PWRD_EN_B</td><td id="virtex5-CMT-DCM[0]-DLL_CLKFB_STOPPED_PWRD_EN_B"><a href="#virtex5-CMT-bit-MAIN[2][29][8]">!MAIN[2][29][8]</a></td><td id="virtex5-CMT-DCM[1]-DLL_CLKFB_STOPPED_PWRD_EN_B"><a href="#virtex5-CMT-bit-MAIN[9][29][8]">!MAIN[9][29][8]</a></td></tr>

<tr><td>DLL_CLKIN_STOPPED_PWRD_EN_B</td><td id="virtex5-CMT-DCM[0]-DLL_CLKIN_STOPPED_PWRD_EN_B"><a href="#virtex5-CMT-bit-MAIN[2][28][8]">!MAIN[2][28][8]</a></td><td id="virtex5-CMT-DCM[1]-DLL_CLKIN_STOPPED_PWRD_EN_B"><a href="#virtex5-CMT-bit-MAIN[9][28][8]">!MAIN[9][28][8]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 0</td><td id="virtex5-CMT-DCM[0]-DLL_DEAD_TIME[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][20]">MAIN[2][29][20]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DEAD_TIME[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][20]">MAIN[9][29][20]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 1</td><td id="virtex5-CMT-DCM[0]-DLL_DEAD_TIME[1]"><a href="#virtex5-CMT-bit-MAIN[2][28][20]">MAIN[2][28][20]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DEAD_TIME[1]"><a href="#virtex5-CMT-bit-MAIN[9][28][20]">MAIN[9][28][20]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 2</td><td id="virtex5-CMT-DCM[0]-DLL_DEAD_TIME[2]"><a href="#virtex5-CMT-bit-MAIN[2][28][21]">MAIN[2][28][21]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DEAD_TIME[2]"><a href="#virtex5-CMT-bit-MAIN[9][28][21]">MAIN[9][28][21]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 3</td><td id="virtex5-CMT-DCM[0]-DLL_DEAD_TIME[3]"><a href="#virtex5-CMT-bit-MAIN[2][29][21]">MAIN[2][29][21]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DEAD_TIME[3]"><a href="#virtex5-CMT-bit-MAIN[9][29][21]">MAIN[9][29][21]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 4</td><td id="virtex5-CMT-DCM[0]-DLL_DEAD_TIME[4]"><a href="#virtex5-CMT-bit-MAIN[2][29][22]">MAIN[2][29][22]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DEAD_TIME[4]"><a href="#virtex5-CMT-bit-MAIN[9][29][22]">MAIN[9][29][22]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 5</td><td id="virtex5-CMT-DCM[0]-DLL_DEAD_TIME[5]"><a href="#virtex5-CMT-bit-MAIN[2][28][22]">MAIN[2][28][22]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DEAD_TIME[5]"><a href="#virtex5-CMT-bit-MAIN[9][28][22]">MAIN[9][28][22]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 6</td><td id="virtex5-CMT-DCM[0]-DLL_DEAD_TIME[6]"><a href="#virtex5-CMT-bit-MAIN[2][28][23]">MAIN[2][28][23]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DEAD_TIME[6]"><a href="#virtex5-CMT-bit-MAIN[9][28][23]">MAIN[9][28][23]</a></td></tr>

<tr><td>DLL_DEAD_TIME bit 7</td><td id="virtex5-CMT-DCM[0]-DLL_DEAD_TIME[7]"><a href="#virtex5-CMT-bit-MAIN[2][29][23]">MAIN[2][29][23]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DEAD_TIME[7]"><a href="#virtex5-CMT-bit-MAIN[9][29][23]">MAIN[9][29][23]</a></td></tr>

<tr><td>DLL_DESKEW_LOCK_BY1</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_LOCK_BY1"><a href="#virtex5-CMT-bit-MAIN[1][28][37]">MAIN[1][28][37]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_LOCK_BY1"><a href="#virtex5-CMT-bit-MAIN[8][28][37]">MAIN[8][28][37]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 0</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[0]"><a href="#virtex5-CMT-bit-MAIN[1][29][52]">MAIN[1][29][52]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[0]"><a href="#virtex5-CMT-bit-MAIN[8][29][52]">MAIN[8][29][52]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 1</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[1]"><a href="#virtex5-CMT-bit-MAIN[1][28][52]">MAIN[1][28][52]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[1]"><a href="#virtex5-CMT-bit-MAIN[8][28][52]">MAIN[8][28][52]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 2</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[2]"><a href="#virtex5-CMT-bit-MAIN[1][28][53]">MAIN[1][28][53]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[2]"><a href="#virtex5-CMT-bit-MAIN[8][28][53]">MAIN[8][28][53]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 3</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[3]"><a href="#virtex5-CMT-bit-MAIN[1][29][53]">MAIN[1][29][53]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[3]"><a href="#virtex5-CMT-bit-MAIN[8][29][53]">MAIN[8][29][53]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 4</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[4]"><a href="#virtex5-CMT-bit-MAIN[1][29][54]">MAIN[1][29][54]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[4]"><a href="#virtex5-CMT-bit-MAIN[8][29][54]">MAIN[8][29][54]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 5</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[5]"><a href="#virtex5-CMT-bit-MAIN[1][28][54]">MAIN[1][28][54]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[5]"><a href="#virtex5-CMT-bit-MAIN[8][28][54]">MAIN[8][28][54]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 6</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[6]"><a href="#virtex5-CMT-bit-MAIN[1][28][55]">MAIN[1][28][55]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[6]"><a href="#virtex5-CMT-bit-MAIN[8][28][55]">MAIN[8][28][55]</a></td></tr>

<tr><td>DLL_DESKEW_MAXTAP bit 7</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[7]"><a href="#virtex5-CMT-bit-MAIN[1][29][55]">MAIN[1][29][55]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[7]"><a href="#virtex5-CMT-bit-MAIN[8][29][55]">MAIN[8][29][55]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 0</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[0]"><a href="#virtex5-CMT-bit-MAIN[1][29][48]">MAIN[1][29][48]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[0]"><a href="#virtex5-CMT-bit-MAIN[8][29][48]">MAIN[8][29][48]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 1</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[1]"><a href="#virtex5-CMT-bit-MAIN[1][28][48]">MAIN[1][28][48]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[1]"><a href="#virtex5-CMT-bit-MAIN[8][28][48]">MAIN[8][28][48]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 2</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[2]"><a href="#virtex5-CMT-bit-MAIN[1][28][49]">MAIN[1][28][49]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[2]"><a href="#virtex5-CMT-bit-MAIN[8][28][49]">MAIN[8][28][49]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 3</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[3]"><a href="#virtex5-CMT-bit-MAIN[1][29][49]">MAIN[1][29][49]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[3]"><a href="#virtex5-CMT-bit-MAIN[8][29][49]">MAIN[8][29][49]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 4</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[4]"><a href="#virtex5-CMT-bit-MAIN[1][29][50]">MAIN[1][29][50]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[4]"><a href="#virtex5-CMT-bit-MAIN[8][29][50]">MAIN[8][29][50]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 5</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[5]"><a href="#virtex5-CMT-bit-MAIN[1][28][50]">MAIN[1][28][50]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[5]"><a href="#virtex5-CMT-bit-MAIN[8][28][50]">MAIN[8][28][50]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 6</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[6]"><a href="#virtex5-CMT-bit-MAIN[1][28][51]">MAIN[1][28][51]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[6]"><a href="#virtex5-CMT-bit-MAIN[8][28][51]">MAIN[8][28][51]</a></td></tr>

<tr><td>DLL_DESKEW_MINTAP bit 7</td><td id="virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[7]"><a href="#virtex5-CMT-bit-MAIN[1][29][51]">MAIN[1][29][51]</a></td><td id="virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[7]"><a href="#virtex5-CMT-bit-MAIN[8][29][51]">MAIN[8][29][51]</a></td></tr>

<tr><td>DLL_ETPP_HOLD</td><td id="virtex5-CMT-DCM[0]-DLL_ETPP_HOLD"><a href="#virtex5-CMT-bit-MAIN[2][28][58]">MAIN[2][28][58]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ETPP_HOLD"><a href="#virtex5-CMT-bit-MAIN[9][28][58]">MAIN[9][28][58]</a></td></tr>

<tr><td>DLL_FDBKLOST_EN</td><td id="virtex5-CMT-DCM[0]-DLL_FDBKLOST_EN"><a href="#virtex5-CMT-bit-MAIN[2][28][32]">MAIN[2][28][32]</a></td><td id="virtex5-CMT-DCM[1]-DLL_FDBKLOST_EN"><a href="#virtex5-CMT-bit-MAIN[9][28][32]">MAIN[9][28][32]</a></td></tr>

<tr><td>DLL_FREQUENCY_MODE</td><td><a href="#virtex5-CMT-DCM[0]-DLL_FREQUENCY_MODE">[enum: DCM_DLL_FREQUENCY_MODE]</a></td><td><a href="#virtex5-CMT-DCM[1]-DLL_FREQUENCY_MODE">[enum: DCM_DLL_FREQUENCY_MODE]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 0</td><td id="virtex5-CMT-DCM[0]-DLL_LIVE_TIME[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][16]">MAIN[2][29][16]</a></td><td id="virtex5-CMT-DCM[1]-DLL_LIVE_TIME[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][16]">MAIN[9][29][16]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 1</td><td id="virtex5-CMT-DCM[0]-DLL_LIVE_TIME[1]"><a href="#virtex5-CMT-bit-MAIN[2][28][16]">MAIN[2][28][16]</a></td><td id="virtex5-CMT-DCM[1]-DLL_LIVE_TIME[1]"><a href="#virtex5-CMT-bit-MAIN[9][28][16]">MAIN[9][28][16]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 2</td><td id="virtex5-CMT-DCM[0]-DLL_LIVE_TIME[2]"><a href="#virtex5-CMT-bit-MAIN[2][28][17]">MAIN[2][28][17]</a></td><td id="virtex5-CMT-DCM[1]-DLL_LIVE_TIME[2]"><a href="#virtex5-CMT-bit-MAIN[9][28][17]">MAIN[9][28][17]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 3</td><td id="virtex5-CMT-DCM[0]-DLL_LIVE_TIME[3]"><a href="#virtex5-CMT-bit-MAIN[2][29][17]">MAIN[2][29][17]</a></td><td id="virtex5-CMT-DCM[1]-DLL_LIVE_TIME[3]"><a href="#virtex5-CMT-bit-MAIN[9][29][17]">MAIN[9][29][17]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 4</td><td id="virtex5-CMT-DCM[0]-DLL_LIVE_TIME[4]"><a href="#virtex5-CMT-bit-MAIN[2][29][18]">MAIN[2][29][18]</a></td><td id="virtex5-CMT-DCM[1]-DLL_LIVE_TIME[4]"><a href="#virtex5-CMT-bit-MAIN[9][29][18]">MAIN[9][29][18]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 5</td><td id="virtex5-CMT-DCM[0]-DLL_LIVE_TIME[5]"><a href="#virtex5-CMT-bit-MAIN[2][28][18]">MAIN[2][28][18]</a></td><td id="virtex5-CMT-DCM[1]-DLL_LIVE_TIME[5]"><a href="#virtex5-CMT-bit-MAIN[9][28][18]">MAIN[9][28][18]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 6</td><td id="virtex5-CMT-DCM[0]-DLL_LIVE_TIME[6]"><a href="#virtex5-CMT-bit-MAIN[2][28][19]">MAIN[2][28][19]</a></td><td id="virtex5-CMT-DCM[1]-DLL_LIVE_TIME[6]"><a href="#virtex5-CMT-bit-MAIN[9][28][19]">MAIN[9][28][19]</a></td></tr>

<tr><td>DLL_LIVE_TIME bit 7</td><td id="virtex5-CMT-DCM[0]-DLL_LIVE_TIME[7]"><a href="#virtex5-CMT-bit-MAIN[2][29][19]">MAIN[2][29][19]</a></td><td id="virtex5-CMT-DCM[1]-DLL_LIVE_TIME[7]"><a href="#virtex5-CMT-bit-MAIN[9][29][19]">MAIN[9][29][19]</a></td></tr>

<tr><td>DLL_PERIOD_LOCK_BY1</td><td id="virtex5-CMT-DCM[0]-DLL_PERIOD_LOCK_BY1"><a href="#virtex5-CMT-bit-MAIN[1][28][36]">MAIN[1][28][36]</a></td><td id="virtex5-CMT-DCM[1]-DLL_PERIOD_LOCK_BY1"><a href="#virtex5-CMT-bit-MAIN[8][28][36]">MAIN[8][28][36]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_CALIBRATION</td><td><a href="#virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_CALIBRATION">[enum: DCM_DLL_PHASE_SHIFT_CALIBRATION]</a></td><td><a href="#virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_CALIBRATION">[enum: DCM_DLL_PHASE_SHIFT_CALIBRATION]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 0</td><td id="virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][48]">MAIN[2][29][48]</a></td><td id="virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][48]">MAIN[9][29][48]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 1</td><td id="virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[1]"><a href="#virtex5-CMT-bit-MAIN[2][28][48]">MAIN[2][28][48]</a></td><td id="virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[1]"><a href="#virtex5-CMT-bit-MAIN[9][28][48]">MAIN[9][28][48]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 2</td><td id="virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[2]"><a href="#virtex5-CMT-bit-MAIN[2][28][49]">MAIN[2][28][49]</a></td><td id="virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[2]"><a href="#virtex5-CMT-bit-MAIN[9][28][49]">MAIN[9][28][49]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 3</td><td id="virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[3]"><a href="#virtex5-CMT-bit-MAIN[2][29][49]">MAIN[2][29][49]</a></td><td id="virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[3]"><a href="#virtex5-CMT-bit-MAIN[9][29][49]">MAIN[9][29][49]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 4</td><td id="virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[4]"><a href="#virtex5-CMT-bit-MAIN[2][29][50]">MAIN[2][29][50]</a></td><td id="virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[4]"><a href="#virtex5-CMT-bit-MAIN[9][29][50]">MAIN[9][29][50]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 5</td><td id="virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[5]"><a href="#virtex5-CMT-bit-MAIN[2][28][50]">MAIN[2][28][50]</a></td><td id="virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[5]"><a href="#virtex5-CMT-bit-MAIN[9][28][50]">MAIN[9][28][50]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 6</td><td id="virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[6]"><a href="#virtex5-CMT-bit-MAIN[2][28][51]">MAIN[2][28][51]</a></td><td id="virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[6]"><a href="#virtex5-CMT-bit-MAIN[9][28][51]">MAIN[9][28][51]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 7</td><td id="virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[7]"><a href="#virtex5-CMT-bit-MAIN[2][29][51]">MAIN[2][29][51]</a></td><td id="virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[7]"><a href="#virtex5-CMT-bit-MAIN[9][29][51]">MAIN[9][29][51]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LFC bit 8</td><td id="virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[8]"><a href="#virtex5-CMT-bit-MAIN[2][29][52]">MAIN[2][29][52]</a></td><td id="virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[8]"><a href="#virtex5-CMT-bit-MAIN[9][29][52]">MAIN[9][29][52]</a></td></tr>

<tr><td>DLL_PHASE_SHIFT_LOCK_BY1</td><td id="virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LOCK_BY1"><a href="#virtex5-CMT-bit-MAIN[1][29][26]">MAIN[1][29][26]</a></td><td id="virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LOCK_BY1"><a href="#virtex5-CMT-bit-MAIN[8][29][26]">MAIN[8][29][26]</a></td></tr>

<tr><td>DLL_PWRD_STICKY_B</td><td id="virtex5-CMT-DCM[0]-DLL_PWRD_STICKY_B"><a href="#virtex5-CMT-bit-MAIN[2][28][59]">!MAIN[2][28][59]</a></td><td id="virtex5-CMT-DCM[1]-DLL_PWRD_STICKY_B"><a href="#virtex5-CMT-bit-MAIN[9][28][59]">!MAIN[9][28][59]</a></td></tr>

<tr><td>DLL_PWRD_ON_SCANMODE_B</td><td id="virtex5-CMT-DCM[0]-DLL_PWRD_ON_SCANMODE_B"><a href="#virtex5-CMT-bit-MAIN[1][28][35]">!MAIN[1][28][35]</a></td><td id="virtex5-CMT-DCM[1]-DLL_PWRD_ON_SCANMODE_B"><a href="#virtex5-CMT-bit-MAIN[8][28][35]">!MAIN[8][28][35]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 0</td><td id="virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][12]">MAIN[2][29][12]</a></td><td id="virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][12]">MAIN[9][29][12]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 1</td><td id="virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[1]"><a href="#virtex5-CMT-bit-MAIN[2][28][12]">MAIN[2][28][12]</a></td><td id="virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[1]"><a href="#virtex5-CMT-bit-MAIN[9][28][12]">MAIN[9][28][12]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 2</td><td id="virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[2]"><a href="#virtex5-CMT-bit-MAIN[2][28][13]">MAIN[2][28][13]</a></td><td id="virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[2]"><a href="#virtex5-CMT-bit-MAIN[9][28][13]">MAIN[9][28][13]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 3</td><td id="virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[3]"><a href="#virtex5-CMT-bit-MAIN[2][29][13]">MAIN[2][29][13]</a></td><td id="virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[3]"><a href="#virtex5-CMT-bit-MAIN[9][29][13]">MAIN[9][29][13]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 4</td><td id="virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[4]"><a href="#virtex5-CMT-bit-MAIN[2][29][14]">MAIN[2][29][14]</a></td><td id="virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[4]"><a href="#virtex5-CMT-bit-MAIN[9][29][14]">MAIN[9][29][14]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 5</td><td id="virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[5]"><a href="#virtex5-CMT-bit-MAIN[2][28][14]">MAIN[2][28][14]</a></td><td id="virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[5]"><a href="#virtex5-CMT-bit-MAIN[9][28][14]">MAIN[9][28][14]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 6</td><td id="virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[6]"><a href="#virtex5-CMT-bit-MAIN[2][28][15]">MAIN[2][28][15]</a></td><td id="virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[6]"><a href="#virtex5-CMT-bit-MAIN[9][28][15]">MAIN[9][28][15]</a></td></tr>

<tr><td>DLL_SETTLE_TIME bit 7</td><td id="virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[7]"><a href="#virtex5-CMT-bit-MAIN[2][29][15]">MAIN[2][29][15]</a></td><td id="virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[7]"><a href="#virtex5-CMT-bit-MAIN[9][29][15]">MAIN[9][29][15]</a></td></tr>

<tr><td>DLL_SYNTH_CLOCK_SPEED</td><td><a href="#virtex5-CMT-DCM[0]-DLL_SYNTH_CLOCK_SPEED">[enum: DCM_DLL_SYNTH_CLOCK_SPEED]</a></td><td><a href="#virtex5-CMT-DCM[1]-DLL_SYNTH_CLOCK_SPEED">[enum: DCM_DLL_SYNTH_CLOCK_SPEED]</a></td></tr>

<tr><td>DLL_TAPINIT_CTL bit 0</td><td id="virtex5-CMT-DCM[0]-DLL_TAPINIT_CTL[0]"><a href="#virtex5-CMT-bit-MAIN[1][28][33]">MAIN[1][28][33]</a></td><td id="virtex5-CMT-DCM[1]-DLL_TAPINIT_CTL[0]"><a href="#virtex5-CMT-bit-MAIN[8][28][33]">MAIN[8][28][33]</a></td></tr>

<tr><td>DLL_TAPINIT_CTL bit 1</td><td id="virtex5-CMT-DCM[0]-DLL_TAPINIT_CTL[1]"><a href="#virtex5-CMT-bit-MAIN[1][29][33]">MAIN[1][29][33]</a></td><td id="virtex5-CMT-DCM[1]-DLL_TAPINIT_CTL[1]"><a href="#virtex5-CMT-bit-MAIN[8][29][33]">MAIN[8][29][33]</a></td></tr>

<tr><td>DLL_TAPINIT_CTL bit 2</td><td id="virtex5-CMT-DCM[0]-DLL_TAPINIT_CTL[2]"><a href="#virtex5-CMT-bit-MAIN[1][29][34]">MAIN[1][29][34]</a></td><td id="virtex5-CMT-DCM[1]-DLL_TAPINIT_CTL[2]"><a href="#virtex5-CMT-bit-MAIN[8][29][34]">MAIN[8][29][34]</a></td></tr>

<tr><td>DLL_TEST_MUX_SEL bit 0</td><td id="virtex5-CMT-DCM[0]-DLL_TEST_MUX_SEL[0]"><a href="#virtex5-CMT-bit-MAIN[2][28][39]">MAIN[2][28][39]</a></td><td id="virtex5-CMT-DCM[1]-DLL_TEST_MUX_SEL[0]"><a href="#virtex5-CMT-bit-MAIN[9][28][39]">MAIN[9][28][39]</a></td></tr>

<tr><td>DLL_TEST_MUX_SEL bit 1</td><td id="virtex5-CMT-DCM[0]-DLL_TEST_MUX_SEL[1]"><a href="#virtex5-CMT-bit-MAIN[2][29][39]">MAIN[2][29][39]</a></td><td id="virtex5-CMT-DCM[1]-DLL_TEST_MUX_SEL[1]"><a href="#virtex5-CMT-bit-MAIN[9][29][39]">MAIN[9][29][39]</a></td></tr>

<tr><td>DLL_ZD1_EN</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_EN"><a href="#virtex5-CMT-bit-MAIN[2][28][11]">MAIN[2][28][11]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_EN"><a href="#virtex5-CMT-bit-MAIN[9][28][11]">MAIN[9][28][11]</a></td></tr>

<tr><td>DLL_ZD1_JF_OVERFLOW_HOLD</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_JF_OVERFLOW_HOLD"><a href="#virtex5-CMT-bit-MAIN[1][28][38]">MAIN[1][28][38]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_JF_OVERFLOW_HOLD"><a href="#virtex5-CMT-bit-MAIN[8][28][38]">MAIN[8][28][38]</a></td></tr>

<tr><td>DLL_ZD1_PHASE_SEL_INIT bit 0</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_PHASE_SEL_INIT[0]"><a href="#virtex5-CMT-bit-MAIN[1][29][35]">MAIN[1][29][35]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_PHASE_SEL_INIT[0]"><a href="#virtex5-CMT-bit-MAIN[8][29][35]">MAIN[8][29][35]</a></td></tr>

<tr><td>DLL_ZD1_PHASE_SEL_INIT bit 1</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_PHASE_SEL_INIT[1]"><a href="#virtex5-CMT-bit-MAIN[1][29][36]">MAIN[1][29][36]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_PHASE_SEL_INIT[1]"><a href="#virtex5-CMT-bit-MAIN[8][29][36]">MAIN[8][29][36]</a></td></tr>

<tr><td>DLL_ZD1_PWC_EN</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_PWC_EN"><a href="#virtex5-CMT-bit-MAIN[2][28][56]">MAIN[2][28][56]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_PWC_EN"><a href="#virtex5-CMT-bit-MAIN[9][28][56]">MAIN[9][28][56]</a></td></tr>

<tr><td>DLL_ZD1_PWC_TAP bit 0</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_PWC_TAP[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][54]">MAIN[2][29][54]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_PWC_TAP[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][54]">MAIN[9][29][54]</a></td></tr>

<tr><td>DLL_ZD1_PWC_TAP bit 1</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_PWC_TAP[1]"><a href="#virtex5-CMT-bit-MAIN[2][28][54]">MAIN[2][28][54]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_PWC_TAP[1]"><a href="#virtex5-CMT-bit-MAIN[9][28][54]">MAIN[9][28][54]</a></td></tr>

<tr><td>DLL_ZD1_PWC_TAP bit 2</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_PWC_TAP[2]"><a href="#virtex5-CMT-bit-MAIN[2][28][55]">MAIN[2][28][55]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_PWC_TAP[2]"><a href="#virtex5-CMT-bit-MAIN[9][28][55]">MAIN[9][28][55]</a></td></tr>

<tr><td>DLL_ZD1_TAP_INIT bit 0</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[0]"><a href="#virtex5-CMT-bit-MAIN[1][29][44]">MAIN[1][29][44]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[0]"><a href="#virtex5-CMT-bit-MAIN[8][29][44]">MAIN[8][29][44]</a></td></tr>

<tr><td>DLL_ZD1_TAP_INIT bit 1</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[1]"><a href="#virtex5-CMT-bit-MAIN[1][28][44]">MAIN[1][28][44]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[1]"><a href="#virtex5-CMT-bit-MAIN[8][28][44]">MAIN[8][28][44]</a></td></tr>

<tr><td>DLL_ZD1_TAP_INIT bit 2</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[2]"><a href="#virtex5-CMT-bit-MAIN[1][28][45]">MAIN[1][28][45]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[2]"><a href="#virtex5-CMT-bit-MAIN[8][28][45]">MAIN[8][28][45]</a></td></tr>

<tr><td>DLL_ZD1_TAP_INIT bit 3</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[3]"><a href="#virtex5-CMT-bit-MAIN[1][29][45]">MAIN[1][29][45]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[3]"><a href="#virtex5-CMT-bit-MAIN[8][29][45]">MAIN[8][29][45]</a></td></tr>

<tr><td>DLL_ZD1_TAP_INIT bit 4</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[4]"><a href="#virtex5-CMT-bit-MAIN[1][29][46]">MAIN[1][29][46]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[4]"><a href="#virtex5-CMT-bit-MAIN[8][29][46]">MAIN[8][29][46]</a></td></tr>

<tr><td>DLL_ZD1_TAP_INIT bit 5</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[5]"><a href="#virtex5-CMT-bit-MAIN[1][28][46]">MAIN[1][28][46]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[5]"><a href="#virtex5-CMT-bit-MAIN[8][28][46]">MAIN[8][28][46]</a></td></tr>

<tr><td>DLL_ZD1_TAP_INIT bit 6</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[6]"><a href="#virtex5-CMT-bit-MAIN[1][28][47]">MAIN[1][28][47]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[6]"><a href="#virtex5-CMT-bit-MAIN[8][28][47]">MAIN[8][28][47]</a></td></tr>

<tr><td>DLL_ZD1_TAP_INIT bit 7</td><td id="virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[7]"><a href="#virtex5-CMT-bit-MAIN[1][29][47]">MAIN[1][29][47]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[7]"><a href="#virtex5-CMT-bit-MAIN[8][29][47]">MAIN[8][29][47]</a></td></tr>

<tr><td>DLL_ZD2_EN</td><td id="virtex5-CMT-DCM[0]-DLL_ZD2_EN"><a href="#virtex5-CMT-bit-MAIN[2][28][10]">MAIN[2][28][10]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD2_EN"><a href="#virtex5-CMT-bit-MAIN[9][28][10]">MAIN[9][28][10]</a></td></tr>

<tr><td>DLL_ZD2_JF_OVERFLOW_HOLD</td><td id="virtex5-CMT-DCM[0]-DLL_ZD2_JF_OVERFLOW_HOLD"><a href="#virtex5-CMT-bit-MAIN[1][29][37]">MAIN[1][29][37]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD2_JF_OVERFLOW_HOLD"><a href="#virtex5-CMT-bit-MAIN[8][29][37]">MAIN[8][29][37]</a></td></tr>

<tr><td>DLL_ZD2_PWC_EN</td><td id="virtex5-CMT-DCM[0]-DLL_ZD2_PWC_EN"><a href="#virtex5-CMT-bit-MAIN[2][28][60]">MAIN[2][28][60]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD2_PWC_EN"><a href="#virtex5-CMT-bit-MAIN[9][28][60]">MAIN[9][28][60]</a></td></tr>

<tr><td>DLL_ZD2_PWC_TAP bit 0</td><td id="virtex5-CMT-DCM[0]-DLL_ZD2_PWC_TAP[0]"><a href="#virtex5-CMT-bit-MAIN[2][28][52]">MAIN[2][28][52]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD2_PWC_TAP[0]"><a href="#virtex5-CMT-bit-MAIN[9][28][52]">MAIN[9][28][52]</a></td></tr>

<tr><td>DLL_ZD2_PWC_TAP bit 1</td><td id="virtex5-CMT-DCM[0]-DLL_ZD2_PWC_TAP[1]"><a href="#virtex5-CMT-bit-MAIN[2][28][53]">MAIN[2][28][53]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD2_PWC_TAP[1]"><a href="#virtex5-CMT-bit-MAIN[9][28][53]">MAIN[9][28][53]</a></td></tr>

<tr><td>DLL_ZD2_PWC_TAP bit 2</td><td id="virtex5-CMT-DCM[0]-DLL_ZD2_PWC_TAP[2]"><a href="#virtex5-CMT-bit-MAIN[2][29][53]">MAIN[2][29][53]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD2_PWC_TAP[2]"><a href="#virtex5-CMT-bit-MAIN[9][29][53]">MAIN[9][29][53]</a></td></tr>

<tr><td>DLL_ZD2_TAP_INIT bit 0</td><td id="virtex5-CMT-DCM[0]-DLL_ZD2_TAP_INIT[0]"><a href="#virtex5-CMT-bit-MAIN[1][29][40]">MAIN[1][29][40]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD2_TAP_INIT[0]"><a href="#virtex5-CMT-bit-MAIN[8][29][40]">MAIN[8][29][40]</a></td></tr>

<tr><td>DLL_ZD2_TAP_INIT bit 1</td><td id="virtex5-CMT-DCM[0]-DLL_ZD2_TAP_INIT[1]"><a href="#virtex5-CMT-bit-MAIN[1][28][40]">MAIN[1][28][40]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD2_TAP_INIT[1]"><a href="#virtex5-CMT-bit-MAIN[8][28][40]">MAIN[8][28][40]</a></td></tr>

<tr><td>DLL_ZD2_TAP_INIT bit 2</td><td id="virtex5-CMT-DCM[0]-DLL_ZD2_TAP_INIT[2]"><a href="#virtex5-CMT-bit-MAIN[1][28][41]">MAIN[1][28][41]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD2_TAP_INIT[2]"><a href="#virtex5-CMT-bit-MAIN[8][28][41]">MAIN[8][28][41]</a></td></tr>

<tr><td>DLL_ZD2_TAP_INIT bit 3</td><td id="virtex5-CMT-DCM[0]-DLL_ZD2_TAP_INIT[3]"><a href="#virtex5-CMT-bit-MAIN[1][29][41]">MAIN[1][29][41]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD2_TAP_INIT[3]"><a href="#virtex5-CMT-bit-MAIN[8][29][41]">MAIN[8][29][41]</a></td></tr>

<tr><td>DLL_ZD2_TAP_INIT bit 4</td><td id="virtex5-CMT-DCM[0]-DLL_ZD2_TAP_INIT[4]"><a href="#virtex5-CMT-bit-MAIN[1][29][42]">MAIN[1][29][42]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD2_TAP_INIT[4]"><a href="#virtex5-CMT-bit-MAIN[8][29][42]">MAIN[8][29][42]</a></td></tr>

<tr><td>DLL_ZD2_TAP_INIT bit 5</td><td id="virtex5-CMT-DCM[0]-DLL_ZD2_TAP_INIT[5]"><a href="#virtex5-CMT-bit-MAIN[1][28][42]">MAIN[1][28][42]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD2_TAP_INIT[5]"><a href="#virtex5-CMT-bit-MAIN[8][28][42]">MAIN[8][28][42]</a></td></tr>

<tr><td>DLL_ZD2_TAP_INIT bit 6</td><td id="virtex5-CMT-DCM[0]-DLL_ZD2_TAP_INIT[6]"><a href="#virtex5-CMT-bit-MAIN[1][28][43]">MAIN[1][28][43]</a></td><td id="virtex5-CMT-DCM[1]-DLL_ZD2_TAP_INIT[6]"><a href="#virtex5-CMT-bit-MAIN[8][28][43]">MAIN[8][28][43]</a></td></tr>

<tr><td>DFS_AVE_FREQ_GAIN</td><td><a href="#virtex5-CMT-DCM[0]-DFS_AVE_FREQ_GAIN">[enum: DCM_DFS_AVE_FREQ_GAIN]</a></td><td><a href="#virtex5-CMT-DCM[1]-DFS_AVE_FREQ_GAIN">[enum: DCM_DFS_AVE_FREQ_GAIN]</a></td></tr>

<tr><td>DFS_AVE_FREQ_SAMPLE_INTERVAL bit 0</td><td id="virtex5-CMT-DCM[0]-DFS_AVE_FREQ_SAMPLE_INTERVAL[0]"><a href="#virtex5-CMT-bit-MAIN[0][28][62]">MAIN[0][28][62]</a></td><td id="virtex5-CMT-DCM[1]-DFS_AVE_FREQ_SAMPLE_INTERVAL[0]"><a href="#virtex5-CMT-bit-MAIN[7][28][62]">MAIN[7][28][62]</a></td></tr>

<tr><td>DFS_AVE_FREQ_SAMPLE_INTERVAL bit 1</td><td id="virtex5-CMT-DCM[0]-DFS_AVE_FREQ_SAMPLE_INTERVAL[1]"><a href="#virtex5-CMT-bit-MAIN[0][28][63]">MAIN[0][28][63]</a></td><td id="virtex5-CMT-DCM[1]-DFS_AVE_FREQ_SAMPLE_INTERVAL[1]"><a href="#virtex5-CMT-bit-MAIN[7][28][63]">MAIN[7][28][63]</a></td></tr>

<tr><td>DFS_AVE_FREQ_SAMPLE_INTERVAL bit 2</td><td id="virtex5-CMT-DCM[0]-DFS_AVE_FREQ_SAMPLE_INTERVAL[2]"><a href="#virtex5-CMT-bit-MAIN[0][29][63]">MAIN[0][29][63]</a></td><td id="virtex5-CMT-DCM[1]-DFS_AVE_FREQ_SAMPLE_INTERVAL[2]"><a href="#virtex5-CMT-bit-MAIN[7][29][63]">MAIN[7][29][63]</a></td></tr>

<tr><td>DFS_CFG_BYPASS</td><td id="virtex5-CMT-DCM[0]-DFS_CFG_BYPASS"><a href="#virtex5-CMT-bit-MAIN[0][29][9]">MAIN[0][29][9]</a></td><td id="virtex5-CMT-DCM[1]-DFS_CFG_BYPASS"><a href="#virtex5-CMT-bit-MAIN[7][29][9]">MAIN[7][29][9]</a></td></tr>

<tr><td>DFS_CUSTOM_FAST_SYNC bit 0</td><td id="virtex5-CMT-DCM[0]-DFS_CUSTOM_FAST_SYNC[0]"><a href="#virtex5-CMT-bit-MAIN[0][28][60]">MAIN[0][28][60]</a></td><td id="virtex5-CMT-DCM[1]-DFS_CUSTOM_FAST_SYNC[0]"><a href="#virtex5-CMT-bit-MAIN[7][28][60]">MAIN[7][28][60]</a></td></tr>

<tr><td>DFS_CUSTOM_FAST_SYNC bit 1</td><td id="virtex5-CMT-DCM[0]-DFS_CUSTOM_FAST_SYNC[1]"><a href="#virtex5-CMT-bit-MAIN[0][28][61]">MAIN[0][28][61]</a></td><td id="virtex5-CMT-DCM[1]-DFS_CUSTOM_FAST_SYNC[1]"><a href="#virtex5-CMT-bit-MAIN[7][28][61]">MAIN[7][28][61]</a></td></tr>

<tr><td>DFS_CUSTOM_FAST_SYNC bit 2</td><td id="virtex5-CMT-DCM[0]-DFS_CUSTOM_FAST_SYNC[2]"><a href="#virtex5-CMT-bit-MAIN[0][29][61]">MAIN[0][29][61]</a></td><td id="virtex5-CMT-DCM[1]-DFS_CUSTOM_FAST_SYNC[2]"><a href="#virtex5-CMT-bit-MAIN[7][29][61]">MAIN[7][29][61]</a></td></tr>

<tr><td>DFS_CUSTOM_FAST_SYNC bit 3</td><td id="virtex5-CMT-DCM[0]-DFS_CUSTOM_FAST_SYNC[3]"><a href="#virtex5-CMT-bit-MAIN[0][29][62]">MAIN[0][29][62]</a></td><td id="virtex5-CMT-DCM[1]-DFS_CUSTOM_FAST_SYNC[3]"><a href="#virtex5-CMT-bit-MAIN[7][29][62]">MAIN[7][29][62]</a></td></tr>

<tr><td>DFS_EARLY_LOCK</td><td id="virtex5-CMT-DCM[0]-DFS_EARLY_LOCK"><a href="#virtex5-CMT-bit-MAIN[0][28][12]">MAIN[0][28][12]</a></td><td id="virtex5-CMT-DCM[1]-DFS_EARLY_LOCK"><a href="#virtex5-CMT-bit-MAIN[7][28][12]">MAIN[7][28][12]</a></td></tr>

<tr><td>DFS_EN</td><td id="virtex5-CMT-DCM[0]-DFS_EN"><a href="#virtex5-CMT-bit-MAIN[0][28][39]">MAIN[0][28][39]</a></td><td id="virtex5-CMT-DCM[1]-DFS_EN"><a href="#virtex5-CMT-bit-MAIN[7][28][39]">MAIN[7][28][39]</a></td></tr>

<tr><td>DFS_EN_RELRST_B</td><td id="virtex5-CMT-DCM[0]-DFS_EN_RELRST_B"><a href="#virtex5-CMT-bit-MAIN[0][29][58]">!MAIN[0][29][58]</a></td><td id="virtex5-CMT-DCM[1]-DFS_EN_RELRST_B"><a href="#virtex5-CMT-bit-MAIN[7][29][58]">!MAIN[7][29][58]</a></td></tr>

<tr><td>DFS_FAST_UPDATE</td><td id="virtex5-CMT-DCM[0]-DFS_FAST_UPDATE"><a href="#virtex5-CMT-bit-MAIN[0][29][39]">MAIN[0][29][39]</a></td><td id="virtex5-CMT-DCM[1]-DFS_FAST_UPDATE"><a href="#virtex5-CMT-bit-MAIN[7][29][39]">MAIN[7][29][39]</a></td></tr>

<tr><td>DFS_FREQUENCY_MODE</td><td><a href="#virtex5-CMT-DCM[0]-DFS_FREQUENCY_MODE">[enum: DCM_DFS_FREQUENCY_MODE]</a></td><td><a href="#virtex5-CMT-DCM[1]-DFS_FREQUENCY_MODE">[enum: DCM_DFS_FREQUENCY_MODE]</a></td></tr>

<tr><td>DFS_HARDSYNC_B bit 0</td><td id="virtex5-CMT-DCM[0]-DFS_HARDSYNC_B[0]"><a href="#virtex5-CMT-bit-MAIN[0][28][15]">MAIN[0][28][15]</a></td><td id="virtex5-CMT-DCM[1]-DFS_HARDSYNC_B[0]"><a href="#virtex5-CMT-bit-MAIN[7][28][15]">MAIN[7][28][15]</a></td></tr>

<tr><td>DFS_HARDSYNC_B bit 1</td><td id="virtex5-CMT-DCM[0]-DFS_HARDSYNC_B[1]"><a href="#virtex5-CMT-bit-MAIN[0][29][15]">MAIN[0][29][15]</a></td><td id="virtex5-CMT-DCM[1]-DFS_HARDSYNC_B[1]"><a href="#virtex5-CMT-bit-MAIN[7][29][15]">MAIN[7][29][15]</a></td></tr>

<tr><td>DFS_HF_TRIM_CAL bit 0</td><td id="virtex5-CMT-DCM[0]-DFS_HF_TRIM_CAL[0]"><a href="#virtex5-CMT-bit-MAIN[0][28][20]">MAIN[0][28][20]</a></td><td id="virtex5-CMT-DCM[1]-DFS_HF_TRIM_CAL[0]"><a href="#virtex5-CMT-bit-MAIN[7][28][20]">MAIN[7][28][20]</a></td></tr>

<tr><td>DFS_HF_TRIM_CAL bit 1</td><td id="virtex5-CMT-DCM[0]-DFS_HF_TRIM_CAL[1]"><a href="#virtex5-CMT-bit-MAIN[0][28][21]">MAIN[0][28][21]</a></td><td id="virtex5-CMT-DCM[1]-DFS_HF_TRIM_CAL[1]"><a href="#virtex5-CMT-bit-MAIN[7][28][21]">MAIN[7][28][21]</a></td></tr>

<tr><td>DFS_HF_TRIM_CAL bit 2</td><td id="virtex5-CMT-DCM[0]-DFS_HF_TRIM_CAL[2]"><a href="#virtex5-CMT-bit-MAIN[0][29][21]">MAIN[0][29][21]</a></td><td id="virtex5-CMT-DCM[1]-DFS_HF_TRIM_CAL[2]"><a href="#virtex5-CMT-bit-MAIN[7][29][21]">MAIN[7][29][21]</a></td></tr>

<tr><td>DFS_JF_LOWER_LIMIT bit 0</td><td id="virtex5-CMT-DCM[0]-DFS_JF_LOWER_LIMIT[0]"><a href="#virtex5-CMT-bit-MAIN[0][29][17]">MAIN[0][29][17]</a></td><td id="virtex5-CMT-DCM[1]-DFS_JF_LOWER_LIMIT[0]"><a href="#virtex5-CMT-bit-MAIN[7][29][17]">MAIN[7][29][17]</a></td></tr>

<tr><td>DFS_JF_LOWER_LIMIT bit 1</td><td id="virtex5-CMT-DCM[0]-DFS_JF_LOWER_LIMIT[1]"><a href="#virtex5-CMT-bit-MAIN[0][29][18]">MAIN[0][29][18]</a></td><td id="virtex5-CMT-DCM[1]-DFS_JF_LOWER_LIMIT[1]"><a href="#virtex5-CMT-bit-MAIN[7][29][18]">MAIN[7][29][18]</a></td></tr>

<tr><td>DFS_JF_LOWER_LIMIT bit 2</td><td id="virtex5-CMT-DCM[0]-DFS_JF_LOWER_LIMIT[2]"><a href="#virtex5-CMT-bit-MAIN[0][28][18]">MAIN[0][28][18]</a></td><td id="virtex5-CMT-DCM[1]-DFS_JF_LOWER_LIMIT[2]"><a href="#virtex5-CMT-bit-MAIN[7][28][18]">MAIN[7][28][18]</a></td></tr>

<tr><td>DFS_JF_LOWER_LIMIT bit 3</td><td id="virtex5-CMT-DCM[0]-DFS_JF_LOWER_LIMIT[3]"><a href="#virtex5-CMT-bit-MAIN[0][28][19]">MAIN[0][28][19]</a></td><td id="virtex5-CMT-DCM[1]-DFS_JF_LOWER_LIMIT[3]"><a href="#virtex5-CMT-bit-MAIN[7][28][19]">MAIN[7][28][19]</a></td></tr>

<tr><td>DFS_MPW_LOW</td><td id="virtex5-CMT-DCM[0]-DFS_MPW_LOW"><a href="#virtex5-CMT-bit-MAIN[0][28][59]">MAIN[0][28][59]</a></td><td id="virtex5-CMT-DCM[1]-DFS_MPW_LOW"><a href="#virtex5-CMT-bit-MAIN[7][28][59]">MAIN[7][28][59]</a></td></tr>

<tr><td>DFS_MPW_HIGH</td><td id="virtex5-CMT-DCM[0]-DFS_MPW_HIGH"><a href="#virtex5-CMT-bit-MAIN[0][29][59]">MAIN[0][29][59]</a></td><td id="virtex5-CMT-DCM[1]-DFS_MPW_HIGH"><a href="#virtex5-CMT-bit-MAIN[7][29][59]">MAIN[7][29][59]</a></td></tr>

<tr><td>DFS_OSC_ON_FX</td><td id="virtex5-CMT-DCM[0]-DFS_OSC_ON_FX"><a href="#virtex5-CMT-bit-MAIN[0][29][19]">MAIN[0][29][19]</a></td><td id="virtex5-CMT-DCM[1]-DFS_OSC_ON_FX"><a href="#virtex5-CMT-bit-MAIN[7][29][19]">MAIN[7][29][19]</a></td></tr>

<tr><td>DFS_OSCILLATOR_MODE</td><td><a href="#virtex5-CMT-DCM[0]-DFS_OSCILLATOR_MODE">[enum: DCM_DFS_OSCILLATOR_MODE]</a></td><td><a href="#virtex5-CMT-DCM[1]-DFS_OSCILLATOR_MODE">[enum: DCM_DFS_OSCILLATOR_MODE]</a></td></tr>

<tr><td>DFS_OUTPUT_PSDLY_ON_CONCUR</td><td id="virtex5-CMT-DCM[0]-DFS_OUTPUT_PSDLY_ON_CONCUR"><a href="#virtex5-CMT-bit-MAIN[0][29][57]">MAIN[0][29][57]</a></td><td id="virtex5-CMT-DCM[1]-DFS_OUTPUT_PSDLY_ON_CONCUR"><a href="#virtex5-CMT-bit-MAIN[7][29][57]">MAIN[7][29][57]</a></td></tr>

<tr><td>DFS_PWRD_CLKIN_STOP_B</td><td id="virtex5-CMT-DCM[0]-DFS_PWRD_CLKIN_STOP_B"><a href="#virtex5-CMT-bit-MAIN[0][29][23]">!MAIN[0][29][23]</a></td><td id="virtex5-CMT-DCM[1]-DFS_PWRD_CLKIN_STOP_B"><a href="#virtex5-CMT-bit-MAIN[7][29][23]">!MAIN[7][29][23]</a></td></tr>

<tr><td>DFS_PWRD_CLKIN_STOP_STICKY_B</td><td id="virtex5-CMT-DCM[0]-DFS_PWRD_CLKIN_STOP_STICKY_B"><a href="#virtex5-CMT-bit-MAIN[0][28][23]">!MAIN[0][28][23]</a></td><td id="virtex5-CMT-DCM[1]-DFS_PWRD_CLKIN_STOP_STICKY_B"><a href="#virtex5-CMT-bit-MAIN[7][28][23]">!MAIN[7][28][23]</a></td></tr>

<tr><td>DFS_PWRD_REPLY_TIMES_OUT_B</td><td id="virtex5-CMT-DCM[0]-DFS_PWRD_REPLY_TIMES_OUT_B"><a href="#virtex5-CMT-bit-MAIN[0][28][22]">!MAIN[0][28][22]</a></td><td id="virtex5-CMT-DCM[1]-DFS_PWRD_REPLY_TIMES_OUT_B"><a href="#virtex5-CMT-bit-MAIN[7][28][22]">!MAIN[7][28][22]</a></td></tr>

<tr><td>DFS_REF_ON_FX</td><td id="virtex5-CMT-DCM[0]-DFS_REF_ON_FX"><a href="#virtex5-CMT-bit-MAIN[0][29][20]">MAIN[0][29][20]</a></td><td id="virtex5-CMT-DCM[1]-DFS_REF_ON_FX"><a href="#virtex5-CMT-bit-MAIN[7][29][20]">MAIN[7][29][20]</a></td></tr>

<tr><td>DFS_SYNC_TO_DLL</td><td id="virtex5-CMT-DCM[0]-DFS_SYNC_TO_DLL"><a href="#virtex5-CMT-bit-MAIN[0][28][38]">MAIN[0][28][38]</a></td><td id="virtex5-CMT-DCM[1]-DFS_SYNC_TO_DLL"><a href="#virtex5-CMT-bit-MAIN[7][28][38]">MAIN[7][28][38]</a></td></tr>

<tr><td>DFS_SYNTH_CLOCK_SPEED bit 0</td><td id="virtex5-CMT-DCM[0]-DFS_SYNTH_CLOCK_SPEED[0]"><a href="#virtex5-CMT-bit-MAIN[0][28][35]">MAIN[0][28][35]</a></td><td id="virtex5-CMT-DCM[1]-DFS_SYNTH_CLOCK_SPEED[0]"><a href="#virtex5-CMT-bit-MAIN[7][28][35]">MAIN[7][28][35]</a></td></tr>

<tr><td>DFS_SYNTH_CLOCK_SPEED bit 1</td><td id="virtex5-CMT-DCM[0]-DFS_SYNTH_CLOCK_SPEED[1]"><a href="#virtex5-CMT-bit-MAIN[0][29][35]">MAIN[0][29][35]</a></td><td id="virtex5-CMT-DCM[1]-DFS_SYNTH_CLOCK_SPEED[1]"><a href="#virtex5-CMT-bit-MAIN[7][29][35]">MAIN[7][29][35]</a></td></tr>

<tr><td>DFS_SYNTH_CLOCK_SPEED bit 2</td><td id="virtex5-CMT-DCM[0]-DFS_SYNTH_CLOCK_SPEED[2]"><a href="#virtex5-CMT-bit-MAIN[0][29][36]">MAIN[0][29][36]</a></td><td id="virtex5-CMT-DCM[1]-DFS_SYNTH_CLOCK_SPEED[2]"><a href="#virtex5-CMT-bit-MAIN[7][29][36]">MAIN[7][29][36]</a></td></tr>

<tr><td>DFS_SYNTH_FAST_SYNCH bit 0</td><td id="virtex5-CMT-DCM[0]-DFS_SYNTH_FAST_SYNCH[0]"><a href="#virtex5-CMT-bit-MAIN[0][29][10]">MAIN[0][29][10]</a></td><td id="virtex5-CMT-DCM[1]-DFS_SYNTH_FAST_SYNCH[0]"><a href="#virtex5-CMT-bit-MAIN[7][29][10]">MAIN[7][29][10]</a></td></tr>

<tr><td>DFS_SYNTH_FAST_SYNCH bit 1</td><td id="virtex5-CMT-DCM[0]-DFS_SYNTH_FAST_SYNCH[1]"><a href="#virtex5-CMT-bit-MAIN[0][28][10]">MAIN[0][28][10]</a></td><td id="virtex5-CMT-DCM[1]-DFS_SYNTH_FAST_SYNCH[1]"><a href="#virtex5-CMT-bit-MAIN[7][28][10]">MAIN[7][28][10]</a></td></tr>

<tr><td>DFS_TAPTRIM bit 0</td><td id="virtex5-CMT-DCM[0]-DFS_TAPTRIM[0]"><a href="#virtex5-CMT-bit-MAIN[0][29][40]">MAIN[0][29][40]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TAPTRIM[0]"><a href="#virtex5-CMT-bit-MAIN[7][29][40]">MAIN[7][29][40]</a></td></tr>

<tr><td>DFS_TAPTRIM bit 1</td><td id="virtex5-CMT-DCM[0]-DFS_TAPTRIM[1]"><a href="#virtex5-CMT-bit-MAIN[0][28][40]">MAIN[0][28][40]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TAPTRIM[1]"><a href="#virtex5-CMT-bit-MAIN[7][28][40]">MAIN[7][28][40]</a></td></tr>

<tr><td>DFS_TAPTRIM bit 2</td><td id="virtex5-CMT-DCM[0]-DFS_TAPTRIM[2]"><a href="#virtex5-CMT-bit-MAIN[0][28][41]">MAIN[0][28][41]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TAPTRIM[2]"><a href="#virtex5-CMT-bit-MAIN[7][28][41]">MAIN[7][28][41]</a></td></tr>

<tr><td>DFS_TAPTRIM bit 3</td><td id="virtex5-CMT-DCM[0]-DFS_TAPTRIM[3]"><a href="#virtex5-CMT-bit-MAIN[0][29][41]">MAIN[0][29][41]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TAPTRIM[3]"><a href="#virtex5-CMT-bit-MAIN[7][29][41]">MAIN[7][29][41]</a></td></tr>

<tr><td>DFS_TAPTRIM bit 4</td><td id="virtex5-CMT-DCM[0]-DFS_TAPTRIM[4]"><a href="#virtex5-CMT-bit-MAIN[0][29][42]">MAIN[0][29][42]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TAPTRIM[4]"><a href="#virtex5-CMT-bit-MAIN[7][29][42]">MAIN[7][29][42]</a></td></tr>

<tr><td>DFS_TAPTRIM bit 5</td><td id="virtex5-CMT-DCM[0]-DFS_TAPTRIM[5]"><a href="#virtex5-CMT-bit-MAIN[0][28][42]">MAIN[0][28][42]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TAPTRIM[5]"><a href="#virtex5-CMT-bit-MAIN[7][28][42]">MAIN[7][28][42]</a></td></tr>

<tr><td>DFS_TAPTRIM bit 6</td><td id="virtex5-CMT-DCM[0]-DFS_TAPTRIM[6]"><a href="#virtex5-CMT-bit-MAIN[0][28][43]">MAIN[0][28][43]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TAPTRIM[6]"><a href="#virtex5-CMT-bit-MAIN[7][28][43]">MAIN[7][28][43]</a></td></tr>

<tr><td>DFS_TAPTRIM bit 7</td><td id="virtex5-CMT-DCM[0]-DFS_TAPTRIM[7]"><a href="#virtex5-CMT-bit-MAIN[0][29][43]">MAIN[0][29][43]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TAPTRIM[7]"><a href="#virtex5-CMT-bit-MAIN[7][29][43]">MAIN[7][29][43]</a></td></tr>

<tr><td>DFS_TAPTRIM bit 8</td><td id="virtex5-CMT-DCM[0]-DFS_TAPTRIM[8]"><a href="#virtex5-CMT-bit-MAIN[0][29][44]">MAIN[0][29][44]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TAPTRIM[8]"><a href="#virtex5-CMT-bit-MAIN[7][29][44]">MAIN[7][29][44]</a></td></tr>

<tr><td>DFS_TAPTRIM bit 9</td><td id="virtex5-CMT-DCM[0]-DFS_TAPTRIM[9]"><a href="#virtex5-CMT-bit-MAIN[0][28][44]">MAIN[0][28][44]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TAPTRIM[9]"><a href="#virtex5-CMT-bit-MAIN[7][28][44]">MAIN[7][28][44]</a></td></tr>

<tr><td>DFS_TAPTRIM bit 10</td><td id="virtex5-CMT-DCM[0]-DFS_TAPTRIM[10]"><a href="#virtex5-CMT-bit-MAIN[0][28][45]">MAIN[0][28][45]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TAPTRIM[10]"><a href="#virtex5-CMT-bit-MAIN[7][28][45]">MAIN[7][28][45]</a></td></tr>

<tr><td>DFS_TWEAK bit 0</td><td id="virtex5-CMT-DCM[0]-DFS_TWEAK[0]"><a href="#virtex5-CMT-bit-MAIN[0][29][48]">MAIN[0][29][48]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TWEAK[0]"><a href="#virtex5-CMT-bit-MAIN[7][29][48]">MAIN[7][29][48]</a></td></tr>

<tr><td>DFS_TWEAK bit 1</td><td id="virtex5-CMT-DCM[0]-DFS_TWEAK[1]"><a href="#virtex5-CMT-bit-MAIN[0][28][48]">MAIN[0][28][48]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TWEAK[1]"><a href="#virtex5-CMT-bit-MAIN[7][28][48]">MAIN[7][28][48]</a></td></tr>

<tr><td>DFS_TWEAK bit 2</td><td id="virtex5-CMT-DCM[0]-DFS_TWEAK[2]"><a href="#virtex5-CMT-bit-MAIN[0][28][49]">MAIN[0][28][49]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TWEAK[2]"><a href="#virtex5-CMT-bit-MAIN[7][28][49]">MAIN[7][28][49]</a></td></tr>

<tr><td>DFS_TWEAK bit 3</td><td id="virtex5-CMT-DCM[0]-DFS_TWEAK[3]"><a href="#virtex5-CMT-bit-MAIN[0][29][49]">MAIN[0][29][49]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TWEAK[3]"><a href="#virtex5-CMT-bit-MAIN[7][29][49]">MAIN[7][29][49]</a></td></tr>

<tr><td>DFS_TWEAK bit 4</td><td id="virtex5-CMT-DCM[0]-DFS_TWEAK[4]"><a href="#virtex5-CMT-bit-MAIN[0][29][50]">MAIN[0][29][50]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TWEAK[4]"><a href="#virtex5-CMT-bit-MAIN[7][29][50]">MAIN[7][29][50]</a></td></tr>

<tr><td>DFS_TWEAK bit 5</td><td id="virtex5-CMT-DCM[0]-DFS_TWEAK[5]"><a href="#virtex5-CMT-bit-MAIN[0][28][50]">MAIN[0][28][50]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TWEAK[5]"><a href="#virtex5-CMT-bit-MAIN[7][28][50]">MAIN[7][28][50]</a></td></tr>

<tr><td>DFS_TWEAK bit 6</td><td id="virtex5-CMT-DCM[0]-DFS_TWEAK[6]"><a href="#virtex5-CMT-bit-MAIN[0][28][51]">MAIN[0][28][51]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TWEAK[6]"><a href="#virtex5-CMT-bit-MAIN[7][28][51]">MAIN[7][28][51]</a></td></tr>

<tr><td>DFS_TWEAK bit 7</td><td id="virtex5-CMT-DCM[0]-DFS_TWEAK[7]"><a href="#virtex5-CMT-bit-MAIN[0][29][51]">MAIN[0][29][51]</a></td><td id="virtex5-CMT-DCM[1]-DFS_TWEAK[7]"><a href="#virtex5-CMT-bit-MAIN[7][29][51]">MAIN[7][29][51]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT enum DCM_CLKDV_MODE</caption>
<thead>
<tr id="virtex5-CMT-DCM[0]-CLKDV_MODE"><th>DCM[0].CLKDV_MODE</th><td id="virtex5-CMT-DCM[0]-CLKDV_MODE[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][32]">MAIN[2][29][32]</a></td></tr>

<tr id="virtex5-CMT-DCM[1]-CLKDV_MODE"><th>DCM[1].CLKDV_MODE</th><td id="virtex5-CMT-DCM[1]-CLKDV_MODE[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][32]">MAIN[9][29][32]</a></td></tr>

</thead>

<tbody>
<tr><td>HALF</td><td>0</td></tr>

<tr><td>INT</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT enum DCM_PS_MODE</caption>
<thead>
<tr id="virtex5-CMT-DCM[0]-PS_MODE"><th>DCM[0].PS_MODE</th><td id="virtex5-CMT-DCM[0]-PS_MODE[0]"><a href="#virtex5-CMT-bit-MAIN[2][29][10]">MAIN[2][29][10]</a></td></tr>

<tr id="virtex5-CMT-DCM[1]-PS_MODE"><th>DCM[1].PS_MODE</th><td id="virtex5-CMT-DCM[1]-PS_MODE[0]"><a href="#virtex5-CMT-bit-MAIN[9][29][10]">MAIN[9][29][10]</a></td></tr>

</thead>

<tbody>
<tr><td>CLKIN</td><td>1</td></tr>

<tr><td>CLKFB</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT enum DCM_IODLY_MUX</caption>
<thead>
<tr id="virtex5-CMT-DCM[0]-DCM_CLKFB_IODLY_MUXINSEL"><th>DCM[0].DCM_CLKFB_IODLY_MUXINSEL</th><td id="virtex5-CMT-DCM[0]-DCM_CLKFB_IODLY_MUXINSEL[0]"><a href="#virtex5-CMT-bit-MAIN[0][29][38]">MAIN[0][29][38]</a></td></tr>

<tr id="virtex5-CMT-DCM[1]-DCM_CLKFB_IODLY_MUXINSEL"><th>DCM[1].DCM_CLKFB_IODLY_MUXINSEL</th><td id="virtex5-CMT-DCM[1]-DCM_CLKFB_IODLY_MUXINSEL[0]"><a href="#virtex5-CMT-bit-MAIN[7][29][38]">MAIN[7][29][38]</a></td></tr>

<tr id="virtex5-CMT-DCM[0]-DCM_CLKFB_IODLY_MUXOUT_SEL"><th>DCM[0].DCM_CLKFB_IODLY_MUXOUT_SEL</th><td id="virtex5-CMT-DCM[0]-DCM_CLKFB_IODLY_MUXOUT_SEL[0]"><a href="#virtex5-CMT-bit-MAIN[0][29][24]">MAIN[0][29][24]</a></td></tr>

<tr id="virtex5-CMT-DCM[1]-DCM_CLKFB_IODLY_MUXOUT_SEL"><th>DCM[1].DCM_CLKFB_IODLY_MUXOUT_SEL</th><td id="virtex5-CMT-DCM[1]-DCM_CLKFB_IODLY_MUXOUT_SEL[0]"><a href="#virtex5-CMT-bit-MAIN[7][29][24]">MAIN[7][29][24]</a></td></tr>

<tr id="virtex5-CMT-DCM[0]-DCM_CLKIN_IODLY_MUXINSEL"><th>DCM[0].DCM_CLKIN_IODLY_MUXINSEL</th><td id="virtex5-CMT-DCM[0]-DCM_CLKIN_IODLY_MUXINSEL[0]"><a href="#virtex5-CMT-bit-MAIN[0][29][37]">MAIN[0][29][37]</a></td></tr>

<tr id="virtex5-CMT-DCM[1]-DCM_CLKIN_IODLY_MUXINSEL"><th>DCM[1].DCM_CLKIN_IODLY_MUXINSEL</th><td id="virtex5-CMT-DCM[1]-DCM_CLKIN_IODLY_MUXINSEL[0]"><a href="#virtex5-CMT-bit-MAIN[7][29][37]">MAIN[7][29][37]</a></td></tr>

<tr id="virtex5-CMT-DCM[0]-DCM_CLKIN_IODLY_MUXOUT_SEL"><th>DCM[0].DCM_CLKIN_IODLY_MUXOUT_SEL</th><td id="virtex5-CMT-DCM[0]-DCM_CLKIN_IODLY_MUXOUT_SEL[0]"><a href="#virtex5-CMT-bit-MAIN[0][28][24]">MAIN[0][28][24]</a></td></tr>

<tr id="virtex5-CMT-DCM[1]-DCM_CLKIN_IODLY_MUXOUT_SEL"><th>DCM[1].DCM_CLKIN_IODLY_MUXOUT_SEL</th><td id="virtex5-CMT-DCM[1]-DCM_CLKIN_IODLY_MUXOUT_SEL[0]"><a href="#virtex5-CMT-bit-MAIN[7][28][24]">MAIN[7][28][24]</a></td></tr>

</thead>

<tbody>
<tr><td>PASS</td><td>0</td></tr>

<tr><td>DELAY_LINE</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT enum DCM_DLL_FREQUENCY_MODE</caption>
<thead>
<tr id="virtex5-CMT-DCM[0]-DLL_FREQUENCY_MODE"><th>DCM[0].DLL_FREQUENCY_MODE</th><td id="virtex5-CMT-DCM[0]-DLL_FREQUENCY_MODE[1]"><a href="#virtex5-CMT-bit-MAIN[2][29][9]">MAIN[2][29][9]</a></td><td id="virtex5-CMT-DCM[0]-DLL_FREQUENCY_MODE[0]"><a href="#virtex5-CMT-bit-MAIN[2][28][9]">MAIN[2][28][9]</a></td></tr>

<tr id="virtex5-CMT-DCM[1]-DLL_FREQUENCY_MODE"><th>DCM[1].DLL_FREQUENCY_MODE</th><td id="virtex5-CMT-DCM[1]-DLL_FREQUENCY_MODE[1]"><a href="#virtex5-CMT-bit-MAIN[9][29][9]">MAIN[9][29][9]</a></td><td id="virtex5-CMT-DCM[1]-DLL_FREQUENCY_MODE[0]"><a href="#virtex5-CMT-bit-MAIN[9][28][9]">MAIN[9][28][9]</a></td></tr>

</thead>

<tbody>
<tr><td>LOW</td><td>0</td><td>0</td></tr>

<tr><td>HIGH</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT enum DCM_DLL_PHASE_SHIFT_CALIBRATION</caption>
<thead>
<tr id="virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_CALIBRATION"><th>DCM[0].DLL_PHASE_SHIFT_CALIBRATION</th><td id="virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_CALIBRATION[1]"><a href="#virtex5-CMT-bit-MAIN[1][28][24]">MAIN[1][28][24]</a></td><td id="virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_CALIBRATION[0]"><a href="#virtex5-CMT-bit-MAIN[1][29][24]">MAIN[1][29][24]</a></td></tr>

<tr id="virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_CALIBRATION"><th>DCM[1].DLL_PHASE_SHIFT_CALIBRATION</th><td id="virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_CALIBRATION[1]"><a href="#virtex5-CMT-bit-MAIN[8][28][24]">MAIN[8][28][24]</a></td><td id="virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_CALIBRATION[0]"><a href="#virtex5-CMT-bit-MAIN[8][29][24]">MAIN[8][29][24]</a></td></tr>

</thead>

<tbody>
<tr><td>AUTO_DPS</td><td>0</td><td>0</td></tr>

<tr><td>CONFIG</td><td>0</td><td>1</td></tr>

<tr><td>MASK</td><td>1</td><td>0</td></tr>

<tr><td>AUTO_ZD2</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT enum DCM_DLL_SYNTH_CLOCK_SPEED</caption>
<thead>
<tr id="virtex5-CMT-DCM[0]-DLL_SYNTH_CLOCK_SPEED"><th>DCM[0].DLL_SYNTH_CLOCK_SPEED</th><td id="virtex5-CMT-DCM[0]-DLL_SYNTH_CLOCK_SPEED[1]"><a href="#virtex5-CMT-bit-MAIN[0][28][34]">MAIN[0][28][34]</a></td><td id="virtex5-CMT-DCM[0]-DLL_SYNTH_CLOCK_SPEED[0]"><a href="#virtex5-CMT-bit-MAIN[0][29][34]">MAIN[0][29][34]</a></td></tr>

<tr id="virtex5-CMT-DCM[1]-DLL_SYNTH_CLOCK_SPEED"><th>DCM[1].DLL_SYNTH_CLOCK_SPEED</th><td id="virtex5-CMT-DCM[1]-DLL_SYNTH_CLOCK_SPEED[1]"><a href="#virtex5-CMT-bit-MAIN[7][28][34]">MAIN[7][28][34]</a></td><td id="virtex5-CMT-DCM[1]-DLL_SYNTH_CLOCK_SPEED[0]"><a href="#virtex5-CMT-bit-MAIN[7][29][34]">MAIN[7][29][34]</a></td></tr>

</thead>

<tbody>
<tr><td>NORMAL</td><td>0</td><td>0</td></tr>

<tr><td>HALF</td><td>0</td><td>1</td></tr>

<tr><td>QUARTER</td><td>1</td><td>0</td></tr>

<tr><td>VDD</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT enum DCM_DFS_AVE_FREQ_GAIN</caption>
<thead>
<tr id="virtex5-CMT-DCM[0]-DFS_AVE_FREQ_GAIN"><th>DCM[0].DFS_AVE_FREQ_GAIN</th><td id="virtex5-CMT-DCM[0]-DFS_AVE_FREQ_GAIN[2]"><a href="#virtex5-CMT-bit-MAIN[0][29][12]">MAIN[0][29][12]</a></td><td id="virtex5-CMT-DCM[0]-DFS_AVE_FREQ_GAIN[1]"><a href="#virtex5-CMT-bit-MAIN[0][28][11]">MAIN[0][28][11]</a></td><td id="virtex5-CMT-DCM[0]-DFS_AVE_FREQ_GAIN[0]"><a href="#virtex5-CMT-bit-MAIN[0][29][11]">MAIN[0][29][11]</a></td></tr>

<tr id="virtex5-CMT-DCM[1]-DFS_AVE_FREQ_GAIN"><th>DCM[1].DFS_AVE_FREQ_GAIN</th><td id="virtex5-CMT-DCM[1]-DFS_AVE_FREQ_GAIN[2]"><a href="#virtex5-CMT-bit-MAIN[7][29][12]">MAIN[7][29][12]</a></td><td id="virtex5-CMT-DCM[1]-DFS_AVE_FREQ_GAIN[1]"><a href="#virtex5-CMT-bit-MAIN[7][28][11]">MAIN[7][28][11]</a></td><td id="virtex5-CMT-DCM[1]-DFS_AVE_FREQ_GAIN[0]"><a href="#virtex5-CMT-bit-MAIN[7][29][11]">MAIN[7][29][11]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_0P5</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_0P25</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_0P125</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_1P0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_2P0</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>_4P0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_8P0</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT enum DCM_DFS_FREQUENCY_MODE</caption>
<thead>
<tr id="virtex5-CMT-DCM[0]-DFS_FREQUENCY_MODE"><th>DCM[0].DFS_FREQUENCY_MODE</th><td id="virtex5-CMT-DCM[0]-DFS_FREQUENCY_MODE[0]"><a href="#virtex5-CMT-bit-MAIN[0][28][9]">MAIN[0][28][9]</a></td></tr>

<tr id="virtex5-CMT-DCM[1]-DFS_FREQUENCY_MODE"><th>DCM[1].DFS_FREQUENCY_MODE</th><td id="virtex5-CMT-DCM[1]-DFS_FREQUENCY_MODE[0]"><a href="#virtex5-CMT-bit-MAIN[7][28][9]">MAIN[7][28][9]</a></td></tr>

</thead>

<tbody>
<tr><td>LOW</td><td>0</td></tr>

<tr><td>HIGH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT enum DCM_DFS_OSCILLATOR_MODE</caption>
<thead>
<tr id="virtex5-CMT-DCM[0]-DFS_OSCILLATOR_MODE"><th>DCM[0].DFS_OSCILLATOR_MODE</th><td id="virtex5-CMT-DCM[0]-DFS_OSCILLATOR_MODE[0]"><a href="#virtex5-CMT-bit-MAIN[0][28][8]">MAIN[0][28][8]</a></td></tr>

<tr id="virtex5-CMT-DCM[1]-DFS_OSCILLATOR_MODE"><th>DCM[1].DFS_OSCILLATOR_MODE</th><td id="virtex5-CMT-DCM[1]-DFS_OSCILLATOR_MODE[0]"><a href="#virtex5-CMT-bit-MAIN[7][28][8]">MAIN[7][28][8]</a></td></tr>

</thead>

<tbody>
<tr><td>PHASE_FREQ_LOCK</td><td>0</td></tr>

<tr><td>AVE_FREQ_LOCK</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pll_v5"><a class="header" href="#bels-pll_v5">Bels PLL_V5</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 CMT bel PLL_V5 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PLL</th></tr>

</thead>

<tbody>
<tr><td>CLKIN1</td><td>in</td><td>CELL[0].IMUX_PLL_CLKIN1</td></tr>

<tr><td>CLKIN2</td><td>in</td><td>CELL[0].IMUX_PLL_CLKIN2</td></tr>

<tr><td>CLKINSEL</td><td>in</td><td id="virtex5-CMT-PLL-inpinv-CLKINSEL">CELL[4].IMUX_IMUX[30] invert by <a href="#virtex5-CMT-bit-MAIN[6][29][44]">!MAIN[6][29][44]</a></td></tr>

<tr><td>CLKFBIN</td><td>in</td><td>CELL[0].IMUX_PLL_CLKFB</td></tr>

<tr><td>RST</td><td>in</td><td id="virtex5-CMT-PLL-inpinv-RST">CELL[4].IMUX_CTRL_SITE[0] invert by <a href="#virtex5-CMT-bit-MAIN[6][29][40]">MAIN[6][29][40]</a></td></tr>

<tr><td>REL</td><td>in</td><td id="virtex5-CMT-PLL-inpinv-REL">CELL[4].IMUX_IMUX[19] invert by <a href="#virtex5-CMT-bit-MAIN[6][29][41]">MAIN[6][29][41]</a></td></tr>

<tr><td>DCLK</td><td>in</td><td>CELL[5].IMUX_CLK[0]</td></tr>

<tr><td>DEN</td><td>in</td><td>CELL[5].IMUX_IMUX[38]</td></tr>

<tr><td>DWE</td><td>in</td><td>CELL[5].IMUX_IMUX[9]</td></tr>

<tr><td>DADDR[0]</td><td>in</td><td>CELL[5].IMUX_IMUX[20]</td></tr>

<tr><td>DADDR[1]</td><td>in</td><td>CELL[5].IMUX_IMUX[37]</td></tr>

<tr><td>DADDR[2]</td><td>in</td><td>CELL[5].IMUX_IMUX[1]</td></tr>

<tr><td>DADDR[3]</td><td>in</td><td>CELL[5].IMUX_IMUX[12]</td></tr>

<tr><td>DADDR[4]</td><td>in</td><td>CELL[4].IMUX_IMUX[35]</td></tr>

<tr><td>DI[0]</td><td>in</td><td>CELL[6].IMUX_IMUX[15]</td></tr>

<tr><td>DI[1]</td><td>in</td><td>CELL[6].IMUX_IMUX[9]</td></tr>

<tr><td>DI[2]</td><td>in</td><td>CELL[6].IMUX_IMUX[3]</td></tr>

<tr><td>DI[3]</td><td>in</td><td>CELL[6].IMUX_IMUX[44]</td></tr>

<tr><td>DI[4]</td><td>in</td><td>CELL[6].IMUX_IMUX[20]</td></tr>

<tr><td>DI[5]</td><td>in</td><td>CELL[6].IMUX_IMUX[2]</td></tr>

<tr><td>DI[6]</td><td>in</td><td>CELL[6].IMUX_IMUX[13]</td></tr>

<tr><td>DI[7]</td><td>in</td><td>CELL[6].IMUX_IMUX[19]</td></tr>

<tr><td>DI[8]</td><td>in</td><td>CELL[6].IMUX_IMUX[30]</td></tr>

<tr><td>DI[9]</td><td>in</td><td>CELL[6].IMUX_IMUX[12]</td></tr>

<tr><td>DI[10]</td><td>in</td><td>CELL[5].IMUX_IMUX[35]</td></tr>

<tr><td>DI[11]</td><td>in</td><td>CELL[5].IMUX_IMUX[41]</td></tr>

<tr><td>DI[12]</td><td>in</td><td>CELL[5].IMUX_IMUX[46]</td></tr>

<tr><td>DI[13]</td><td>in</td><td>CELL[5].IMUX_IMUX[28]</td></tr>

<tr><td>DI[14]</td><td>in</td><td>CELL[5].IMUX_IMUX[45]</td></tr>

<tr><td>DI[15]</td><td>in</td><td>CELL[5].IMUX_IMUX[4]</td></tr>

<tr><td>CLKBRST</td><td>in</td><td id="virtex5-CMT-PLL-inpinv-CLKBRST">CELL[5].IMUX_IMUX[19] invert by <a href="#virtex5-CMT-bit-MAIN[6][29][42]">MAIN[6][29][42]</a></td></tr>

<tr><td>ENOUTSYNC</td><td>in</td><td id="virtex5-CMT-PLL-inpinv-ENOUTSYNC">CELL[4].IMUX_IMUX[0] invert by <a href="#virtex5-CMT-bit-MAIN[6][28][42]">MAIN[6][28][42]</a></td></tr>

<tr><td>MANPDLF</td><td>in</td><td id="virtex5-CMT-PLL-inpinv-MANPDLF">CELL[3].IMUX_IMUX[37] invert by <a href="#virtex5-CMT-bit-MAIN[6][28][40]">MAIN[6][28][40]</a></td></tr>

<tr><td>MANPULF</td><td>in</td><td id="virtex5-CMT-PLL-inpinv-MANPULF">CELL[3].IMUX_IMUX[2] invert by <a href="#virtex5-CMT-bit-MAIN[6][28][41]">MAIN[6][28][41]</a></td></tr>

<tr><td>SKEWRST</td><td>in</td><td id="virtex5-CMT-PLL-inpinv-SKEWRST">CELL[3].IMUX_IMUX[28] invert by <a href="#virtex5-CMT-bit-MAIN[6][29][47]">MAIN[6][29][47]</a></td></tr>

<tr><td>SKEWSTB</td><td>in</td><td id="virtex5-CMT-PLL-inpinv-SKEWSTB">CELL[3].IMUX_CLK[1] invert by <a href="#virtex5-CMT-bit-MAIN[6][28][47]">MAIN[6][28][47]</a></td></tr>

<tr><td>SKEWCLKIN1</td><td>in</td><td id="virtex5-CMT-PLL-inpinv-SKEWCLKIN1">CELL[0].OMUX_PLL_SKEWCLKIN2 invert by <a href="#virtex5-CMT-bit-MAIN[6][29][46]">MAIN[6][29][46]</a></td></tr>

<tr><td>SKEWCLKIN2</td><td>in</td><td id="virtex5-CMT-PLL-inpinv-SKEWCLKIN2">CELL[0].OMUX_PLL_SKEWCLKIN1 invert by <a href="#virtex5-CMT-bit-MAIN[6][28][46]">MAIN[6][28][46]</a></td></tr>

<tr><td>TEST_CLKIN</td><td>out</td><td>CELL[0].TEST_PLL_CLKIN</td></tr>

<tr><td>CLKOUT0</td><td>out</td><td>CELL[0].OUT_CMT[12]</td></tr>

<tr><td>CLKOUT1</td><td>out</td><td>CELL[0].OUT_CMT[13]</td></tr>

<tr><td>CLKOUT2</td><td>out</td><td>CELL[0].OUT_CMT[14]</td></tr>

<tr><td>CLKOUT3</td><td>out</td><td>CELL[0].OUT_CMT[15]</td></tr>

<tr><td>CLKOUT4</td><td>out</td><td>CELL[0].OUT_CMT[16]</td></tr>

<tr><td>CLKOUT5</td><td>out</td><td>CELL[0].OUT_CMT[17]</td></tr>

<tr><td>CLKFBOUT</td><td>out</td><td>CELL[0].OUT_CMT[11]</td></tr>

<tr><td>CLKOUTDCM0</td><td>out</td><td>CELL[0].OUT_PLL_CLKOUTDCM[0]</td></tr>

<tr><td>CLKOUTDCM1</td><td>out</td><td>CELL[0].OUT_PLL_CLKOUTDCM[1]</td></tr>

<tr><td>CLKOUTDCM2</td><td>out</td><td>CELL[0].OUT_PLL_CLKOUTDCM[2]</td></tr>

<tr><td>CLKOUTDCM3</td><td>out</td><td>CELL[0].OUT_PLL_CLKOUTDCM[3]</td></tr>

<tr><td>CLKOUTDCM4</td><td>out</td><td>CELL[0].OUT_PLL_CLKOUTDCM[4]</td></tr>

<tr><td>CLKOUTDCM5</td><td>out</td><td>CELL[0].OUT_PLL_CLKOUTDCM[5]</td></tr>

<tr><td>CLKFBDCM</td><td>out</td><td>CELL[0].OUT_PLL_CLKFBDCM</td></tr>

<tr><td>LOCKED</td><td>out</td><td>CELL[3].OUT_BEL[21], CELL[4].OUT_BEL[22]</td></tr>

<tr><td>DRDY</td><td>out</td><td>CELL[5].OUT_BEL[9]</td></tr>

<tr><td>DO[0]</td><td>out</td><td>CELL[6].OUT_BEL[3]</td></tr>

<tr><td>DO[1]</td><td>out</td><td>CELL[6].OUT_BEL[6]</td></tr>

<tr><td>DO[2]</td><td>out</td><td>CELL[6].OUT_BEL[20]</td></tr>

<tr><td>DO[3]</td><td>out</td><td>CELL[6].OUT_BEL[23]</td></tr>

<tr><td>DO[4]</td><td>out</td><td>CELL[6].OUT_BEL[19]</td></tr>

<tr><td>DO[5]</td><td>out</td><td>CELL[6].OUT_BEL[13]</td></tr>

<tr><td>DO[6]</td><td>out</td><td>CELL[6].OUT_BEL[1]</td></tr>

<tr><td>DO[7]</td><td>out</td><td>CELL[6].OUT_BEL[4]</td></tr>

<tr><td>DO[8]</td><td>out</td><td>CELL[6].OUT_BEL[18]</td></tr>

<tr><td>DO[9]</td><td>out</td><td>CELL[6].OUT_BEL[8]</td></tr>

<tr><td>DO[10]</td><td>out</td><td>CELL[5].OUT_BEL[11]</td></tr>

<tr><td>DO[11]</td><td>out</td><td>CELL[5].OUT_BEL[17]</td></tr>

<tr><td>DO[12]</td><td>out</td><td>CELL[5].OUT_BEL[7]</td></tr>

<tr><td>DO[13]</td><td>out</td><td>CELL[5].OUT_BEL[2]</td></tr>

<tr><td>DO[14]</td><td>out</td><td>CELL[5].OUT_BEL[14]</td></tr>

<tr><td>DO[15]</td><td>out</td><td>CELL[5].OUT_BEL[16]</td></tr>

<tr><td>TEST[0]</td><td>out</td><td>CELL[3].OUT_BEL[19]</td></tr>

<tr><td>TEST[1]</td><td>out</td><td>CELL[3].OUT_BEL[9]</td></tr>

<tr><td>TEST[2]</td><td>out</td><td>CELL[3].OUT_BEL[23]</td></tr>

<tr><td>TEST[3]</td><td>out</td><td>CELL[3].OUT_BEL[20]</td></tr>

<tr><td>TEST[4]</td><td>out</td><td>CELL[3].OUT_BEL[16]</td></tr>

<tr><td>TEST[5]</td><td>out</td><td>CELL[3].OUT_BEL[3]</td></tr>

<tr><td>TEST[6]</td><td>out</td><td>CELL[3].OUT_BEL[2]</td></tr>

<tr><td>TEST[7]</td><td>out</td><td>CELL[3].OUT_BEL[7]</td></tr>

<tr><td>TEST[8]</td><td>out</td><td>CELL[3].OUT_BEL[15]</td></tr>

<tr><td>TEST[9]</td><td>out</td><td>CELL[3].OUT_BEL[17]</td></tr>

<tr><td>TEST[10]</td><td>out</td><td>CELL[3].OUT_BEL[11]</td></tr>

<tr><td>TEST[11]</td><td>out</td><td>CELL[4].OUT_BEL[8]</td></tr>

<tr><td>TEST[12]</td><td>out</td><td>CELL[4].OUT_BEL[18]</td></tr>

<tr><td>TEST[13]</td><td>out</td><td>CELL[4].OUT_BEL[4]</td></tr>

<tr><td>TEST[14]</td><td>out</td><td>CELL[4].OUT_BEL[1]</td></tr>

<tr><td>TEST[15]</td><td>out</td><td>CELL[4].OUT_BEL[5]</td></tr>

<tr><td>TEST[16]</td><td>out</td><td>CELL[4].OUT_BEL[13]</td></tr>

<tr><td>TEST[17]</td><td>out</td><td>CELL[3].OUT_BEL[10]</td></tr>

<tr><td>TEST[18]</td><td>out</td><td>CELL[4].OUT_BEL[9]</td></tr>

<tr><td>TEST[19]</td><td>out</td><td>CELL[4].OUT_BEL[23]</td></tr>

<tr><td>TEST[20]</td><td>out</td><td>CELL[4].OUT_BEL[20]</td></tr>

<tr><td>TEST[21]</td><td>out</td><td>CELL[4].OUT_BEL[10]</td></tr>

<tr><td>TEST[22]</td><td>out</td><td>CELL[4].OUT_BEL[14]</td></tr>

<tr><td>TEST[23]</td><td>out</td><td>CELL[4].OUT_BEL[6]</td></tr>

<tr><td>TEST[24]</td><td>out</td><td>CELL[4].OUT_BEL[7]</td></tr>

<tr><td>TEST[25]</td><td>out</td><td>CELL[4].OUT_BEL[15]</td></tr>

<tr><td>TEST[26]</td><td>out</td><td>CELL[4].OUT_BEL[11]</td></tr>

<tr><td>TEST[27]</td><td>out</td><td>CELL[4].OUT_BEL[21]</td></tr>

<tr><td>TEST[28]</td><td>out</td><td>CELL[5].OUT_BEL[8]</td></tr>

<tr><td>TEST[29]</td><td>out</td><td>CELL[5].OUT_BEL[18]</td></tr>

<tr><td>TEST[30]</td><td>out</td><td>CELL[5].OUT_BEL[4]</td></tr>

<tr><td>TEST[31]</td><td>out</td><td>CELL[5].OUT_BEL[1]</td></tr>

<tr><td>TEST[32]</td><td>out</td><td>CELL[5].OUT_BEL[5]</td></tr>

<tr><td>TEST[33]</td><td>out</td><td>CELL[5].OUT_BEL[13]</td></tr>

<tr><td>TEST[34]</td><td>out</td><td>CELL[5].OUT_BEL[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT bel PLL_V5 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PLL</th></tr>

</thead>

<tbody>
<tr><td>DRP[0] bit 0</td><td id="virtex5-CMT-PLL-DRP[0][0]"><a href="#virtex5-CMT-bit-MAIN[3][29][0]">MAIN[3][29][0]</a></td></tr>

<tr><td>DRP[0] bit 1</td><td id="virtex5-CMT-PLL-DRP[0][1]"><a href="#virtex5-CMT-bit-MAIN[3][28][0]">MAIN[3][28][0]</a></td></tr>

<tr><td>DRP[0] bit 2</td><td id="virtex5-CMT-PLL-DRP[0][2]"><a href="#virtex5-CMT-bit-MAIN[3][28][1]">MAIN[3][28][1]</a></td></tr>

<tr><td>DRP[0] bit 3</td><td id="virtex5-CMT-PLL-DRP[0][3]"><a href="#virtex5-CMT-bit-MAIN[3][29][1]">MAIN[3][29][1]</a></td></tr>

<tr><td>DRP[0] bit 4</td><td id="virtex5-CMT-PLL-DRP[0][4]"><a href="#virtex5-CMT-bit-MAIN[3][29][2]">MAIN[3][29][2]</a></td></tr>

<tr><td>DRP[0] bit 5</td><td id="virtex5-CMT-PLL-DRP[0][5]"><a href="#virtex5-CMT-bit-MAIN[3][28][2]">MAIN[3][28][2]</a></td></tr>

<tr><td>DRP[0] bit 6</td><td id="virtex5-CMT-PLL-DRP[0][6]"><a href="#virtex5-CMT-bit-MAIN[3][28][3]">MAIN[3][28][3]</a></td></tr>

<tr><td>DRP[0] bit 7</td><td id="virtex5-CMT-PLL-DRP[0][7]"><a href="#virtex5-CMT-bit-MAIN[3][29][3]">MAIN[3][29][3]</a></td></tr>

<tr><td>DRP[0] bit 8</td><td id="virtex5-CMT-PLL-DRP[0][8]"><a href="#virtex5-CMT-bit-MAIN[3][29][4]">MAIN[3][29][4]</a></td></tr>

<tr><td>DRP[0] bit 9</td><td id="virtex5-CMT-PLL-DRP[0][9]"><a href="#virtex5-CMT-bit-MAIN[3][28][4]">MAIN[3][28][4]</a></td></tr>

<tr><td>DRP[0] bit 10</td><td id="virtex5-CMT-PLL-DRP[0][10]"><a href="#virtex5-CMT-bit-MAIN[3][28][5]">MAIN[3][28][5]</a></td></tr>

<tr><td>DRP[0] bit 11</td><td id="virtex5-CMT-PLL-DRP[0][11]"><a href="#virtex5-CMT-bit-MAIN[3][29][5]">MAIN[3][29][5]</a></td></tr>

<tr><td>DRP[0] bit 12</td><td id="virtex5-CMT-PLL-DRP[0][12]"><a href="#virtex5-CMT-bit-MAIN[3][29][6]">MAIN[3][29][6]</a></td></tr>

<tr><td>DRP[0] bit 13</td><td id="virtex5-CMT-PLL-DRP[0][13]"><a href="#virtex5-CMT-bit-MAIN[3][28][6]">MAIN[3][28][6]</a></td></tr>

<tr><td>DRP[0] bit 14</td><td id="virtex5-CMT-PLL-DRP[0][14]"><a href="#virtex5-CMT-bit-MAIN[3][28][7]">MAIN[3][28][7]</a></td></tr>

<tr><td>DRP[0] bit 15</td><td id="virtex5-CMT-PLL-DRP[0][15]"><a href="#virtex5-CMT-bit-MAIN[3][29][7]">MAIN[3][29][7]</a></td></tr>

<tr><td>DRP[1] bit 0</td><td id="virtex5-CMT-PLL-DRP[1][0]"><a href="#virtex5-CMT-bit-MAIN[3][29][8]">MAIN[3][29][8]</a></td></tr>

<tr><td>DRP[1] bit 1</td><td id="virtex5-CMT-PLL-DRP[1][1]"><a href="#virtex5-CMT-bit-MAIN[3][28][8]">MAIN[3][28][8]</a></td></tr>

<tr><td>DRP[1] bit 2</td><td id="virtex5-CMT-PLL-DRP[1][2]"><a href="#virtex5-CMT-bit-MAIN[3][28][9]">MAIN[3][28][9]</a></td></tr>

<tr><td>DRP[1] bit 3</td><td id="virtex5-CMT-PLL-DRP[1][3]"><a href="#virtex5-CMT-bit-MAIN[3][29][9]">MAIN[3][29][9]</a></td></tr>

<tr><td>DRP[1] bit 4</td><td id="virtex5-CMT-PLL-DRP[1][4]"><a href="#virtex5-CMT-bit-MAIN[3][29][10]">MAIN[3][29][10]</a></td></tr>

<tr><td>DRP[1] bit 5</td><td id="virtex5-CMT-PLL-DRP[1][5]"><a href="#virtex5-CMT-bit-MAIN[3][28][10]">MAIN[3][28][10]</a></td></tr>

<tr><td>DRP[1] bit 6</td><td id="virtex5-CMT-PLL-DRP[1][6]"><a href="#virtex5-CMT-bit-MAIN[3][28][11]">MAIN[3][28][11]</a></td></tr>

<tr><td>DRP[1] bit 7</td><td id="virtex5-CMT-PLL-DRP[1][7]"><a href="#virtex5-CMT-bit-MAIN[3][29][11]">MAIN[3][29][11]</a></td></tr>

<tr><td>DRP[1] bit 8</td><td id="virtex5-CMT-PLL-DRP[1][8]"><a href="#virtex5-CMT-bit-MAIN[3][29][12]">MAIN[3][29][12]</a></td></tr>

<tr><td>DRP[1] bit 9</td><td id="virtex5-CMT-PLL-DRP[1][9]"><a href="#virtex5-CMT-bit-MAIN[3][28][12]">MAIN[3][28][12]</a></td></tr>

<tr><td>DRP[1] bit 10</td><td id="virtex5-CMT-PLL-DRP[1][10]"><a href="#virtex5-CMT-bit-MAIN[3][28][13]">MAIN[3][28][13]</a></td></tr>

<tr><td>DRP[1] bit 11</td><td id="virtex5-CMT-PLL-DRP[1][11]"><a href="#virtex5-CMT-bit-MAIN[3][29][13]">MAIN[3][29][13]</a></td></tr>

<tr><td>DRP[1] bit 12</td><td id="virtex5-CMT-PLL-DRP[1][12]"><a href="#virtex5-CMT-bit-MAIN[3][29][14]">MAIN[3][29][14]</a></td></tr>

<tr><td>DRP[1] bit 13</td><td id="virtex5-CMT-PLL-DRP[1][13]"><a href="#virtex5-CMT-bit-MAIN[3][28][14]">MAIN[3][28][14]</a></td></tr>

<tr><td>DRP[1] bit 14</td><td id="virtex5-CMT-PLL-DRP[1][14]"><a href="#virtex5-CMT-bit-MAIN[3][28][15]">MAIN[3][28][15]</a></td></tr>

<tr><td>DRP[1] bit 15</td><td id="virtex5-CMT-PLL-DRP[1][15]"><a href="#virtex5-CMT-bit-MAIN[3][29][15]">MAIN[3][29][15]</a></td></tr>

<tr><td>DRP[2] bit 0</td><td id="virtex5-CMT-PLL-DRP[2][0]"><a href="#virtex5-CMT-bit-MAIN[3][29][16]">MAIN[3][29][16]</a></td></tr>

<tr><td>DRP[2] bit 1</td><td id="virtex5-CMT-PLL-DRP[2][1]"><a href="#virtex5-CMT-bit-MAIN[3][28][16]">MAIN[3][28][16]</a></td></tr>

<tr><td>DRP[2] bit 2</td><td id="virtex5-CMT-PLL-DRP[2][2]"><a href="#virtex5-CMT-bit-MAIN[3][28][17]">MAIN[3][28][17]</a></td></tr>

<tr><td>DRP[2] bit 3</td><td id="virtex5-CMT-PLL-DRP[2][3]"><a href="#virtex5-CMT-bit-MAIN[3][29][17]">MAIN[3][29][17]</a></td></tr>

<tr><td>DRP[2] bit 4</td><td id="virtex5-CMT-PLL-DRP[2][4]"><a href="#virtex5-CMT-bit-MAIN[3][29][18]">MAIN[3][29][18]</a></td></tr>

<tr><td>DRP[2] bit 5</td><td id="virtex5-CMT-PLL-DRP[2][5]"><a href="#virtex5-CMT-bit-MAIN[3][28][18]">MAIN[3][28][18]</a></td></tr>

<tr><td>DRP[2] bit 6</td><td id="virtex5-CMT-PLL-DRP[2][6]"><a href="#virtex5-CMT-bit-MAIN[3][28][19]">MAIN[3][28][19]</a></td></tr>

<tr><td>DRP[2] bit 7</td><td id="virtex5-CMT-PLL-DRP[2][7]"><a href="#virtex5-CMT-bit-MAIN[3][29][19]">MAIN[3][29][19]</a></td></tr>

<tr><td>DRP[2] bit 8</td><td id="virtex5-CMT-PLL-DRP[2][8]"><a href="#virtex5-CMT-bit-MAIN[3][29][20]">MAIN[3][29][20]</a></td></tr>

<tr><td>DRP[2] bit 9</td><td id="virtex5-CMT-PLL-DRP[2][9]"><a href="#virtex5-CMT-bit-MAIN[3][28][20]">MAIN[3][28][20]</a></td></tr>

<tr><td>DRP[2] bit 10</td><td id="virtex5-CMT-PLL-DRP[2][10]"><a href="#virtex5-CMT-bit-MAIN[3][28][21]">MAIN[3][28][21]</a></td></tr>

<tr><td>DRP[2] bit 11</td><td id="virtex5-CMT-PLL-DRP[2][11]"><a href="#virtex5-CMT-bit-MAIN[3][29][21]">MAIN[3][29][21]</a></td></tr>

<tr><td>DRP[2] bit 12</td><td id="virtex5-CMT-PLL-DRP[2][12]"><a href="#virtex5-CMT-bit-MAIN[3][29][22]">MAIN[3][29][22]</a></td></tr>

<tr><td>DRP[2] bit 13</td><td id="virtex5-CMT-PLL-DRP[2][13]"><a href="#virtex5-CMT-bit-MAIN[3][28][22]">MAIN[3][28][22]</a></td></tr>

<tr><td>DRP[2] bit 14</td><td id="virtex5-CMT-PLL-DRP[2][14]"><a href="#virtex5-CMT-bit-MAIN[3][28][23]">MAIN[3][28][23]</a></td></tr>

<tr><td>DRP[2] bit 15</td><td id="virtex5-CMT-PLL-DRP[2][15]"><a href="#virtex5-CMT-bit-MAIN[3][29][23]">MAIN[3][29][23]</a></td></tr>

<tr><td>DRP[3] bit 0</td><td id="virtex5-CMT-PLL-DRP[3][0]"><a href="#virtex5-CMT-bit-MAIN[3][29][24]">MAIN[3][29][24]</a></td></tr>

<tr><td>DRP[3] bit 1</td><td id="virtex5-CMT-PLL-DRP[3][1]"><a href="#virtex5-CMT-bit-MAIN[3][28][24]">MAIN[3][28][24]</a></td></tr>

<tr><td>DRP[3] bit 2</td><td id="virtex5-CMT-PLL-DRP[3][2]"><a href="#virtex5-CMT-bit-MAIN[3][28][25]">MAIN[3][28][25]</a></td></tr>

<tr><td>DRP[3] bit 3</td><td id="virtex5-CMT-PLL-DRP[3][3]"><a href="#virtex5-CMT-bit-MAIN[3][29][25]">MAIN[3][29][25]</a></td></tr>

<tr><td>DRP[3] bit 4</td><td id="virtex5-CMT-PLL-DRP[3][4]"><a href="#virtex5-CMT-bit-MAIN[3][29][26]">MAIN[3][29][26]</a></td></tr>

<tr><td>DRP[3] bit 5</td><td id="virtex5-CMT-PLL-DRP[3][5]"><a href="#virtex5-CMT-bit-MAIN[3][28][26]">MAIN[3][28][26]</a></td></tr>

<tr><td>DRP[3] bit 6</td><td id="virtex5-CMT-PLL-DRP[3][6]"><a href="#virtex5-CMT-bit-MAIN[3][28][27]">MAIN[3][28][27]</a></td></tr>

<tr><td>DRP[3] bit 7</td><td id="virtex5-CMT-PLL-DRP[3][7]"><a href="#virtex5-CMT-bit-MAIN[3][29][27]">MAIN[3][29][27]</a></td></tr>

<tr><td>DRP[3] bit 8</td><td id="virtex5-CMT-PLL-DRP[3][8]"><a href="#virtex5-CMT-bit-MAIN[3][29][28]">MAIN[3][29][28]</a></td></tr>

<tr><td>DRP[3] bit 9</td><td id="virtex5-CMT-PLL-DRP[3][9]"><a href="#virtex5-CMT-bit-MAIN[3][28][28]">MAIN[3][28][28]</a></td></tr>

<tr><td>DRP[3] bit 10</td><td id="virtex5-CMT-PLL-DRP[3][10]"><a href="#virtex5-CMT-bit-MAIN[3][28][29]">MAIN[3][28][29]</a></td></tr>

<tr><td>DRP[3] bit 11</td><td id="virtex5-CMT-PLL-DRP[3][11]"><a href="#virtex5-CMT-bit-MAIN[3][29][29]">MAIN[3][29][29]</a></td></tr>

<tr><td>DRP[3] bit 12</td><td id="virtex5-CMT-PLL-DRP[3][12]"><a href="#virtex5-CMT-bit-MAIN[3][29][30]">MAIN[3][29][30]</a></td></tr>

<tr><td>DRP[3] bit 13</td><td id="virtex5-CMT-PLL-DRP[3][13]"><a href="#virtex5-CMT-bit-MAIN[3][28][30]">MAIN[3][28][30]</a></td></tr>

<tr><td>DRP[3] bit 14</td><td id="virtex5-CMT-PLL-DRP[3][14]"><a href="#virtex5-CMT-bit-MAIN[3][28][31]">MAIN[3][28][31]</a></td></tr>

<tr><td>DRP[3] bit 15</td><td id="virtex5-CMT-PLL-DRP[3][15]"><a href="#virtex5-CMT-bit-MAIN[3][29][31]">MAIN[3][29][31]</a></td></tr>

<tr><td>DRP[4] bit 0</td><td id="virtex5-CMT-PLL-DRP[4][0]"><a href="#virtex5-CMT-bit-MAIN[3][29][32]">MAIN[3][29][32]</a></td></tr>

<tr><td>DRP[4] bit 1</td><td id="virtex5-CMT-PLL-DRP[4][1]"><a href="#virtex5-CMT-bit-MAIN[3][28][32]">MAIN[3][28][32]</a></td></tr>

<tr><td>DRP[4] bit 2</td><td id="virtex5-CMT-PLL-DRP[4][2]"><a href="#virtex5-CMT-bit-MAIN[3][28][33]">MAIN[3][28][33]</a></td></tr>

<tr><td>DRP[4] bit 3</td><td id="virtex5-CMT-PLL-DRP[4][3]"><a href="#virtex5-CMT-bit-MAIN[3][29][33]">MAIN[3][29][33]</a></td></tr>

<tr><td>DRP[4] bit 4</td><td id="virtex5-CMT-PLL-DRP[4][4]"><a href="#virtex5-CMT-bit-MAIN[3][29][34]">MAIN[3][29][34]</a></td></tr>

<tr><td>DRP[4] bit 5</td><td id="virtex5-CMT-PLL-DRP[4][5]"><a href="#virtex5-CMT-bit-MAIN[3][28][34]">MAIN[3][28][34]</a></td></tr>

<tr><td>DRP[4] bit 6</td><td id="virtex5-CMT-PLL-DRP[4][6]"><a href="#virtex5-CMT-bit-MAIN[3][28][35]">MAIN[3][28][35]</a></td></tr>

<tr><td>DRP[4] bit 7</td><td id="virtex5-CMT-PLL-DRP[4][7]"><a href="#virtex5-CMT-bit-MAIN[3][29][35]">MAIN[3][29][35]</a></td></tr>

<tr><td>DRP[4] bit 8</td><td id="virtex5-CMT-PLL-DRP[4][8]"><a href="#virtex5-CMT-bit-MAIN[3][29][36]">MAIN[3][29][36]</a></td></tr>

<tr><td>DRP[4] bit 9</td><td id="virtex5-CMT-PLL-DRP[4][9]"><a href="#virtex5-CMT-bit-MAIN[3][28][36]">MAIN[3][28][36]</a></td></tr>

<tr><td>DRP[4] bit 10</td><td id="virtex5-CMT-PLL-DRP[4][10]"><a href="#virtex5-CMT-bit-MAIN[3][28][37]">MAIN[3][28][37]</a></td></tr>

<tr><td>DRP[4] bit 11</td><td id="virtex5-CMT-PLL-DRP[4][11]"><a href="#virtex5-CMT-bit-MAIN[3][29][37]">MAIN[3][29][37]</a></td></tr>

<tr><td>DRP[4] bit 12</td><td id="virtex5-CMT-PLL-DRP[4][12]"><a href="#virtex5-CMT-bit-MAIN[3][29][38]">MAIN[3][29][38]</a></td></tr>

<tr><td>DRP[4] bit 13</td><td id="virtex5-CMT-PLL-DRP[4][13]"><a href="#virtex5-CMT-bit-MAIN[3][28][38]">MAIN[3][28][38]</a></td></tr>

<tr><td>DRP[4] bit 14</td><td id="virtex5-CMT-PLL-DRP[4][14]"><a href="#virtex5-CMT-bit-MAIN[3][28][39]">MAIN[3][28][39]</a></td></tr>

<tr><td>DRP[4] bit 15</td><td id="virtex5-CMT-PLL-DRP[4][15]"><a href="#virtex5-CMT-bit-MAIN[3][29][39]">MAIN[3][29][39]</a></td></tr>

<tr><td>DRP[5] bit 0</td><td id="virtex5-CMT-PLL-DRP[5][0]"><a href="#virtex5-CMT-bit-MAIN[3][29][40]">MAIN[3][29][40]</a></td></tr>

<tr><td>DRP[5] bit 1</td><td id="virtex5-CMT-PLL-DRP[5][1]"><a href="#virtex5-CMT-bit-MAIN[3][28][40]">MAIN[3][28][40]</a></td></tr>

<tr><td>DRP[5] bit 2</td><td id="virtex5-CMT-PLL-DRP[5][2]"><a href="#virtex5-CMT-bit-MAIN[3][28][41]">MAIN[3][28][41]</a></td></tr>

<tr><td>DRP[5] bit 3</td><td id="virtex5-CMT-PLL-DRP[5][3]"><a href="#virtex5-CMT-bit-MAIN[3][29][41]">MAIN[3][29][41]</a></td></tr>

<tr><td>DRP[5] bit 4</td><td id="virtex5-CMT-PLL-DRP[5][4]"><a href="#virtex5-CMT-bit-MAIN[3][29][42]">MAIN[3][29][42]</a></td></tr>

<tr><td>DRP[5] bit 5</td><td id="virtex5-CMT-PLL-DRP[5][5]"><a href="#virtex5-CMT-bit-MAIN[3][28][42]">MAIN[3][28][42]</a></td></tr>

<tr><td>DRP[5] bit 6</td><td id="virtex5-CMT-PLL-DRP[5][6]"><a href="#virtex5-CMT-bit-MAIN[3][28][43]">MAIN[3][28][43]</a></td></tr>

<tr><td>DRP[5] bit 7</td><td id="virtex5-CMT-PLL-DRP[5][7]"><a href="#virtex5-CMT-bit-MAIN[3][29][43]">MAIN[3][29][43]</a></td></tr>

<tr><td>DRP[5] bit 8</td><td id="virtex5-CMT-PLL-DRP[5][8]"><a href="#virtex5-CMT-bit-MAIN[3][29][44]">MAIN[3][29][44]</a></td></tr>

<tr><td>DRP[5] bit 9</td><td id="virtex5-CMT-PLL-DRP[5][9]"><a href="#virtex5-CMT-bit-MAIN[3][28][44]">MAIN[3][28][44]</a></td></tr>

<tr><td>DRP[5] bit 10</td><td id="virtex5-CMT-PLL-DRP[5][10]"><a href="#virtex5-CMT-bit-MAIN[3][28][45]">MAIN[3][28][45]</a></td></tr>

<tr><td>DRP[5] bit 11</td><td id="virtex5-CMT-PLL-DRP[5][11]"><a href="#virtex5-CMT-bit-MAIN[3][29][45]">MAIN[3][29][45]</a></td></tr>

<tr><td>DRP[5] bit 12</td><td id="virtex5-CMT-PLL-DRP[5][12]"><a href="#virtex5-CMT-bit-MAIN[3][29][46]">MAIN[3][29][46]</a></td></tr>

<tr><td>DRP[5] bit 13</td><td id="virtex5-CMT-PLL-DRP[5][13]"><a href="#virtex5-CMT-bit-MAIN[3][28][46]">MAIN[3][28][46]</a></td></tr>

<tr><td>DRP[5] bit 14</td><td id="virtex5-CMT-PLL-DRP[5][14]"><a href="#virtex5-CMT-bit-MAIN[3][28][47]">MAIN[3][28][47]</a></td></tr>

<tr><td>DRP[5] bit 15</td><td id="virtex5-CMT-PLL-DRP[5][15]"><a href="#virtex5-CMT-bit-MAIN[3][29][47]">MAIN[3][29][47]</a></td></tr>

<tr><td>DRP[6] bit 0</td><td id="virtex5-CMT-PLL-DRP[6][0]"><a href="#virtex5-CMT-bit-MAIN[3][29][48]">MAIN[3][29][48]</a></td></tr>

<tr><td>DRP[6] bit 1</td><td id="virtex5-CMT-PLL-DRP[6][1]"><a href="#virtex5-CMT-bit-MAIN[3][28][48]">MAIN[3][28][48]</a></td></tr>

<tr><td>DRP[6] bit 2</td><td id="virtex5-CMT-PLL-DRP[6][2]"><a href="#virtex5-CMT-bit-MAIN[3][28][49]">MAIN[3][28][49]</a></td></tr>

<tr><td>DRP[6] bit 3</td><td id="virtex5-CMT-PLL-DRP[6][3]"><a href="#virtex5-CMT-bit-MAIN[3][29][49]">MAIN[3][29][49]</a></td></tr>

<tr><td>DRP[6] bit 4</td><td id="virtex5-CMT-PLL-DRP[6][4]"><a href="#virtex5-CMT-bit-MAIN[3][29][50]">MAIN[3][29][50]</a></td></tr>

<tr><td>DRP[6] bit 5</td><td id="virtex5-CMT-PLL-DRP[6][5]"><a href="#virtex5-CMT-bit-MAIN[3][28][50]">MAIN[3][28][50]</a></td></tr>

<tr><td>DRP[6] bit 6</td><td id="virtex5-CMT-PLL-DRP[6][6]"><a href="#virtex5-CMT-bit-MAIN[3][28][51]">MAIN[3][28][51]</a></td></tr>

<tr><td>DRP[6] bit 7</td><td id="virtex5-CMT-PLL-DRP[6][7]"><a href="#virtex5-CMT-bit-MAIN[3][29][51]">MAIN[3][29][51]</a></td></tr>

<tr><td>DRP[6] bit 8</td><td id="virtex5-CMT-PLL-DRP[6][8]"><a href="#virtex5-CMT-bit-MAIN[3][29][52]">MAIN[3][29][52]</a></td></tr>

<tr><td>DRP[6] bit 9</td><td id="virtex5-CMT-PLL-DRP[6][9]"><a href="#virtex5-CMT-bit-MAIN[3][28][52]">MAIN[3][28][52]</a></td></tr>

<tr><td>DRP[6] bit 10</td><td id="virtex5-CMT-PLL-DRP[6][10]"><a href="#virtex5-CMT-bit-MAIN[3][28][53]">MAIN[3][28][53]</a></td></tr>

<tr><td>DRP[6] bit 11</td><td id="virtex5-CMT-PLL-DRP[6][11]"><a href="#virtex5-CMT-bit-MAIN[3][29][53]">MAIN[3][29][53]</a></td></tr>

<tr><td>DRP[6] bit 12</td><td id="virtex5-CMT-PLL-DRP[6][12]"><a href="#virtex5-CMT-bit-MAIN[3][29][54]">MAIN[3][29][54]</a></td></tr>

<tr><td>DRP[6] bit 13</td><td id="virtex5-CMT-PLL-DRP[6][13]"><a href="#virtex5-CMT-bit-MAIN[3][28][54]">MAIN[3][28][54]</a></td></tr>

<tr><td>DRP[6] bit 14</td><td id="virtex5-CMT-PLL-DRP[6][14]"><a href="#virtex5-CMT-bit-MAIN[3][28][55]">MAIN[3][28][55]</a></td></tr>

<tr><td>DRP[6] bit 15</td><td id="virtex5-CMT-PLL-DRP[6][15]"><a href="#virtex5-CMT-bit-MAIN[3][29][55]">MAIN[3][29][55]</a></td></tr>

<tr><td>DRP[7] bit 0</td><td id="virtex5-CMT-PLL-DRP[7][0]"><a href="#virtex5-CMT-bit-MAIN[3][29][56]">MAIN[3][29][56]</a></td></tr>

<tr><td>DRP[7] bit 1</td><td id="virtex5-CMT-PLL-DRP[7][1]"><a href="#virtex5-CMT-bit-MAIN[3][28][56]">MAIN[3][28][56]</a></td></tr>

<tr><td>DRP[7] bit 2</td><td id="virtex5-CMT-PLL-DRP[7][2]"><a href="#virtex5-CMT-bit-MAIN[3][28][57]">MAIN[3][28][57]</a></td></tr>

<tr><td>DRP[7] bit 3</td><td id="virtex5-CMT-PLL-DRP[7][3]"><a href="#virtex5-CMT-bit-MAIN[3][29][57]">MAIN[3][29][57]</a></td></tr>

<tr><td>DRP[7] bit 4</td><td id="virtex5-CMT-PLL-DRP[7][4]"><a href="#virtex5-CMT-bit-MAIN[3][29][58]">MAIN[3][29][58]</a></td></tr>

<tr><td>DRP[7] bit 5</td><td id="virtex5-CMT-PLL-DRP[7][5]"><a href="#virtex5-CMT-bit-MAIN[3][28][58]">MAIN[3][28][58]</a></td></tr>

<tr><td>DRP[7] bit 6</td><td id="virtex5-CMT-PLL-DRP[7][6]"><a href="#virtex5-CMT-bit-MAIN[3][28][59]">MAIN[3][28][59]</a></td></tr>

<tr><td>DRP[7] bit 7</td><td id="virtex5-CMT-PLL-DRP[7][7]"><a href="#virtex5-CMT-bit-MAIN[3][29][59]">MAIN[3][29][59]</a></td></tr>

<tr><td>DRP[7] bit 8</td><td id="virtex5-CMT-PLL-DRP[7][8]"><a href="#virtex5-CMT-bit-MAIN[3][29][60]">MAIN[3][29][60]</a></td></tr>

<tr><td>DRP[7] bit 9</td><td id="virtex5-CMT-PLL-DRP[7][9]"><a href="#virtex5-CMT-bit-MAIN[3][28][60]">MAIN[3][28][60]</a></td></tr>

<tr><td>DRP[7] bit 10</td><td id="virtex5-CMT-PLL-DRP[7][10]"><a href="#virtex5-CMT-bit-MAIN[3][28][61]">MAIN[3][28][61]</a></td></tr>

<tr><td>DRP[7] bit 11</td><td id="virtex5-CMT-PLL-DRP[7][11]"><a href="#virtex5-CMT-bit-MAIN[3][29][61]">MAIN[3][29][61]</a></td></tr>

<tr><td>DRP[7] bit 12</td><td id="virtex5-CMT-PLL-DRP[7][12]"><a href="#virtex5-CMT-bit-MAIN[3][29][62]">MAIN[3][29][62]</a></td></tr>

<tr><td>DRP[7] bit 13</td><td id="virtex5-CMT-PLL-DRP[7][13]"><a href="#virtex5-CMT-bit-MAIN[3][28][62]">MAIN[3][28][62]</a></td></tr>

<tr><td>DRP[7] bit 14</td><td id="virtex5-CMT-PLL-DRP[7][14]"><a href="#virtex5-CMT-bit-MAIN[3][28][63]">MAIN[3][28][63]</a></td></tr>

<tr><td>DRP[7] bit 15</td><td id="virtex5-CMT-PLL-DRP[7][15]"><a href="#virtex5-CMT-bit-MAIN[3][29][63]">MAIN[3][29][63]</a></td></tr>

<tr><td>DRP[8] bit 0</td><td id="virtex5-CMT-PLL-DRP[8][0]"><a href="#virtex5-CMT-bit-MAIN[4][29][0]">MAIN[4][29][0]</a></td></tr>

<tr><td>DRP[8] bit 1</td><td id="virtex5-CMT-PLL-DRP[8][1]"><a href="#virtex5-CMT-bit-MAIN[4][28][0]">MAIN[4][28][0]</a></td></tr>

<tr><td>DRP[8] bit 2</td><td id="virtex5-CMT-PLL-DRP[8][2]"><a href="#virtex5-CMT-bit-MAIN[4][28][1]">MAIN[4][28][1]</a></td></tr>

<tr><td>DRP[8] bit 3</td><td id="virtex5-CMT-PLL-DRP[8][3]"><a href="#virtex5-CMT-bit-MAIN[4][29][1]">MAIN[4][29][1]</a></td></tr>

<tr><td>DRP[8] bit 4</td><td id="virtex5-CMT-PLL-DRP[8][4]"><a href="#virtex5-CMT-bit-MAIN[4][29][2]">MAIN[4][29][2]</a></td></tr>

<tr><td>DRP[8] bit 5</td><td id="virtex5-CMT-PLL-DRP[8][5]"><a href="#virtex5-CMT-bit-MAIN[4][28][2]">MAIN[4][28][2]</a></td></tr>

<tr><td>DRP[8] bit 6</td><td id="virtex5-CMT-PLL-DRP[8][6]"><a href="#virtex5-CMT-bit-MAIN[4][28][3]">MAIN[4][28][3]</a></td></tr>

<tr><td>DRP[8] bit 7</td><td id="virtex5-CMT-PLL-DRP[8][7]"><a href="#virtex5-CMT-bit-MAIN[4][29][3]">MAIN[4][29][3]</a></td></tr>

<tr><td>DRP[8] bit 8</td><td id="virtex5-CMT-PLL-DRP[8][8]"><a href="#virtex5-CMT-bit-MAIN[4][29][4]">MAIN[4][29][4]</a></td></tr>

<tr><td>DRP[8] bit 9</td><td id="virtex5-CMT-PLL-DRP[8][9]"><a href="#virtex5-CMT-bit-MAIN[4][28][4]">MAIN[4][28][4]</a></td></tr>

<tr><td>DRP[8] bit 10</td><td id="virtex5-CMT-PLL-DRP[8][10]"><a href="#virtex5-CMT-bit-MAIN[4][28][5]">MAIN[4][28][5]</a></td></tr>

<tr><td>DRP[8] bit 11</td><td id="virtex5-CMT-PLL-DRP[8][11]"><a href="#virtex5-CMT-bit-MAIN[4][29][5]">MAIN[4][29][5]</a></td></tr>

<tr><td>DRP[8] bit 12</td><td id="virtex5-CMT-PLL-DRP[8][12]"><a href="#virtex5-CMT-bit-MAIN[4][29][6]">MAIN[4][29][6]</a></td></tr>

<tr><td>DRP[8] bit 13</td><td id="virtex5-CMT-PLL-DRP[8][13]"><a href="#virtex5-CMT-bit-MAIN[4][28][6]">MAIN[4][28][6]</a></td></tr>

<tr><td>DRP[8] bit 14</td><td id="virtex5-CMT-PLL-DRP[8][14]"><a href="#virtex5-CMT-bit-MAIN[4][28][7]">MAIN[4][28][7]</a></td></tr>

<tr><td>DRP[8] bit 15</td><td id="virtex5-CMT-PLL-DRP[8][15]"><a href="#virtex5-CMT-bit-MAIN[4][29][7]">MAIN[4][29][7]</a></td></tr>

<tr><td>DRP[9] bit 0</td><td id="virtex5-CMT-PLL-DRP[9][0]"><a href="#virtex5-CMT-bit-MAIN[4][29][8]">MAIN[4][29][8]</a></td></tr>

<tr><td>DRP[9] bit 1</td><td id="virtex5-CMT-PLL-DRP[9][1]"><a href="#virtex5-CMT-bit-MAIN[4][28][8]">MAIN[4][28][8]</a></td></tr>

<tr><td>DRP[9] bit 2</td><td id="virtex5-CMT-PLL-DRP[9][2]"><a href="#virtex5-CMT-bit-MAIN[4][28][9]">MAIN[4][28][9]</a></td></tr>

<tr><td>DRP[9] bit 3</td><td id="virtex5-CMT-PLL-DRP[9][3]"><a href="#virtex5-CMT-bit-MAIN[4][29][9]">MAIN[4][29][9]</a></td></tr>

<tr><td>DRP[9] bit 4</td><td id="virtex5-CMT-PLL-DRP[9][4]"><a href="#virtex5-CMT-bit-MAIN[4][29][10]">MAIN[4][29][10]</a></td></tr>

<tr><td>DRP[9] bit 5</td><td id="virtex5-CMT-PLL-DRP[9][5]"><a href="#virtex5-CMT-bit-MAIN[4][28][10]">MAIN[4][28][10]</a></td></tr>

<tr><td>DRP[9] bit 6</td><td id="virtex5-CMT-PLL-DRP[9][6]"><a href="#virtex5-CMT-bit-MAIN[4][28][11]">MAIN[4][28][11]</a></td></tr>

<tr><td>DRP[9] bit 7</td><td id="virtex5-CMT-PLL-DRP[9][7]"><a href="#virtex5-CMT-bit-MAIN[4][29][11]">MAIN[4][29][11]</a></td></tr>

<tr><td>DRP[9] bit 8</td><td id="virtex5-CMT-PLL-DRP[9][8]"><a href="#virtex5-CMT-bit-MAIN[4][29][12]">MAIN[4][29][12]</a></td></tr>

<tr><td>DRP[9] bit 9</td><td id="virtex5-CMT-PLL-DRP[9][9]"><a href="#virtex5-CMT-bit-MAIN[4][28][12]">MAIN[4][28][12]</a></td></tr>

<tr><td>DRP[9] bit 10</td><td id="virtex5-CMT-PLL-DRP[9][10]"><a href="#virtex5-CMT-bit-MAIN[4][28][13]">MAIN[4][28][13]</a></td></tr>

<tr><td>DRP[9] bit 11</td><td id="virtex5-CMT-PLL-DRP[9][11]"><a href="#virtex5-CMT-bit-MAIN[4][29][13]">MAIN[4][29][13]</a></td></tr>

<tr><td>DRP[9] bit 12</td><td id="virtex5-CMT-PLL-DRP[9][12]"><a href="#virtex5-CMT-bit-MAIN[4][29][14]">MAIN[4][29][14]</a></td></tr>

<tr><td>DRP[9] bit 13</td><td id="virtex5-CMT-PLL-DRP[9][13]"><a href="#virtex5-CMT-bit-MAIN[4][28][14]">MAIN[4][28][14]</a></td></tr>

<tr><td>DRP[9] bit 14</td><td id="virtex5-CMT-PLL-DRP[9][14]"><a href="#virtex5-CMT-bit-MAIN[4][28][15]">MAIN[4][28][15]</a></td></tr>

<tr><td>DRP[9] bit 15</td><td id="virtex5-CMT-PLL-DRP[9][15]"><a href="#virtex5-CMT-bit-MAIN[4][29][15]">MAIN[4][29][15]</a></td></tr>

<tr><td>DRP[10] bit 0</td><td id="virtex5-CMT-PLL-DRP[10][0]"><a href="#virtex5-CMT-bit-MAIN[4][29][16]">MAIN[4][29][16]</a></td></tr>

<tr><td>DRP[10] bit 1</td><td id="virtex5-CMT-PLL-DRP[10][1]"><a href="#virtex5-CMT-bit-MAIN[4][28][16]">MAIN[4][28][16]</a></td></tr>

<tr><td>DRP[10] bit 2</td><td id="virtex5-CMT-PLL-DRP[10][2]"><a href="#virtex5-CMT-bit-MAIN[4][28][17]">MAIN[4][28][17]</a></td></tr>

<tr><td>DRP[10] bit 3</td><td id="virtex5-CMT-PLL-DRP[10][3]"><a href="#virtex5-CMT-bit-MAIN[4][29][17]">MAIN[4][29][17]</a></td></tr>

<tr><td>DRP[10] bit 4</td><td id="virtex5-CMT-PLL-DRP[10][4]"><a href="#virtex5-CMT-bit-MAIN[4][29][18]">MAIN[4][29][18]</a></td></tr>

<tr><td>DRP[10] bit 5</td><td id="virtex5-CMT-PLL-DRP[10][5]"><a href="#virtex5-CMT-bit-MAIN[4][28][18]">MAIN[4][28][18]</a></td></tr>

<tr><td>DRP[10] bit 6</td><td id="virtex5-CMT-PLL-DRP[10][6]"><a href="#virtex5-CMT-bit-MAIN[4][28][19]">MAIN[4][28][19]</a></td></tr>

<tr><td>DRP[10] bit 7</td><td id="virtex5-CMT-PLL-DRP[10][7]"><a href="#virtex5-CMT-bit-MAIN[4][29][19]">MAIN[4][29][19]</a></td></tr>

<tr><td>DRP[10] bit 8</td><td id="virtex5-CMT-PLL-DRP[10][8]"><a href="#virtex5-CMT-bit-MAIN[4][29][20]">MAIN[4][29][20]</a></td></tr>

<tr><td>DRP[10] bit 9</td><td id="virtex5-CMT-PLL-DRP[10][9]"><a href="#virtex5-CMT-bit-MAIN[4][28][20]">MAIN[4][28][20]</a></td></tr>

<tr><td>DRP[10] bit 10</td><td id="virtex5-CMT-PLL-DRP[10][10]"><a href="#virtex5-CMT-bit-MAIN[4][28][21]">MAIN[4][28][21]</a></td></tr>

<tr><td>DRP[10] bit 11</td><td id="virtex5-CMT-PLL-DRP[10][11]"><a href="#virtex5-CMT-bit-MAIN[4][29][21]">MAIN[4][29][21]</a></td></tr>

<tr><td>DRP[10] bit 12</td><td id="virtex5-CMT-PLL-DRP[10][12]"><a href="#virtex5-CMT-bit-MAIN[4][29][22]">MAIN[4][29][22]</a></td></tr>

<tr><td>DRP[10] bit 13</td><td id="virtex5-CMT-PLL-DRP[10][13]"><a href="#virtex5-CMT-bit-MAIN[4][28][22]">MAIN[4][28][22]</a></td></tr>

<tr><td>DRP[10] bit 14</td><td id="virtex5-CMT-PLL-DRP[10][14]"><a href="#virtex5-CMT-bit-MAIN[4][28][23]">MAIN[4][28][23]</a></td></tr>

<tr><td>DRP[10] bit 15</td><td id="virtex5-CMT-PLL-DRP[10][15]"><a href="#virtex5-CMT-bit-MAIN[4][29][23]">MAIN[4][29][23]</a></td></tr>

<tr><td>DRP[11] bit 0</td><td id="virtex5-CMT-PLL-DRP[11][0]"><a href="#virtex5-CMT-bit-MAIN[4][29][24]">MAIN[4][29][24]</a></td></tr>

<tr><td>DRP[11] bit 1</td><td id="virtex5-CMT-PLL-DRP[11][1]"><a href="#virtex5-CMT-bit-MAIN[4][28][24]">MAIN[4][28][24]</a></td></tr>

<tr><td>DRP[11] bit 2</td><td id="virtex5-CMT-PLL-DRP[11][2]"><a href="#virtex5-CMT-bit-MAIN[4][28][25]">MAIN[4][28][25]</a></td></tr>

<tr><td>DRP[11] bit 3</td><td id="virtex5-CMT-PLL-DRP[11][3]"><a href="#virtex5-CMT-bit-MAIN[4][29][25]">MAIN[4][29][25]</a></td></tr>

<tr><td>DRP[11] bit 4</td><td id="virtex5-CMT-PLL-DRP[11][4]"><a href="#virtex5-CMT-bit-MAIN[4][29][26]">MAIN[4][29][26]</a></td></tr>

<tr><td>DRP[11] bit 5</td><td id="virtex5-CMT-PLL-DRP[11][5]"><a href="#virtex5-CMT-bit-MAIN[4][28][26]">MAIN[4][28][26]</a></td></tr>

<tr><td>DRP[11] bit 6</td><td id="virtex5-CMT-PLL-DRP[11][6]"><a href="#virtex5-CMT-bit-MAIN[4][28][27]">MAIN[4][28][27]</a></td></tr>

<tr><td>DRP[11] bit 7</td><td id="virtex5-CMT-PLL-DRP[11][7]"><a href="#virtex5-CMT-bit-MAIN[4][29][27]">MAIN[4][29][27]</a></td></tr>

<tr><td>DRP[11] bit 8</td><td id="virtex5-CMT-PLL-DRP[11][8]"><a href="#virtex5-CMT-bit-MAIN[4][29][28]">MAIN[4][29][28]</a></td></tr>

<tr><td>DRP[11] bit 9</td><td id="virtex5-CMT-PLL-DRP[11][9]"><a href="#virtex5-CMT-bit-MAIN[4][28][28]">MAIN[4][28][28]</a></td></tr>

<tr><td>DRP[11] bit 10</td><td id="virtex5-CMT-PLL-DRP[11][10]"><a href="#virtex5-CMT-bit-MAIN[4][28][29]">MAIN[4][28][29]</a></td></tr>

<tr><td>DRP[11] bit 11</td><td id="virtex5-CMT-PLL-DRP[11][11]"><a href="#virtex5-CMT-bit-MAIN[4][29][29]">MAIN[4][29][29]</a></td></tr>

<tr><td>DRP[11] bit 12</td><td id="virtex5-CMT-PLL-DRP[11][12]"><a href="#virtex5-CMT-bit-MAIN[4][29][30]">MAIN[4][29][30]</a></td></tr>

<tr><td>DRP[11] bit 13</td><td id="virtex5-CMT-PLL-DRP[11][13]"><a href="#virtex5-CMT-bit-MAIN[4][28][30]">MAIN[4][28][30]</a></td></tr>

<tr><td>DRP[11] bit 14</td><td id="virtex5-CMT-PLL-DRP[11][14]"><a href="#virtex5-CMT-bit-MAIN[4][28][31]">MAIN[4][28][31]</a></td></tr>

<tr><td>DRP[11] bit 15</td><td id="virtex5-CMT-PLL-DRP[11][15]"><a href="#virtex5-CMT-bit-MAIN[4][29][31]">MAIN[4][29][31]</a></td></tr>

<tr><td>DRP[12] bit 0</td><td id="virtex5-CMT-PLL-DRP[12][0]"><a href="#virtex5-CMT-bit-MAIN[4][29][32]">MAIN[4][29][32]</a></td></tr>

<tr><td>DRP[12] bit 1</td><td id="virtex5-CMT-PLL-DRP[12][1]"><a href="#virtex5-CMT-bit-MAIN[4][28][32]">MAIN[4][28][32]</a></td></tr>

<tr><td>DRP[12] bit 2</td><td id="virtex5-CMT-PLL-DRP[12][2]"><a href="#virtex5-CMT-bit-MAIN[4][28][33]">MAIN[4][28][33]</a></td></tr>

<tr><td>DRP[12] bit 3</td><td id="virtex5-CMT-PLL-DRP[12][3]"><a href="#virtex5-CMT-bit-MAIN[4][29][33]">MAIN[4][29][33]</a></td></tr>

<tr><td>DRP[12] bit 4</td><td id="virtex5-CMT-PLL-DRP[12][4]"><a href="#virtex5-CMT-bit-MAIN[4][29][34]">MAIN[4][29][34]</a></td></tr>

<tr><td>DRP[12] bit 5</td><td id="virtex5-CMT-PLL-DRP[12][5]"><a href="#virtex5-CMT-bit-MAIN[4][28][34]">MAIN[4][28][34]</a></td></tr>

<tr><td>DRP[12] bit 6</td><td id="virtex5-CMT-PLL-DRP[12][6]"><a href="#virtex5-CMT-bit-MAIN[4][28][35]">MAIN[4][28][35]</a></td></tr>

<tr><td>DRP[12] bit 7</td><td id="virtex5-CMT-PLL-DRP[12][7]"><a href="#virtex5-CMT-bit-MAIN[4][29][35]">MAIN[4][29][35]</a></td></tr>

<tr><td>DRP[12] bit 8</td><td id="virtex5-CMT-PLL-DRP[12][8]"><a href="#virtex5-CMT-bit-MAIN[4][29][36]">MAIN[4][29][36]</a></td></tr>

<tr><td>DRP[12] bit 9</td><td id="virtex5-CMT-PLL-DRP[12][9]"><a href="#virtex5-CMT-bit-MAIN[4][28][36]">MAIN[4][28][36]</a></td></tr>

<tr><td>DRP[12] bit 10</td><td id="virtex5-CMT-PLL-DRP[12][10]"><a href="#virtex5-CMT-bit-MAIN[4][28][37]">MAIN[4][28][37]</a></td></tr>

<tr><td>DRP[12] bit 11</td><td id="virtex5-CMT-PLL-DRP[12][11]"><a href="#virtex5-CMT-bit-MAIN[4][29][37]">MAIN[4][29][37]</a></td></tr>

<tr><td>DRP[12] bit 12</td><td id="virtex5-CMT-PLL-DRP[12][12]"><a href="#virtex5-CMT-bit-MAIN[4][29][38]">MAIN[4][29][38]</a></td></tr>

<tr><td>DRP[12] bit 13</td><td id="virtex5-CMT-PLL-DRP[12][13]"><a href="#virtex5-CMT-bit-MAIN[4][28][38]">MAIN[4][28][38]</a></td></tr>

<tr><td>DRP[12] bit 14</td><td id="virtex5-CMT-PLL-DRP[12][14]"><a href="#virtex5-CMT-bit-MAIN[4][28][39]">MAIN[4][28][39]</a></td></tr>

<tr><td>DRP[12] bit 15</td><td id="virtex5-CMT-PLL-DRP[12][15]"><a href="#virtex5-CMT-bit-MAIN[4][29][39]">MAIN[4][29][39]</a></td></tr>

<tr><td>DRP[13] bit 0</td><td id="virtex5-CMT-PLL-DRP[13][0]"><a href="#virtex5-CMT-bit-MAIN[4][29][40]">MAIN[4][29][40]</a></td></tr>

<tr><td>DRP[13] bit 1</td><td id="virtex5-CMT-PLL-DRP[13][1]"><a href="#virtex5-CMT-bit-MAIN[4][28][40]">MAIN[4][28][40]</a></td></tr>

<tr><td>DRP[13] bit 2</td><td id="virtex5-CMT-PLL-DRP[13][2]"><a href="#virtex5-CMT-bit-MAIN[4][28][41]">MAIN[4][28][41]</a></td></tr>

<tr><td>DRP[13] bit 3</td><td id="virtex5-CMT-PLL-DRP[13][3]"><a href="#virtex5-CMT-bit-MAIN[4][29][41]">MAIN[4][29][41]</a></td></tr>

<tr><td>DRP[13] bit 4</td><td id="virtex5-CMT-PLL-DRP[13][4]"><a href="#virtex5-CMT-bit-MAIN[4][29][42]">MAIN[4][29][42]</a></td></tr>

<tr><td>DRP[13] bit 5</td><td id="virtex5-CMT-PLL-DRP[13][5]"><a href="#virtex5-CMT-bit-MAIN[4][28][42]">MAIN[4][28][42]</a></td></tr>

<tr><td>DRP[13] bit 6</td><td id="virtex5-CMT-PLL-DRP[13][6]"><a href="#virtex5-CMT-bit-MAIN[4][28][43]">MAIN[4][28][43]</a></td></tr>

<tr><td>DRP[13] bit 7</td><td id="virtex5-CMT-PLL-DRP[13][7]"><a href="#virtex5-CMT-bit-MAIN[4][29][43]">MAIN[4][29][43]</a></td></tr>

<tr><td>DRP[13] bit 8</td><td id="virtex5-CMT-PLL-DRP[13][8]"><a href="#virtex5-CMT-bit-MAIN[4][29][44]">MAIN[4][29][44]</a></td></tr>

<tr><td>DRP[13] bit 9</td><td id="virtex5-CMT-PLL-DRP[13][9]"><a href="#virtex5-CMT-bit-MAIN[4][28][44]">MAIN[4][28][44]</a></td></tr>

<tr><td>DRP[13] bit 10</td><td id="virtex5-CMT-PLL-DRP[13][10]"><a href="#virtex5-CMT-bit-MAIN[4][28][45]">MAIN[4][28][45]</a></td></tr>

<tr><td>DRP[13] bit 11</td><td id="virtex5-CMT-PLL-DRP[13][11]"><a href="#virtex5-CMT-bit-MAIN[4][29][45]">MAIN[4][29][45]</a></td></tr>

<tr><td>DRP[13] bit 12</td><td id="virtex5-CMT-PLL-DRP[13][12]"><a href="#virtex5-CMT-bit-MAIN[4][29][46]">MAIN[4][29][46]</a></td></tr>

<tr><td>DRP[13] bit 13</td><td id="virtex5-CMT-PLL-DRP[13][13]"><a href="#virtex5-CMT-bit-MAIN[4][28][46]">MAIN[4][28][46]</a></td></tr>

<tr><td>DRP[13] bit 14</td><td id="virtex5-CMT-PLL-DRP[13][14]"><a href="#virtex5-CMT-bit-MAIN[4][28][47]">MAIN[4][28][47]</a></td></tr>

<tr><td>DRP[13] bit 15</td><td id="virtex5-CMT-PLL-DRP[13][15]"><a href="#virtex5-CMT-bit-MAIN[4][29][47]">MAIN[4][29][47]</a></td></tr>

<tr><td>DRP[14] bit 0</td><td id="virtex5-CMT-PLL-DRP[14][0]"><a href="#virtex5-CMT-bit-MAIN[4][29][48]">MAIN[4][29][48]</a></td></tr>

<tr><td>DRP[14] bit 1</td><td id="virtex5-CMT-PLL-DRP[14][1]"><a href="#virtex5-CMT-bit-MAIN[4][28][48]">MAIN[4][28][48]</a></td></tr>

<tr><td>DRP[14] bit 2</td><td id="virtex5-CMT-PLL-DRP[14][2]"><a href="#virtex5-CMT-bit-MAIN[4][28][49]">MAIN[4][28][49]</a></td></tr>

<tr><td>DRP[14] bit 3</td><td id="virtex5-CMT-PLL-DRP[14][3]"><a href="#virtex5-CMT-bit-MAIN[4][29][49]">MAIN[4][29][49]</a></td></tr>

<tr><td>DRP[14] bit 4</td><td id="virtex5-CMT-PLL-DRP[14][4]"><a href="#virtex5-CMT-bit-MAIN[4][29][50]">MAIN[4][29][50]</a></td></tr>

<tr><td>DRP[14] bit 5</td><td id="virtex5-CMT-PLL-DRP[14][5]"><a href="#virtex5-CMT-bit-MAIN[4][28][50]">MAIN[4][28][50]</a></td></tr>

<tr><td>DRP[14] bit 6</td><td id="virtex5-CMT-PLL-DRP[14][6]"><a href="#virtex5-CMT-bit-MAIN[4][28][51]">MAIN[4][28][51]</a></td></tr>

<tr><td>DRP[14] bit 7</td><td id="virtex5-CMT-PLL-DRP[14][7]"><a href="#virtex5-CMT-bit-MAIN[4][29][51]">MAIN[4][29][51]</a></td></tr>

<tr><td>DRP[14] bit 8</td><td id="virtex5-CMT-PLL-DRP[14][8]"><a href="#virtex5-CMT-bit-MAIN[4][29][52]">MAIN[4][29][52]</a></td></tr>

<tr><td>DRP[14] bit 9</td><td id="virtex5-CMT-PLL-DRP[14][9]"><a href="#virtex5-CMT-bit-MAIN[4][28][52]">MAIN[4][28][52]</a></td></tr>

<tr><td>DRP[14] bit 10</td><td id="virtex5-CMT-PLL-DRP[14][10]"><a href="#virtex5-CMT-bit-MAIN[4][28][53]">MAIN[4][28][53]</a></td></tr>

<tr><td>DRP[14] bit 11</td><td id="virtex5-CMT-PLL-DRP[14][11]"><a href="#virtex5-CMT-bit-MAIN[4][29][53]">MAIN[4][29][53]</a></td></tr>

<tr><td>DRP[14] bit 12</td><td id="virtex5-CMT-PLL-DRP[14][12]"><a href="#virtex5-CMT-bit-MAIN[4][29][54]">MAIN[4][29][54]</a></td></tr>

<tr><td>DRP[14] bit 13</td><td id="virtex5-CMT-PLL-DRP[14][13]"><a href="#virtex5-CMT-bit-MAIN[4][28][54]">MAIN[4][28][54]</a></td></tr>

<tr><td>DRP[14] bit 14</td><td id="virtex5-CMT-PLL-DRP[14][14]"><a href="#virtex5-CMT-bit-MAIN[4][28][55]">MAIN[4][28][55]</a></td></tr>

<tr><td>DRP[14] bit 15</td><td id="virtex5-CMT-PLL-DRP[14][15]"><a href="#virtex5-CMT-bit-MAIN[4][29][55]">MAIN[4][29][55]</a></td></tr>

<tr><td>DRP[15] bit 0</td><td id="virtex5-CMT-PLL-DRP[15][0]"><a href="#virtex5-CMT-bit-MAIN[4][29][56]">MAIN[4][29][56]</a></td></tr>

<tr><td>DRP[15] bit 1</td><td id="virtex5-CMT-PLL-DRP[15][1]"><a href="#virtex5-CMT-bit-MAIN[4][28][56]">MAIN[4][28][56]</a></td></tr>

<tr><td>DRP[15] bit 2</td><td id="virtex5-CMT-PLL-DRP[15][2]"><a href="#virtex5-CMT-bit-MAIN[4][28][57]">MAIN[4][28][57]</a></td></tr>

<tr><td>DRP[15] bit 3</td><td id="virtex5-CMT-PLL-DRP[15][3]"><a href="#virtex5-CMT-bit-MAIN[4][29][57]">MAIN[4][29][57]</a></td></tr>

<tr><td>DRP[15] bit 4</td><td id="virtex5-CMT-PLL-DRP[15][4]"><a href="#virtex5-CMT-bit-MAIN[4][29][58]">MAIN[4][29][58]</a></td></tr>

<tr><td>DRP[15] bit 5</td><td id="virtex5-CMT-PLL-DRP[15][5]"><a href="#virtex5-CMT-bit-MAIN[4][28][58]">MAIN[4][28][58]</a></td></tr>

<tr><td>DRP[15] bit 6</td><td id="virtex5-CMT-PLL-DRP[15][6]"><a href="#virtex5-CMT-bit-MAIN[4][28][59]">MAIN[4][28][59]</a></td></tr>

<tr><td>DRP[15] bit 7</td><td id="virtex5-CMT-PLL-DRP[15][7]"><a href="#virtex5-CMT-bit-MAIN[4][29][59]">MAIN[4][29][59]</a></td></tr>

<tr><td>DRP[15] bit 8</td><td id="virtex5-CMT-PLL-DRP[15][8]"><a href="#virtex5-CMT-bit-MAIN[4][29][60]">MAIN[4][29][60]</a></td></tr>

<tr><td>DRP[15] bit 9</td><td id="virtex5-CMT-PLL-DRP[15][9]"><a href="#virtex5-CMT-bit-MAIN[4][28][60]">MAIN[4][28][60]</a></td></tr>

<tr><td>DRP[15] bit 10</td><td id="virtex5-CMT-PLL-DRP[15][10]"><a href="#virtex5-CMT-bit-MAIN[4][28][61]">MAIN[4][28][61]</a></td></tr>

<tr><td>DRP[15] bit 11</td><td id="virtex5-CMT-PLL-DRP[15][11]"><a href="#virtex5-CMT-bit-MAIN[4][29][61]">MAIN[4][29][61]</a></td></tr>

<tr><td>DRP[15] bit 12</td><td id="virtex5-CMT-PLL-DRP[15][12]"><a href="#virtex5-CMT-bit-MAIN[4][29][62]">MAIN[4][29][62]</a></td></tr>

<tr><td>DRP[15] bit 13</td><td id="virtex5-CMT-PLL-DRP[15][13]"><a href="#virtex5-CMT-bit-MAIN[4][28][62]">MAIN[4][28][62]</a></td></tr>

<tr><td>DRP[15] bit 14</td><td id="virtex5-CMT-PLL-DRP[15][14]"><a href="#virtex5-CMT-bit-MAIN[4][28][63]">MAIN[4][28][63]</a></td></tr>

<tr><td>DRP[15] bit 15</td><td id="virtex5-CMT-PLL-DRP[15][15]"><a href="#virtex5-CMT-bit-MAIN[4][29][63]">MAIN[4][29][63]</a></td></tr>

<tr><td>DRP[16] bit 0</td><td id="virtex5-CMT-PLL-DRP[16][0]"><a href="#virtex5-CMT-bit-MAIN[5][29][0]">MAIN[5][29][0]</a></td></tr>

<tr><td>DRP[16] bit 1</td><td id="virtex5-CMT-PLL-DRP[16][1]"><a href="#virtex5-CMT-bit-MAIN[5][28][0]">MAIN[5][28][0]</a></td></tr>

<tr><td>DRP[16] bit 2</td><td id="virtex5-CMT-PLL-DRP[16][2]"><a href="#virtex5-CMT-bit-MAIN[5][28][1]">MAIN[5][28][1]</a></td></tr>

<tr><td>DRP[16] bit 3</td><td id="virtex5-CMT-PLL-DRP[16][3]"><a href="#virtex5-CMT-bit-MAIN[5][29][1]">MAIN[5][29][1]</a></td></tr>

<tr><td>DRP[16] bit 4</td><td id="virtex5-CMT-PLL-DRP[16][4]"><a href="#virtex5-CMT-bit-MAIN[5][29][2]">MAIN[5][29][2]</a></td></tr>

<tr><td>DRP[16] bit 5</td><td id="virtex5-CMT-PLL-DRP[16][5]"><a href="#virtex5-CMT-bit-MAIN[5][28][2]">MAIN[5][28][2]</a></td></tr>

<tr><td>DRP[16] bit 6</td><td id="virtex5-CMT-PLL-DRP[16][6]"><a href="#virtex5-CMT-bit-MAIN[5][28][3]">MAIN[5][28][3]</a></td></tr>

<tr><td>DRP[16] bit 7</td><td id="virtex5-CMT-PLL-DRP[16][7]"><a href="#virtex5-CMT-bit-MAIN[5][29][3]">MAIN[5][29][3]</a></td></tr>

<tr><td>DRP[16] bit 8</td><td id="virtex5-CMT-PLL-DRP[16][8]"><a href="#virtex5-CMT-bit-MAIN[5][29][4]">MAIN[5][29][4]</a></td></tr>

<tr><td>DRP[16] bit 9</td><td id="virtex5-CMT-PLL-DRP[16][9]"><a href="#virtex5-CMT-bit-MAIN[5][28][4]">MAIN[5][28][4]</a></td></tr>

<tr><td>DRP[16] bit 10</td><td id="virtex5-CMT-PLL-DRP[16][10]"><a href="#virtex5-CMT-bit-MAIN[5][28][5]">MAIN[5][28][5]</a></td></tr>

<tr><td>DRP[16] bit 11</td><td id="virtex5-CMT-PLL-DRP[16][11]"><a href="#virtex5-CMT-bit-MAIN[5][29][5]">MAIN[5][29][5]</a></td></tr>

<tr><td>DRP[16] bit 12</td><td id="virtex5-CMT-PLL-DRP[16][12]"><a href="#virtex5-CMT-bit-MAIN[5][29][6]">MAIN[5][29][6]</a></td></tr>

<tr><td>DRP[16] bit 13</td><td id="virtex5-CMT-PLL-DRP[16][13]"><a href="#virtex5-CMT-bit-MAIN[5][28][6]">MAIN[5][28][6]</a></td></tr>

<tr><td>DRP[16] bit 14</td><td id="virtex5-CMT-PLL-DRP[16][14]"><a href="#virtex5-CMT-bit-MAIN[5][28][7]">MAIN[5][28][7]</a></td></tr>

<tr><td>DRP[16] bit 15</td><td id="virtex5-CMT-PLL-DRP[16][15]"><a href="#virtex5-CMT-bit-MAIN[5][29][7]">MAIN[5][29][7]</a></td></tr>

<tr><td>DRP[17] bit 0</td><td id="virtex5-CMT-PLL-DRP[17][0]"><a href="#virtex5-CMT-bit-MAIN[5][29][8]">MAIN[5][29][8]</a></td></tr>

<tr><td>DRP[17] bit 1</td><td id="virtex5-CMT-PLL-DRP[17][1]"><a href="#virtex5-CMT-bit-MAIN[5][28][8]">MAIN[5][28][8]</a></td></tr>

<tr><td>DRP[17] bit 2</td><td id="virtex5-CMT-PLL-DRP[17][2]"><a href="#virtex5-CMT-bit-MAIN[5][28][9]">MAIN[5][28][9]</a></td></tr>

<tr><td>DRP[17] bit 3</td><td id="virtex5-CMT-PLL-DRP[17][3]"><a href="#virtex5-CMT-bit-MAIN[5][29][9]">MAIN[5][29][9]</a></td></tr>

<tr><td>DRP[17] bit 4</td><td id="virtex5-CMT-PLL-DRP[17][4]"><a href="#virtex5-CMT-bit-MAIN[5][29][10]">MAIN[5][29][10]</a></td></tr>

<tr><td>DRP[17] bit 5</td><td id="virtex5-CMT-PLL-DRP[17][5]"><a href="#virtex5-CMT-bit-MAIN[5][28][10]">MAIN[5][28][10]</a></td></tr>

<tr><td>DRP[17] bit 6</td><td id="virtex5-CMT-PLL-DRP[17][6]"><a href="#virtex5-CMT-bit-MAIN[5][28][11]">MAIN[5][28][11]</a></td></tr>

<tr><td>DRP[17] bit 7</td><td id="virtex5-CMT-PLL-DRP[17][7]"><a href="#virtex5-CMT-bit-MAIN[5][29][11]">MAIN[5][29][11]</a></td></tr>

<tr><td>DRP[17] bit 8</td><td id="virtex5-CMT-PLL-DRP[17][8]"><a href="#virtex5-CMT-bit-MAIN[5][29][12]">MAIN[5][29][12]</a></td></tr>

<tr><td>DRP[17] bit 9</td><td id="virtex5-CMT-PLL-DRP[17][9]"><a href="#virtex5-CMT-bit-MAIN[5][28][12]">MAIN[5][28][12]</a></td></tr>

<tr><td>DRP[17] bit 10</td><td id="virtex5-CMT-PLL-DRP[17][10]"><a href="#virtex5-CMT-bit-MAIN[5][28][13]">MAIN[5][28][13]</a></td></tr>

<tr><td>DRP[17] bit 11</td><td id="virtex5-CMT-PLL-DRP[17][11]"><a href="#virtex5-CMT-bit-MAIN[5][29][13]">MAIN[5][29][13]</a></td></tr>

<tr><td>DRP[17] bit 12</td><td id="virtex5-CMT-PLL-DRP[17][12]"><a href="#virtex5-CMT-bit-MAIN[5][29][14]">MAIN[5][29][14]</a></td></tr>

<tr><td>DRP[17] bit 13</td><td id="virtex5-CMT-PLL-DRP[17][13]"><a href="#virtex5-CMT-bit-MAIN[5][28][14]">MAIN[5][28][14]</a></td></tr>

<tr><td>DRP[17] bit 14</td><td id="virtex5-CMT-PLL-DRP[17][14]"><a href="#virtex5-CMT-bit-MAIN[5][28][15]">MAIN[5][28][15]</a></td></tr>

<tr><td>DRP[17] bit 15</td><td id="virtex5-CMT-PLL-DRP[17][15]"><a href="#virtex5-CMT-bit-MAIN[5][29][15]">MAIN[5][29][15]</a></td></tr>

<tr><td>DRP[18] bit 0</td><td id="virtex5-CMT-PLL-DRP[18][0]"><a href="#virtex5-CMT-bit-MAIN[5][29][16]">MAIN[5][29][16]</a></td></tr>

<tr><td>DRP[18] bit 1</td><td id="virtex5-CMT-PLL-DRP[18][1]"><a href="#virtex5-CMT-bit-MAIN[5][28][16]">MAIN[5][28][16]</a></td></tr>

<tr><td>DRP[18] bit 2</td><td id="virtex5-CMT-PLL-DRP[18][2]"><a href="#virtex5-CMT-bit-MAIN[5][28][17]">MAIN[5][28][17]</a></td></tr>

<tr><td>DRP[18] bit 3</td><td id="virtex5-CMT-PLL-DRP[18][3]"><a href="#virtex5-CMT-bit-MAIN[5][29][17]">MAIN[5][29][17]</a></td></tr>

<tr><td>DRP[18] bit 4</td><td id="virtex5-CMT-PLL-DRP[18][4]"><a href="#virtex5-CMT-bit-MAIN[5][29][18]">MAIN[5][29][18]</a></td></tr>

<tr><td>DRP[18] bit 5</td><td id="virtex5-CMT-PLL-DRP[18][5]"><a href="#virtex5-CMT-bit-MAIN[5][28][18]">MAIN[5][28][18]</a></td></tr>

<tr><td>DRP[18] bit 6</td><td id="virtex5-CMT-PLL-DRP[18][6]"><a href="#virtex5-CMT-bit-MAIN[5][28][19]">MAIN[5][28][19]</a></td></tr>

<tr><td>DRP[18] bit 7</td><td id="virtex5-CMT-PLL-DRP[18][7]"><a href="#virtex5-CMT-bit-MAIN[5][29][19]">MAIN[5][29][19]</a></td></tr>

<tr><td>DRP[18] bit 8</td><td id="virtex5-CMT-PLL-DRP[18][8]"><a href="#virtex5-CMT-bit-MAIN[5][29][20]">MAIN[5][29][20]</a></td></tr>

<tr><td>DRP[18] bit 9</td><td id="virtex5-CMT-PLL-DRP[18][9]"><a href="#virtex5-CMT-bit-MAIN[5][28][20]">MAIN[5][28][20]</a></td></tr>

<tr><td>DRP[18] bit 10</td><td id="virtex5-CMT-PLL-DRP[18][10]"><a href="#virtex5-CMT-bit-MAIN[5][28][21]">MAIN[5][28][21]</a></td></tr>

<tr><td>DRP[18] bit 11</td><td id="virtex5-CMT-PLL-DRP[18][11]"><a href="#virtex5-CMT-bit-MAIN[5][29][21]">MAIN[5][29][21]</a></td></tr>

<tr><td>DRP[18] bit 12</td><td id="virtex5-CMT-PLL-DRP[18][12]"><a href="#virtex5-CMT-bit-MAIN[5][29][22]">MAIN[5][29][22]</a></td></tr>

<tr><td>DRP[18] bit 13</td><td id="virtex5-CMT-PLL-DRP[18][13]"><a href="#virtex5-CMT-bit-MAIN[5][28][22]">MAIN[5][28][22]</a></td></tr>

<tr><td>DRP[18] bit 14</td><td id="virtex5-CMT-PLL-DRP[18][14]"><a href="#virtex5-CMT-bit-MAIN[5][28][23]">MAIN[5][28][23]</a></td></tr>

<tr><td>DRP[18] bit 15</td><td id="virtex5-CMT-PLL-DRP[18][15]"><a href="#virtex5-CMT-bit-MAIN[5][29][23]">MAIN[5][29][23]</a></td></tr>

<tr><td>DRP[19] bit 0</td><td id="virtex5-CMT-PLL-DRP[19][0]"><a href="#virtex5-CMT-bit-MAIN[5][29][24]">MAIN[5][29][24]</a></td></tr>

<tr><td>DRP[19] bit 1</td><td id="virtex5-CMT-PLL-DRP[19][1]"><a href="#virtex5-CMT-bit-MAIN[5][28][24]">MAIN[5][28][24]</a></td></tr>

<tr><td>DRP[19] bit 2</td><td id="virtex5-CMT-PLL-DRP[19][2]"><a href="#virtex5-CMT-bit-MAIN[5][28][25]">MAIN[5][28][25]</a></td></tr>

<tr><td>DRP[19] bit 3</td><td id="virtex5-CMT-PLL-DRP[19][3]"><a href="#virtex5-CMT-bit-MAIN[5][29][25]">MAIN[5][29][25]</a></td></tr>

<tr><td>DRP[19] bit 4</td><td id="virtex5-CMT-PLL-DRP[19][4]"><a href="#virtex5-CMT-bit-MAIN[5][29][26]">MAIN[5][29][26]</a></td></tr>

<tr><td>DRP[19] bit 5</td><td id="virtex5-CMT-PLL-DRP[19][5]"><a href="#virtex5-CMT-bit-MAIN[5][28][26]">MAIN[5][28][26]</a></td></tr>

<tr><td>DRP[19] bit 6</td><td id="virtex5-CMT-PLL-DRP[19][6]"><a href="#virtex5-CMT-bit-MAIN[5][28][27]">MAIN[5][28][27]</a></td></tr>

<tr><td>DRP[19] bit 7</td><td id="virtex5-CMT-PLL-DRP[19][7]"><a href="#virtex5-CMT-bit-MAIN[5][29][27]">MAIN[5][29][27]</a></td></tr>

<tr><td>DRP[19] bit 8</td><td id="virtex5-CMT-PLL-DRP[19][8]"><a href="#virtex5-CMT-bit-MAIN[5][29][28]">MAIN[5][29][28]</a></td></tr>

<tr><td>DRP[19] bit 9</td><td id="virtex5-CMT-PLL-DRP[19][9]"><a href="#virtex5-CMT-bit-MAIN[5][28][28]">MAIN[5][28][28]</a></td></tr>

<tr><td>DRP[19] bit 10</td><td id="virtex5-CMT-PLL-DRP[19][10]"><a href="#virtex5-CMT-bit-MAIN[5][28][29]">MAIN[5][28][29]</a></td></tr>

<tr><td>DRP[19] bit 11</td><td id="virtex5-CMT-PLL-DRP[19][11]"><a href="#virtex5-CMT-bit-MAIN[5][29][29]">MAIN[5][29][29]</a></td></tr>

<tr><td>DRP[19] bit 12</td><td id="virtex5-CMT-PLL-DRP[19][12]"><a href="#virtex5-CMT-bit-MAIN[5][29][30]">MAIN[5][29][30]</a></td></tr>

<tr><td>DRP[19] bit 13</td><td id="virtex5-CMT-PLL-DRP[19][13]"><a href="#virtex5-CMT-bit-MAIN[5][28][30]">MAIN[5][28][30]</a></td></tr>

<tr><td>DRP[19] bit 14</td><td id="virtex5-CMT-PLL-DRP[19][14]"><a href="#virtex5-CMT-bit-MAIN[5][28][31]">MAIN[5][28][31]</a></td></tr>

<tr><td>DRP[19] bit 15</td><td id="virtex5-CMT-PLL-DRP[19][15]"><a href="#virtex5-CMT-bit-MAIN[5][29][31]">MAIN[5][29][31]</a></td></tr>

<tr><td>DRP[20] bit 0</td><td id="virtex5-CMT-PLL-DRP[20][0]"><a href="#virtex5-CMT-bit-MAIN[5][29][32]">MAIN[5][29][32]</a></td></tr>

<tr><td>DRP[20] bit 1</td><td id="virtex5-CMT-PLL-DRP[20][1]"><a href="#virtex5-CMT-bit-MAIN[5][28][32]">MAIN[5][28][32]</a></td></tr>

<tr><td>DRP[20] bit 2</td><td id="virtex5-CMT-PLL-DRP[20][2]"><a href="#virtex5-CMT-bit-MAIN[5][28][33]">MAIN[5][28][33]</a></td></tr>

<tr><td>DRP[20] bit 3</td><td id="virtex5-CMT-PLL-DRP[20][3]"><a href="#virtex5-CMT-bit-MAIN[5][29][33]">MAIN[5][29][33]</a></td></tr>

<tr><td>DRP[20] bit 4</td><td id="virtex5-CMT-PLL-DRP[20][4]"><a href="#virtex5-CMT-bit-MAIN[5][29][34]">MAIN[5][29][34]</a></td></tr>

<tr><td>DRP[20] bit 5</td><td id="virtex5-CMT-PLL-DRP[20][5]"><a href="#virtex5-CMT-bit-MAIN[5][28][34]">MAIN[5][28][34]</a></td></tr>

<tr><td>DRP[20] bit 6</td><td id="virtex5-CMT-PLL-DRP[20][6]"><a href="#virtex5-CMT-bit-MAIN[5][28][35]">MAIN[5][28][35]</a></td></tr>

<tr><td>DRP[20] bit 7</td><td id="virtex5-CMT-PLL-DRP[20][7]"><a href="#virtex5-CMT-bit-MAIN[5][29][35]">MAIN[5][29][35]</a></td></tr>

<tr><td>DRP[20] bit 8</td><td id="virtex5-CMT-PLL-DRP[20][8]"><a href="#virtex5-CMT-bit-MAIN[5][29][36]">MAIN[5][29][36]</a></td></tr>

<tr><td>DRP[20] bit 9</td><td id="virtex5-CMT-PLL-DRP[20][9]"><a href="#virtex5-CMT-bit-MAIN[5][28][36]">MAIN[5][28][36]</a></td></tr>

<tr><td>DRP[20] bit 10</td><td id="virtex5-CMT-PLL-DRP[20][10]"><a href="#virtex5-CMT-bit-MAIN[5][28][37]">MAIN[5][28][37]</a></td></tr>

<tr><td>DRP[20] bit 11</td><td id="virtex5-CMT-PLL-DRP[20][11]"><a href="#virtex5-CMT-bit-MAIN[5][29][37]">MAIN[5][29][37]</a></td></tr>

<tr><td>DRP[20] bit 12</td><td id="virtex5-CMT-PLL-DRP[20][12]"><a href="#virtex5-CMT-bit-MAIN[5][29][38]">MAIN[5][29][38]</a></td></tr>

<tr><td>DRP[20] bit 13</td><td id="virtex5-CMT-PLL-DRP[20][13]"><a href="#virtex5-CMT-bit-MAIN[5][28][38]">MAIN[5][28][38]</a></td></tr>

<tr><td>DRP[20] bit 14</td><td id="virtex5-CMT-PLL-DRP[20][14]"><a href="#virtex5-CMT-bit-MAIN[5][28][39]">MAIN[5][28][39]</a></td></tr>

<tr><td>DRP[20] bit 15</td><td id="virtex5-CMT-PLL-DRP[20][15]"><a href="#virtex5-CMT-bit-MAIN[5][29][39]">MAIN[5][29][39]</a></td></tr>

<tr><td>DRP[21] bit 0</td><td id="virtex5-CMT-PLL-DRP[21][0]"><a href="#virtex5-CMT-bit-MAIN[5][29][40]">MAIN[5][29][40]</a></td></tr>

<tr><td>DRP[21] bit 1</td><td id="virtex5-CMT-PLL-DRP[21][1]"><a href="#virtex5-CMT-bit-MAIN[5][28][40]">MAIN[5][28][40]</a></td></tr>

<tr><td>DRP[21] bit 2</td><td id="virtex5-CMT-PLL-DRP[21][2]"><a href="#virtex5-CMT-bit-MAIN[5][28][41]">MAIN[5][28][41]</a></td></tr>

<tr><td>DRP[21] bit 3</td><td id="virtex5-CMT-PLL-DRP[21][3]"><a href="#virtex5-CMT-bit-MAIN[5][29][41]">MAIN[5][29][41]</a></td></tr>

<tr><td>DRP[21] bit 4</td><td id="virtex5-CMT-PLL-DRP[21][4]"><a href="#virtex5-CMT-bit-MAIN[5][29][42]">MAIN[5][29][42]</a></td></tr>

<tr><td>DRP[21] bit 5</td><td id="virtex5-CMT-PLL-DRP[21][5]"><a href="#virtex5-CMT-bit-MAIN[5][28][42]">MAIN[5][28][42]</a></td></tr>

<tr><td>DRP[21] bit 6</td><td id="virtex5-CMT-PLL-DRP[21][6]"><a href="#virtex5-CMT-bit-MAIN[5][28][43]">MAIN[5][28][43]</a></td></tr>

<tr><td>DRP[21] bit 7</td><td id="virtex5-CMT-PLL-DRP[21][7]"><a href="#virtex5-CMT-bit-MAIN[5][29][43]">MAIN[5][29][43]</a></td></tr>

<tr><td>DRP[21] bit 8</td><td id="virtex5-CMT-PLL-DRP[21][8]"><a href="#virtex5-CMT-bit-MAIN[5][29][44]">MAIN[5][29][44]</a></td></tr>

<tr><td>DRP[21] bit 9</td><td id="virtex5-CMT-PLL-DRP[21][9]"><a href="#virtex5-CMT-bit-MAIN[5][28][44]">MAIN[5][28][44]</a></td></tr>

<tr><td>DRP[21] bit 10</td><td id="virtex5-CMT-PLL-DRP[21][10]"><a href="#virtex5-CMT-bit-MAIN[5][28][45]">MAIN[5][28][45]</a></td></tr>

<tr><td>DRP[21] bit 11</td><td id="virtex5-CMT-PLL-DRP[21][11]"><a href="#virtex5-CMT-bit-MAIN[5][29][45]">MAIN[5][29][45]</a></td></tr>

<tr><td>DRP[21] bit 12</td><td id="virtex5-CMT-PLL-DRP[21][12]"><a href="#virtex5-CMT-bit-MAIN[5][29][46]">MAIN[5][29][46]</a></td></tr>

<tr><td>DRP[21] bit 13</td><td id="virtex5-CMT-PLL-DRP[21][13]"><a href="#virtex5-CMT-bit-MAIN[5][28][46]">MAIN[5][28][46]</a></td></tr>

<tr><td>DRP[21] bit 14</td><td id="virtex5-CMT-PLL-DRP[21][14]"><a href="#virtex5-CMT-bit-MAIN[5][28][47]">MAIN[5][28][47]</a></td></tr>

<tr><td>DRP[21] bit 15</td><td id="virtex5-CMT-PLL-DRP[21][15]"><a href="#virtex5-CMT-bit-MAIN[5][29][47]">MAIN[5][29][47]</a></td></tr>

<tr><td>DRP[22] bit 0</td><td id="virtex5-CMT-PLL-DRP[22][0]"><a href="#virtex5-CMT-bit-MAIN[5][29][48]">MAIN[5][29][48]</a></td></tr>

<tr><td>DRP[22] bit 1</td><td id="virtex5-CMT-PLL-DRP[22][1]"><a href="#virtex5-CMT-bit-MAIN[5][28][48]">MAIN[5][28][48]</a></td></tr>

<tr><td>DRP[22] bit 2</td><td id="virtex5-CMT-PLL-DRP[22][2]"><a href="#virtex5-CMT-bit-MAIN[5][28][49]">MAIN[5][28][49]</a></td></tr>

<tr><td>DRP[22] bit 3</td><td id="virtex5-CMT-PLL-DRP[22][3]"><a href="#virtex5-CMT-bit-MAIN[5][29][49]">MAIN[5][29][49]</a></td></tr>

<tr><td>DRP[22] bit 4</td><td id="virtex5-CMT-PLL-DRP[22][4]"><a href="#virtex5-CMT-bit-MAIN[5][29][50]">MAIN[5][29][50]</a></td></tr>

<tr><td>DRP[22] bit 5</td><td id="virtex5-CMT-PLL-DRP[22][5]"><a href="#virtex5-CMT-bit-MAIN[5][28][50]">MAIN[5][28][50]</a></td></tr>

<tr><td>DRP[22] bit 6</td><td id="virtex5-CMT-PLL-DRP[22][6]"><a href="#virtex5-CMT-bit-MAIN[5][28][51]">MAIN[5][28][51]</a></td></tr>

<tr><td>DRP[22] bit 7</td><td id="virtex5-CMT-PLL-DRP[22][7]"><a href="#virtex5-CMT-bit-MAIN[5][29][51]">MAIN[5][29][51]</a></td></tr>

<tr><td>DRP[22] bit 8</td><td id="virtex5-CMT-PLL-DRP[22][8]"><a href="#virtex5-CMT-bit-MAIN[5][29][52]">MAIN[5][29][52]</a></td></tr>

<tr><td>DRP[22] bit 9</td><td id="virtex5-CMT-PLL-DRP[22][9]"><a href="#virtex5-CMT-bit-MAIN[5][28][52]">MAIN[5][28][52]</a></td></tr>

<tr><td>DRP[22] bit 10</td><td id="virtex5-CMT-PLL-DRP[22][10]"><a href="#virtex5-CMT-bit-MAIN[5][28][53]">MAIN[5][28][53]</a></td></tr>

<tr><td>DRP[22] bit 11</td><td id="virtex5-CMT-PLL-DRP[22][11]"><a href="#virtex5-CMT-bit-MAIN[5][29][53]">MAIN[5][29][53]</a></td></tr>

<tr><td>DRP[22] bit 12</td><td id="virtex5-CMT-PLL-DRP[22][12]"><a href="#virtex5-CMT-bit-MAIN[5][29][54]">MAIN[5][29][54]</a></td></tr>

<tr><td>DRP[22] bit 13</td><td id="virtex5-CMT-PLL-DRP[22][13]"><a href="#virtex5-CMT-bit-MAIN[5][28][54]">MAIN[5][28][54]</a></td></tr>

<tr><td>DRP[22] bit 14</td><td id="virtex5-CMT-PLL-DRP[22][14]"><a href="#virtex5-CMT-bit-MAIN[5][28][55]">MAIN[5][28][55]</a></td></tr>

<tr><td>DRP[22] bit 15</td><td id="virtex5-CMT-PLL-DRP[22][15]"><a href="#virtex5-CMT-bit-MAIN[5][29][55]">MAIN[5][29][55]</a></td></tr>

<tr><td>DRP[23] bit 0</td><td id="virtex5-CMT-PLL-DRP[23][0]"><a href="#virtex5-CMT-bit-MAIN[5][29][56]">MAIN[5][29][56]</a></td></tr>

<tr><td>DRP[23] bit 1</td><td id="virtex5-CMT-PLL-DRP[23][1]"><a href="#virtex5-CMT-bit-MAIN[5][28][56]">MAIN[5][28][56]</a></td></tr>

<tr><td>DRP[23] bit 2</td><td id="virtex5-CMT-PLL-DRP[23][2]"><a href="#virtex5-CMT-bit-MAIN[5][28][57]">MAIN[5][28][57]</a></td></tr>

<tr><td>DRP[23] bit 3</td><td id="virtex5-CMT-PLL-DRP[23][3]"><a href="#virtex5-CMT-bit-MAIN[5][29][57]">MAIN[5][29][57]</a></td></tr>

<tr><td>DRP[23] bit 4</td><td id="virtex5-CMT-PLL-DRP[23][4]"><a href="#virtex5-CMT-bit-MAIN[5][29][58]">MAIN[5][29][58]</a></td></tr>

<tr><td>DRP[23] bit 5</td><td id="virtex5-CMT-PLL-DRP[23][5]"><a href="#virtex5-CMT-bit-MAIN[5][28][58]">MAIN[5][28][58]</a></td></tr>

<tr><td>DRP[23] bit 6</td><td id="virtex5-CMT-PLL-DRP[23][6]"><a href="#virtex5-CMT-bit-MAIN[5][28][59]">MAIN[5][28][59]</a></td></tr>

<tr><td>DRP[23] bit 7</td><td id="virtex5-CMT-PLL-DRP[23][7]"><a href="#virtex5-CMT-bit-MAIN[5][29][59]">MAIN[5][29][59]</a></td></tr>

<tr><td>DRP[23] bit 8</td><td id="virtex5-CMT-PLL-DRP[23][8]"><a href="#virtex5-CMT-bit-MAIN[5][29][60]">MAIN[5][29][60]</a></td></tr>

<tr><td>DRP[23] bit 9</td><td id="virtex5-CMT-PLL-DRP[23][9]"><a href="#virtex5-CMT-bit-MAIN[5][28][60]">MAIN[5][28][60]</a></td></tr>

<tr><td>DRP[23] bit 10</td><td id="virtex5-CMT-PLL-DRP[23][10]"><a href="#virtex5-CMT-bit-MAIN[5][28][61]">MAIN[5][28][61]</a></td></tr>

<tr><td>DRP[23] bit 11</td><td id="virtex5-CMT-PLL-DRP[23][11]"><a href="#virtex5-CMT-bit-MAIN[5][29][61]">MAIN[5][29][61]</a></td></tr>

<tr><td>DRP[23] bit 12</td><td id="virtex5-CMT-PLL-DRP[23][12]"><a href="#virtex5-CMT-bit-MAIN[5][29][62]">MAIN[5][29][62]</a></td></tr>

<tr><td>DRP[23] bit 13</td><td id="virtex5-CMT-PLL-DRP[23][13]"><a href="#virtex5-CMT-bit-MAIN[5][28][62]">MAIN[5][28][62]</a></td></tr>

<tr><td>DRP[23] bit 14</td><td id="virtex5-CMT-PLL-DRP[23][14]"><a href="#virtex5-CMT-bit-MAIN[5][28][63]">MAIN[5][28][63]</a></td></tr>

<tr><td>DRP[23] bit 15</td><td id="virtex5-CMT-PLL-DRP[23][15]"><a href="#virtex5-CMT-bit-MAIN[5][29][63]">MAIN[5][29][63]</a></td></tr>

<tr><td>DRP[24] bit 0</td><td id="virtex5-CMT-PLL-DRP[24][0]"><a href="#virtex5-CMT-bit-MAIN[6][29][0]">MAIN[6][29][0]</a></td></tr>

<tr><td>DRP[24] bit 1</td><td id="virtex5-CMT-PLL-DRP[24][1]"><a href="#virtex5-CMT-bit-MAIN[6][28][0]">MAIN[6][28][0]</a></td></tr>

<tr><td>DRP[24] bit 2</td><td id="virtex5-CMT-PLL-DRP[24][2]"><a href="#virtex5-CMT-bit-MAIN[6][28][1]">MAIN[6][28][1]</a></td></tr>

<tr><td>DRP[24] bit 3</td><td id="virtex5-CMT-PLL-DRP[24][3]"><a href="#virtex5-CMT-bit-MAIN[6][29][1]">MAIN[6][29][1]</a></td></tr>

<tr><td>DRP[24] bit 4</td><td id="virtex5-CMT-PLL-DRP[24][4]"><a href="#virtex5-CMT-bit-MAIN[6][29][2]">MAIN[6][29][2]</a></td></tr>

<tr><td>DRP[24] bit 5</td><td id="virtex5-CMT-PLL-DRP[24][5]"><a href="#virtex5-CMT-bit-MAIN[6][28][2]">MAIN[6][28][2]</a></td></tr>

<tr><td>DRP[24] bit 6</td><td id="virtex5-CMT-PLL-DRP[24][6]"><a href="#virtex5-CMT-bit-MAIN[6][28][3]">MAIN[6][28][3]</a></td></tr>

<tr><td>DRP[24] bit 7</td><td id="virtex5-CMT-PLL-DRP[24][7]"><a href="#virtex5-CMT-bit-MAIN[6][29][3]">MAIN[6][29][3]</a></td></tr>

<tr><td>DRP[24] bit 8</td><td id="virtex5-CMT-PLL-DRP[24][8]"><a href="#virtex5-CMT-bit-MAIN[6][29][4]">MAIN[6][29][4]</a></td></tr>

<tr><td>DRP[24] bit 9</td><td id="virtex5-CMT-PLL-DRP[24][9]"><a href="#virtex5-CMT-bit-MAIN[6][28][4]">MAIN[6][28][4]</a></td></tr>

<tr><td>DRP[24] bit 10</td><td id="virtex5-CMT-PLL-DRP[24][10]"><a href="#virtex5-CMT-bit-MAIN[6][28][5]">MAIN[6][28][5]</a></td></tr>

<tr><td>DRP[24] bit 11</td><td id="virtex5-CMT-PLL-DRP[24][11]"><a href="#virtex5-CMT-bit-MAIN[6][29][5]">MAIN[6][29][5]</a></td></tr>

<tr><td>DRP[24] bit 12</td><td id="virtex5-CMT-PLL-DRP[24][12]"><a href="#virtex5-CMT-bit-MAIN[6][29][6]">MAIN[6][29][6]</a></td></tr>

<tr><td>DRP[24] bit 13</td><td id="virtex5-CMT-PLL-DRP[24][13]"><a href="#virtex5-CMT-bit-MAIN[6][28][6]">MAIN[6][28][6]</a></td></tr>

<tr><td>DRP[24] bit 14</td><td id="virtex5-CMT-PLL-DRP[24][14]"><a href="#virtex5-CMT-bit-MAIN[6][28][7]">MAIN[6][28][7]</a></td></tr>

<tr><td>DRP[24] bit 15</td><td id="virtex5-CMT-PLL-DRP[24][15]"><a href="#virtex5-CMT-bit-MAIN[6][29][7]">MAIN[6][29][7]</a></td></tr>

<tr><td>DRP[25] bit 0</td><td id="virtex5-CMT-PLL-DRP[25][0]"><a href="#virtex5-CMT-bit-MAIN[6][29][8]">MAIN[6][29][8]</a></td></tr>

<tr><td>DRP[25] bit 1</td><td id="virtex5-CMT-PLL-DRP[25][1]"><a href="#virtex5-CMT-bit-MAIN[6][28][8]">MAIN[6][28][8]</a></td></tr>

<tr><td>DRP[25] bit 2</td><td id="virtex5-CMT-PLL-DRP[25][2]"><a href="#virtex5-CMT-bit-MAIN[6][28][9]">MAIN[6][28][9]</a></td></tr>

<tr><td>DRP[25] bit 3</td><td id="virtex5-CMT-PLL-DRP[25][3]"><a href="#virtex5-CMT-bit-MAIN[6][29][9]">MAIN[6][29][9]</a></td></tr>

<tr><td>DRP[25] bit 4</td><td id="virtex5-CMT-PLL-DRP[25][4]"><a href="#virtex5-CMT-bit-MAIN[6][29][10]">MAIN[6][29][10]</a></td></tr>

<tr><td>DRP[25] bit 5</td><td id="virtex5-CMT-PLL-DRP[25][5]"><a href="#virtex5-CMT-bit-MAIN[6][28][10]">MAIN[6][28][10]</a></td></tr>

<tr><td>DRP[25] bit 6</td><td id="virtex5-CMT-PLL-DRP[25][6]"><a href="#virtex5-CMT-bit-MAIN[6][28][11]">MAIN[6][28][11]</a></td></tr>

<tr><td>DRP[25] bit 7</td><td id="virtex5-CMT-PLL-DRP[25][7]"><a href="#virtex5-CMT-bit-MAIN[6][29][11]">MAIN[6][29][11]</a></td></tr>

<tr><td>DRP[25] bit 8</td><td id="virtex5-CMT-PLL-DRP[25][8]"><a href="#virtex5-CMT-bit-MAIN[6][29][12]">MAIN[6][29][12]</a></td></tr>

<tr><td>DRP[25] bit 9</td><td id="virtex5-CMT-PLL-DRP[25][9]"><a href="#virtex5-CMT-bit-MAIN[6][28][12]">MAIN[6][28][12]</a></td></tr>

<tr><td>DRP[25] bit 10</td><td id="virtex5-CMT-PLL-DRP[25][10]"><a href="#virtex5-CMT-bit-MAIN[6][28][13]">MAIN[6][28][13]</a></td></tr>

<tr><td>DRP[25] bit 11</td><td id="virtex5-CMT-PLL-DRP[25][11]"><a href="#virtex5-CMT-bit-MAIN[6][29][13]">MAIN[6][29][13]</a></td></tr>

<tr><td>DRP[25] bit 12</td><td id="virtex5-CMT-PLL-DRP[25][12]"><a href="#virtex5-CMT-bit-MAIN[6][29][14]">MAIN[6][29][14]</a></td></tr>

<tr><td>DRP[25] bit 13</td><td id="virtex5-CMT-PLL-DRP[25][13]"><a href="#virtex5-CMT-bit-MAIN[6][28][14]">MAIN[6][28][14]</a></td></tr>

<tr><td>DRP[25] bit 14</td><td id="virtex5-CMT-PLL-DRP[25][14]"><a href="#virtex5-CMT-bit-MAIN[6][28][15]">MAIN[6][28][15]</a></td></tr>

<tr><td>DRP[25] bit 15</td><td id="virtex5-CMT-PLL-DRP[25][15]"><a href="#virtex5-CMT-bit-MAIN[6][29][15]">MAIN[6][29][15]</a></td></tr>

<tr><td>DRP[26] bit 0</td><td id="virtex5-CMT-PLL-DRP[26][0]"><a href="#virtex5-CMT-bit-MAIN[6][29][16]">MAIN[6][29][16]</a></td></tr>

<tr><td>DRP[26] bit 1</td><td id="virtex5-CMT-PLL-DRP[26][1]"><a href="#virtex5-CMT-bit-MAIN[6][28][16]">MAIN[6][28][16]</a></td></tr>

<tr><td>DRP[26] bit 2</td><td id="virtex5-CMT-PLL-DRP[26][2]"><a href="#virtex5-CMT-bit-MAIN[6][28][17]">MAIN[6][28][17]</a></td></tr>

<tr><td>DRP[26] bit 3</td><td id="virtex5-CMT-PLL-DRP[26][3]"><a href="#virtex5-CMT-bit-MAIN[6][29][17]">MAIN[6][29][17]</a></td></tr>

<tr><td>DRP[26] bit 4</td><td id="virtex5-CMT-PLL-DRP[26][4]"><a href="#virtex5-CMT-bit-MAIN[6][29][18]">MAIN[6][29][18]</a></td></tr>

<tr><td>DRP[26] bit 5</td><td id="virtex5-CMT-PLL-DRP[26][5]"><a href="#virtex5-CMT-bit-MAIN[6][28][18]">MAIN[6][28][18]</a></td></tr>

<tr><td>DRP[26] bit 6</td><td id="virtex5-CMT-PLL-DRP[26][6]"><a href="#virtex5-CMT-bit-MAIN[6][28][19]">MAIN[6][28][19]</a></td></tr>

<tr><td>DRP[26] bit 7</td><td id="virtex5-CMT-PLL-DRP[26][7]"><a href="#virtex5-CMT-bit-MAIN[6][29][19]">MAIN[6][29][19]</a></td></tr>

<tr><td>DRP[26] bit 8</td><td id="virtex5-CMT-PLL-DRP[26][8]"><a href="#virtex5-CMT-bit-MAIN[6][29][20]">MAIN[6][29][20]</a></td></tr>

<tr><td>DRP[26] bit 9</td><td id="virtex5-CMT-PLL-DRP[26][9]"><a href="#virtex5-CMT-bit-MAIN[6][28][20]">MAIN[6][28][20]</a></td></tr>

<tr><td>DRP[26] bit 10</td><td id="virtex5-CMT-PLL-DRP[26][10]"><a href="#virtex5-CMT-bit-MAIN[6][28][21]">MAIN[6][28][21]</a></td></tr>

<tr><td>DRP[26] bit 11</td><td id="virtex5-CMT-PLL-DRP[26][11]"><a href="#virtex5-CMT-bit-MAIN[6][29][21]">MAIN[6][29][21]</a></td></tr>

<tr><td>DRP[26] bit 12</td><td id="virtex5-CMT-PLL-DRP[26][12]"><a href="#virtex5-CMT-bit-MAIN[6][29][22]">MAIN[6][29][22]</a></td></tr>

<tr><td>DRP[26] bit 13</td><td id="virtex5-CMT-PLL-DRP[26][13]"><a href="#virtex5-CMT-bit-MAIN[6][28][22]">MAIN[6][28][22]</a></td></tr>

<tr><td>DRP[26] bit 14</td><td id="virtex5-CMT-PLL-DRP[26][14]"><a href="#virtex5-CMT-bit-MAIN[6][28][23]">MAIN[6][28][23]</a></td></tr>

<tr><td>DRP[26] bit 15</td><td id="virtex5-CMT-PLL-DRP[26][15]"><a href="#virtex5-CMT-bit-MAIN[6][29][23]">MAIN[6][29][23]</a></td></tr>

<tr><td>DRP[27] bit 0</td><td id="virtex5-CMT-PLL-DRP[27][0]"><a href="#virtex5-CMT-bit-MAIN[6][29][24]">MAIN[6][29][24]</a></td></tr>

<tr><td>DRP[27] bit 1</td><td id="virtex5-CMT-PLL-DRP[27][1]"><a href="#virtex5-CMT-bit-MAIN[6][28][24]">MAIN[6][28][24]</a></td></tr>

<tr><td>DRP[27] bit 2</td><td id="virtex5-CMT-PLL-DRP[27][2]"><a href="#virtex5-CMT-bit-MAIN[6][28][25]">MAIN[6][28][25]</a></td></tr>

<tr><td>DRP[27] bit 3</td><td id="virtex5-CMT-PLL-DRP[27][3]"><a href="#virtex5-CMT-bit-MAIN[6][29][25]">MAIN[6][29][25]</a></td></tr>

<tr><td>DRP[27] bit 4</td><td id="virtex5-CMT-PLL-DRP[27][4]"><a href="#virtex5-CMT-bit-MAIN[6][29][26]">MAIN[6][29][26]</a></td></tr>

<tr><td>DRP[27] bit 5</td><td id="virtex5-CMT-PLL-DRP[27][5]"><a href="#virtex5-CMT-bit-MAIN[6][28][26]">MAIN[6][28][26]</a></td></tr>

<tr><td>DRP[27] bit 6</td><td id="virtex5-CMT-PLL-DRP[27][6]"><a href="#virtex5-CMT-bit-MAIN[6][28][27]">MAIN[6][28][27]</a></td></tr>

<tr><td>DRP[27] bit 7</td><td id="virtex5-CMT-PLL-DRP[27][7]"><a href="#virtex5-CMT-bit-MAIN[6][29][27]">MAIN[6][29][27]</a></td></tr>

<tr><td>DRP[27] bit 8</td><td id="virtex5-CMT-PLL-DRP[27][8]"><a href="#virtex5-CMT-bit-MAIN[6][29][28]">MAIN[6][29][28]</a></td></tr>

<tr><td>DRP[27] bit 9</td><td id="virtex5-CMT-PLL-DRP[27][9]"><a href="#virtex5-CMT-bit-MAIN[6][28][28]">MAIN[6][28][28]</a></td></tr>

<tr><td>DRP[27] bit 10</td><td id="virtex5-CMT-PLL-DRP[27][10]"><a href="#virtex5-CMT-bit-MAIN[6][28][29]">MAIN[6][28][29]</a></td></tr>

<tr><td>DRP[27] bit 11</td><td id="virtex5-CMT-PLL-DRP[27][11]"><a href="#virtex5-CMT-bit-MAIN[6][29][29]">MAIN[6][29][29]</a></td></tr>

<tr><td>DRP[27] bit 12</td><td id="virtex5-CMT-PLL-DRP[27][12]"><a href="#virtex5-CMT-bit-MAIN[6][29][30]">MAIN[6][29][30]</a></td></tr>

<tr><td>DRP[27] bit 13</td><td id="virtex5-CMT-PLL-DRP[27][13]"><a href="#virtex5-CMT-bit-MAIN[6][28][30]">MAIN[6][28][30]</a></td></tr>

<tr><td>DRP[27] bit 14</td><td id="virtex5-CMT-PLL-DRP[27][14]"><a href="#virtex5-CMT-bit-MAIN[6][28][31]">MAIN[6][28][31]</a></td></tr>

<tr><td>DRP[27] bit 15</td><td id="virtex5-CMT-PLL-DRP[27][15]"><a href="#virtex5-CMT-bit-MAIN[6][29][31]">MAIN[6][29][31]</a></td></tr>

<tr><td>DRP[28] bit 0</td><td id="virtex5-CMT-PLL-DRP[28][0]"><a href="#virtex5-CMT-bit-MAIN[6][29][32]">MAIN[6][29][32]</a></td></tr>

<tr><td>DRP[28] bit 1</td><td id="virtex5-CMT-PLL-DRP[28][1]"><a href="#virtex5-CMT-bit-MAIN[6][28][32]">MAIN[6][28][32]</a></td></tr>

<tr><td>DRP[28] bit 2</td><td id="virtex5-CMT-PLL-DRP[28][2]"><a href="#virtex5-CMT-bit-MAIN[6][28][33]">MAIN[6][28][33]</a></td></tr>

<tr><td>DRP[28] bit 3</td><td id="virtex5-CMT-PLL-DRP[28][3]"><a href="#virtex5-CMT-bit-MAIN[6][29][33]">MAIN[6][29][33]</a></td></tr>

<tr><td>DRP[28] bit 4</td><td id="virtex5-CMT-PLL-DRP[28][4]"><a href="#virtex5-CMT-bit-MAIN[6][29][34]">MAIN[6][29][34]</a></td></tr>

<tr><td>DRP[28] bit 5</td><td id="virtex5-CMT-PLL-DRP[28][5]"><a href="#virtex5-CMT-bit-MAIN[6][28][34]">MAIN[6][28][34]</a></td></tr>

<tr><td>DRP[28] bit 6</td><td id="virtex5-CMT-PLL-DRP[28][6]"><a href="#virtex5-CMT-bit-MAIN[6][28][35]">MAIN[6][28][35]</a></td></tr>

<tr><td>DRP[28] bit 7</td><td id="virtex5-CMT-PLL-DRP[28][7]"><a href="#virtex5-CMT-bit-MAIN[6][29][35]">MAIN[6][29][35]</a></td></tr>

<tr><td>DRP[28] bit 8</td><td id="virtex5-CMT-PLL-DRP[28][8]"><a href="#virtex5-CMT-bit-MAIN[6][29][36]">MAIN[6][29][36]</a></td></tr>

<tr><td>DRP[28] bit 9</td><td id="virtex5-CMT-PLL-DRP[28][9]"><a href="#virtex5-CMT-bit-MAIN[6][28][36]">MAIN[6][28][36]</a></td></tr>

<tr><td>DRP[28] bit 10</td><td id="virtex5-CMT-PLL-DRP[28][10]"><a href="#virtex5-CMT-bit-MAIN[6][28][37]">MAIN[6][28][37]</a></td></tr>

<tr><td>DRP[28] bit 11</td><td id="virtex5-CMT-PLL-DRP[28][11]"><a href="#virtex5-CMT-bit-MAIN[6][29][37]">MAIN[6][29][37]</a></td></tr>

<tr><td>DRP[28] bit 12</td><td id="virtex5-CMT-PLL-DRP[28][12]"><a href="#virtex5-CMT-bit-MAIN[6][29][38]">MAIN[6][29][38]</a></td></tr>

<tr><td>DRP[28] bit 13</td><td id="virtex5-CMT-PLL-DRP[28][13]"><a href="#virtex5-CMT-bit-MAIN[6][28][38]">MAIN[6][28][38]</a></td></tr>

<tr><td>DRP[28] bit 14</td><td id="virtex5-CMT-PLL-DRP[28][14]"><a href="#virtex5-CMT-bit-MAIN[6][28][39]">MAIN[6][28][39]</a></td></tr>

<tr><td>DRP[28] bit 15</td><td id="virtex5-CMT-PLL-DRP[28][15]"><a href="#virtex5-CMT-bit-MAIN[6][29][39]">MAIN[6][29][39]</a></td></tr>

<tr><td>DRP[29] bit 0</td><td id="virtex5-CMT-PLL-DRP[29][0]"><a href="#virtex5-CMT-bit-MAIN[6][29][40]">MAIN[6][29][40]</a></td></tr>

<tr><td>DRP[29] bit 1</td><td id="virtex5-CMT-PLL-DRP[29][1]"><a href="#virtex5-CMT-bit-MAIN[6][28][40]">MAIN[6][28][40]</a></td></tr>

<tr><td>DRP[29] bit 2</td><td id="virtex5-CMT-PLL-DRP[29][2]"><a href="#virtex5-CMT-bit-MAIN[6][28][41]">MAIN[6][28][41]</a></td></tr>

<tr><td>DRP[29] bit 3</td><td id="virtex5-CMT-PLL-DRP[29][3]"><a href="#virtex5-CMT-bit-MAIN[6][29][41]">MAIN[6][29][41]</a></td></tr>

<tr><td>DRP[29] bit 4</td><td id="virtex5-CMT-PLL-DRP[29][4]"><a href="#virtex5-CMT-bit-MAIN[6][29][42]">MAIN[6][29][42]</a></td></tr>

<tr><td>DRP[29] bit 5</td><td id="virtex5-CMT-PLL-DRP[29][5]"><a href="#virtex5-CMT-bit-MAIN[6][28][42]">MAIN[6][28][42]</a></td></tr>

<tr><td>DRP[29] bit 6</td><td id="virtex5-CMT-PLL-DRP[29][6]"><a href="#virtex5-CMT-bit-MAIN[6][28][43]">MAIN[6][28][43]</a></td></tr>

<tr><td>DRP[29] bit 7</td><td id="virtex5-CMT-PLL-DRP[29][7]"><a href="#virtex5-CMT-bit-MAIN[6][29][43]">MAIN[6][29][43]</a></td></tr>

<tr><td>DRP[29] bit 8</td><td id="virtex5-CMT-PLL-DRP[29][8]"><a href="#virtex5-CMT-bit-MAIN[6][29][44]">MAIN[6][29][44]</a></td></tr>

<tr><td>DRP[29] bit 9</td><td id="virtex5-CMT-PLL-DRP[29][9]"><a href="#virtex5-CMT-bit-MAIN[6][28][44]">MAIN[6][28][44]</a></td></tr>

<tr><td>DRP[29] bit 10</td><td id="virtex5-CMT-PLL-DRP[29][10]"><a href="#virtex5-CMT-bit-MAIN[6][28][45]">MAIN[6][28][45]</a></td></tr>

<tr><td>DRP[29] bit 11</td><td id="virtex5-CMT-PLL-DRP[29][11]"><a href="#virtex5-CMT-bit-MAIN[6][29][45]">MAIN[6][29][45]</a></td></tr>

<tr><td>DRP[29] bit 12</td><td id="virtex5-CMT-PLL-DRP[29][12]"><a href="#virtex5-CMT-bit-MAIN[6][29][46]">MAIN[6][29][46]</a></td></tr>

<tr><td>DRP[29] bit 13</td><td id="virtex5-CMT-PLL-DRP[29][13]"><a href="#virtex5-CMT-bit-MAIN[6][28][46]">MAIN[6][28][46]</a></td></tr>

<tr><td>DRP[29] bit 14</td><td id="virtex5-CMT-PLL-DRP[29][14]"><a href="#virtex5-CMT-bit-MAIN[6][28][47]">MAIN[6][28][47]</a></td></tr>

<tr><td>DRP[29] bit 15</td><td id="virtex5-CMT-PLL-DRP[29][15]"><a href="#virtex5-CMT-bit-MAIN[6][29][47]">MAIN[6][29][47]</a></td></tr>

<tr><td>DRP[30] bit 0</td><td id="virtex5-CMT-PLL-DRP[30][0]"><a href="#virtex5-CMT-bit-MAIN[6][29][48]">MAIN[6][29][48]</a></td></tr>

<tr><td>DRP[30] bit 1</td><td id="virtex5-CMT-PLL-DRP[30][1]"><a href="#virtex5-CMT-bit-MAIN[6][28][48]">MAIN[6][28][48]</a></td></tr>

<tr><td>DRP[30] bit 2</td><td id="virtex5-CMT-PLL-DRP[30][2]"><a href="#virtex5-CMT-bit-MAIN[6][28][49]">MAIN[6][28][49]</a></td></tr>

<tr><td>DRP[30] bit 3</td><td id="virtex5-CMT-PLL-DRP[30][3]"><a href="#virtex5-CMT-bit-MAIN[6][29][49]">MAIN[6][29][49]</a></td></tr>

<tr><td>DRP[30] bit 4</td><td id="virtex5-CMT-PLL-DRP[30][4]"><a href="#virtex5-CMT-bit-MAIN[6][29][50]">MAIN[6][29][50]</a></td></tr>

<tr><td>DRP[30] bit 5</td><td id="virtex5-CMT-PLL-DRP[30][5]"><a href="#virtex5-CMT-bit-MAIN[6][28][50]">MAIN[6][28][50]</a></td></tr>

<tr><td>DRP[30] bit 6</td><td id="virtex5-CMT-PLL-DRP[30][6]"><a href="#virtex5-CMT-bit-MAIN[6][28][51]">MAIN[6][28][51]</a></td></tr>

<tr><td>DRP[30] bit 7</td><td id="virtex5-CMT-PLL-DRP[30][7]"><a href="#virtex5-CMT-bit-MAIN[6][29][51]">MAIN[6][29][51]</a></td></tr>

<tr><td>DRP[30] bit 8</td><td id="virtex5-CMT-PLL-DRP[30][8]"><a href="#virtex5-CMT-bit-MAIN[6][29][52]">MAIN[6][29][52]</a></td></tr>

<tr><td>DRP[30] bit 9</td><td id="virtex5-CMT-PLL-DRP[30][9]"><a href="#virtex5-CMT-bit-MAIN[6][28][52]">MAIN[6][28][52]</a></td></tr>

<tr><td>DRP[30] bit 10</td><td id="virtex5-CMT-PLL-DRP[30][10]"><a href="#virtex5-CMT-bit-MAIN[6][28][53]">MAIN[6][28][53]</a></td></tr>

<tr><td>DRP[30] bit 11</td><td id="virtex5-CMT-PLL-DRP[30][11]"><a href="#virtex5-CMT-bit-MAIN[6][29][53]">MAIN[6][29][53]</a></td></tr>

<tr><td>DRP[30] bit 12</td><td id="virtex5-CMT-PLL-DRP[30][12]"><a href="#virtex5-CMT-bit-MAIN[6][29][54]">MAIN[6][29][54]</a></td></tr>

<tr><td>DRP[30] bit 13</td><td id="virtex5-CMT-PLL-DRP[30][13]"><a href="#virtex5-CMT-bit-MAIN[6][28][54]">MAIN[6][28][54]</a></td></tr>

<tr><td>DRP[30] bit 14</td><td id="virtex5-CMT-PLL-DRP[30][14]"><a href="#virtex5-CMT-bit-MAIN[6][28][55]">MAIN[6][28][55]</a></td></tr>

<tr><td>DRP[30] bit 15</td><td id="virtex5-CMT-PLL-DRP[30][15]"><a href="#virtex5-CMT-bit-MAIN[6][29][55]">MAIN[6][29][55]</a></td></tr>

<tr><td>DRP[31] bit 0</td><td id="virtex5-CMT-PLL-DRP[31][0]"><a href="#virtex5-CMT-bit-MAIN[6][29][56]">MAIN[6][29][56]</a></td></tr>

<tr><td>DRP[31] bit 1</td><td id="virtex5-CMT-PLL-DRP[31][1]"><a href="#virtex5-CMT-bit-MAIN[6][28][56]">MAIN[6][28][56]</a></td></tr>

<tr><td>DRP[31] bit 2</td><td id="virtex5-CMT-PLL-DRP[31][2]"><a href="#virtex5-CMT-bit-MAIN[6][28][57]">MAIN[6][28][57]</a></td></tr>

<tr><td>DRP[31] bit 3</td><td id="virtex5-CMT-PLL-DRP[31][3]"><a href="#virtex5-CMT-bit-MAIN[6][29][57]">MAIN[6][29][57]</a></td></tr>

<tr><td>DRP[31] bit 4</td><td id="virtex5-CMT-PLL-DRP[31][4]"><a href="#virtex5-CMT-bit-MAIN[6][29][58]">MAIN[6][29][58]</a></td></tr>

<tr><td>DRP[31] bit 5</td><td id="virtex5-CMT-PLL-DRP[31][5]"><a href="#virtex5-CMT-bit-MAIN[6][28][58]">MAIN[6][28][58]</a></td></tr>

<tr><td>DRP[31] bit 6</td><td id="virtex5-CMT-PLL-DRP[31][6]"><a href="#virtex5-CMT-bit-MAIN[6][28][59]">MAIN[6][28][59]</a></td></tr>

<tr><td>DRP[31] bit 7</td><td id="virtex5-CMT-PLL-DRP[31][7]"><a href="#virtex5-CMT-bit-MAIN[6][29][59]">MAIN[6][29][59]</a></td></tr>

<tr><td>DRP[31] bit 8</td><td id="virtex5-CMT-PLL-DRP[31][8]"><a href="#virtex5-CMT-bit-MAIN[6][29][60]">MAIN[6][29][60]</a></td></tr>

<tr><td>DRP[31] bit 9</td><td id="virtex5-CMT-PLL-DRP[31][9]"><a href="#virtex5-CMT-bit-MAIN[6][28][60]">MAIN[6][28][60]</a></td></tr>

<tr><td>DRP[31] bit 10</td><td id="virtex5-CMT-PLL-DRP[31][10]"><a href="#virtex5-CMT-bit-MAIN[6][28][61]">MAIN[6][28][61]</a></td></tr>

<tr><td>DRP[31] bit 11</td><td id="virtex5-CMT-PLL-DRP[31][11]"><a href="#virtex5-CMT-bit-MAIN[6][29][61]">MAIN[6][29][61]</a></td></tr>

<tr><td>DRP[31] bit 12</td><td id="virtex5-CMT-PLL-DRP[31][12]"><a href="#virtex5-CMT-bit-MAIN[6][29][62]">MAIN[6][29][62]</a></td></tr>

<tr><td>DRP[31] bit 13</td><td id="virtex5-CMT-PLL-DRP[31][13]"><a href="#virtex5-CMT-bit-MAIN[6][28][62]">MAIN[6][28][62]</a></td></tr>

<tr><td>DRP[31] bit 14</td><td id="virtex5-CMT-PLL-DRP[31][14]"><a href="#virtex5-CMT-bit-MAIN[6][28][63]">MAIN[6][28][63]</a></td></tr>

<tr><td>DRP[31] bit 15</td><td id="virtex5-CMT-PLL-DRP[31][15]"><a href="#virtex5-CMT-bit-MAIN[6][29][63]">MAIN[6][29][63]</a></td></tr>

<tr><td>CLKINSEL_STATIC_VAL bit 0</td><td id="virtex5-CMT-PLL-CLKINSEL_STATIC_VAL[0]"><a href="#virtex5-CMT-bit-MAIN[6][29][50]">MAIN[6][29][50]</a></td></tr>

<tr><td>CLKINSEL_MODE_DYNAMIC</td><td id="virtex5-CMT-PLL-CLKINSEL_MODE_DYNAMIC"><a href="#virtex5-CMT-bit-MAIN[6][29][43]">MAIN[6][29][43]</a></td></tr>

<tr><td>CLKOUT0_DESKEW_ADJUST bit 0</td><td id="virtex5-CMT-PLL-CLKOUT0_DESKEW_ADJUST[0]"><a href="#virtex5-CMT-bit-MAIN[6][29][37]">MAIN[6][29][37]</a></td></tr>

<tr><td>CLKOUT0_DESKEW_ADJUST bit 1</td><td id="virtex5-CMT-PLL-CLKOUT0_DESKEW_ADJUST[1]"><a href="#virtex5-CMT-bit-MAIN[6][29][38]">MAIN[6][29][38]</a></td></tr>

<tr><td>CLKOUT0_DESKEW_ADJUST bit 2</td><td id="virtex5-CMT-PLL-CLKOUT0_DESKEW_ADJUST[2]"><a href="#virtex5-CMT-bit-MAIN[6][28][38]">MAIN[6][28][38]</a></td></tr>

<tr><td>CLKOUT0_DESKEW_ADJUST bit 3</td><td id="virtex5-CMT-PLL-CLKOUT0_DESKEW_ADJUST[3]"><a href="#virtex5-CMT-bit-MAIN[6][28][39]">MAIN[6][28][39]</a></td></tr>

<tr><td>CLKOUT0_DESKEW_ADJUST bit 4</td><td id="virtex5-CMT-PLL-CLKOUT0_DESKEW_ADJUST[4]"><a href="#virtex5-CMT-bit-MAIN[6][29][39]">MAIN[6][29][39]</a></td></tr>

<tr><td>CLKOUT1_DESKEW_ADJUST bit 0</td><td id="virtex5-CMT-PLL-CLKOUT1_DESKEW_ADJUST[0]"><a href="#virtex5-CMT-bit-MAIN[6][29][21]">MAIN[6][29][21]</a></td></tr>

<tr><td>CLKOUT1_DESKEW_ADJUST bit 1</td><td id="virtex5-CMT-PLL-CLKOUT1_DESKEW_ADJUST[1]"><a href="#virtex5-CMT-bit-MAIN[6][29][22]">MAIN[6][29][22]</a></td></tr>

<tr><td>CLKOUT1_DESKEW_ADJUST bit 2</td><td id="virtex5-CMT-PLL-CLKOUT1_DESKEW_ADJUST[2]"><a href="#virtex5-CMT-bit-MAIN[6][28][22]">MAIN[6][28][22]</a></td></tr>

<tr><td>CLKOUT1_DESKEW_ADJUST bit 3</td><td id="virtex5-CMT-PLL-CLKOUT1_DESKEW_ADJUST[3]"><a href="#virtex5-CMT-bit-MAIN[6][28][23]">MAIN[6][28][23]</a></td></tr>

<tr><td>CLKOUT1_DESKEW_ADJUST bit 4</td><td id="virtex5-CMT-PLL-CLKOUT1_DESKEW_ADJUST[4]"><a href="#virtex5-CMT-bit-MAIN[6][29][23]">MAIN[6][29][23]</a></td></tr>

<tr><td>CLKOUT2_DESKEW_ADJUST bit 0</td><td id="virtex5-CMT-PLL-CLKOUT2_DESKEW_ADJUST[0]"><a href="#virtex5-CMT-bit-MAIN[5][29][61]">MAIN[5][29][61]</a></td></tr>

<tr><td>CLKOUT2_DESKEW_ADJUST bit 1</td><td id="virtex5-CMT-PLL-CLKOUT2_DESKEW_ADJUST[1]"><a href="#virtex5-CMT-bit-MAIN[5][29][62]">MAIN[5][29][62]</a></td></tr>

<tr><td>CLKOUT2_DESKEW_ADJUST bit 2</td><td id="virtex5-CMT-PLL-CLKOUT2_DESKEW_ADJUST[2]"><a href="#virtex5-CMT-bit-MAIN[5][28][62]">MAIN[5][28][62]</a></td></tr>

<tr><td>CLKOUT2_DESKEW_ADJUST bit 3</td><td id="virtex5-CMT-PLL-CLKOUT2_DESKEW_ADJUST[3]"><a href="#virtex5-CMT-bit-MAIN[5][28][63]">MAIN[5][28][63]</a></td></tr>

<tr><td>CLKOUT2_DESKEW_ADJUST bit 4</td><td id="virtex5-CMT-PLL-CLKOUT2_DESKEW_ADJUST[4]"><a href="#virtex5-CMT-bit-MAIN[5][29][63]">MAIN[5][29][63]</a></td></tr>

<tr><td>CLKOUT3_DESKEW_ADJUST bit 0</td><td id="virtex5-CMT-PLL-CLKOUT3_DESKEW_ADJUST[0]"><a href="#virtex5-CMT-bit-MAIN[5][29][45]">MAIN[5][29][45]</a></td></tr>

<tr><td>CLKOUT3_DESKEW_ADJUST bit 1</td><td id="virtex5-CMT-PLL-CLKOUT3_DESKEW_ADJUST[1]"><a href="#virtex5-CMT-bit-MAIN[5][29][46]">MAIN[5][29][46]</a></td></tr>

<tr><td>CLKOUT3_DESKEW_ADJUST bit 2</td><td id="virtex5-CMT-PLL-CLKOUT3_DESKEW_ADJUST[2]"><a href="#virtex5-CMT-bit-MAIN[5][28][46]">MAIN[5][28][46]</a></td></tr>

<tr><td>CLKOUT3_DESKEW_ADJUST bit 3</td><td id="virtex5-CMT-PLL-CLKOUT3_DESKEW_ADJUST[3]"><a href="#virtex5-CMT-bit-MAIN[5][28][47]">MAIN[5][28][47]</a></td></tr>

<tr><td>CLKOUT3_DESKEW_ADJUST bit 4</td><td id="virtex5-CMT-PLL-CLKOUT3_DESKEW_ADJUST[4]"><a href="#virtex5-CMT-bit-MAIN[5][29][47]">MAIN[5][29][47]</a></td></tr>

<tr><td>CLKOUT4_DESKEW_ADJUST bit 0</td><td id="virtex5-CMT-PLL-CLKOUT4_DESKEW_ADJUST[0]"><a href="#virtex5-CMT-bit-MAIN[5][29][29]">MAIN[5][29][29]</a></td></tr>

<tr><td>CLKOUT4_DESKEW_ADJUST bit 1</td><td id="virtex5-CMT-PLL-CLKOUT4_DESKEW_ADJUST[1]"><a href="#virtex5-CMT-bit-MAIN[5][29][30]">MAIN[5][29][30]</a></td></tr>

<tr><td>CLKOUT4_DESKEW_ADJUST bit 2</td><td id="virtex5-CMT-PLL-CLKOUT4_DESKEW_ADJUST[2]"><a href="#virtex5-CMT-bit-MAIN[5][28][30]">MAIN[5][28][30]</a></td></tr>

<tr><td>CLKOUT4_DESKEW_ADJUST bit 3</td><td id="virtex5-CMT-PLL-CLKOUT4_DESKEW_ADJUST[3]"><a href="#virtex5-CMT-bit-MAIN[5][28][31]">MAIN[5][28][31]</a></td></tr>

<tr><td>CLKOUT4_DESKEW_ADJUST bit 4</td><td id="virtex5-CMT-PLL-CLKOUT4_DESKEW_ADJUST[4]"><a href="#virtex5-CMT-bit-MAIN[5][29][31]">MAIN[5][29][31]</a></td></tr>

<tr><td>CLKOUT5_DESKEW_ADJUST bit 0</td><td id="virtex5-CMT-PLL-CLKOUT5_DESKEW_ADJUST[0]"><a href="#virtex5-CMT-bit-MAIN[4][29][61]">MAIN[4][29][61]</a></td></tr>

<tr><td>CLKOUT5_DESKEW_ADJUST bit 1</td><td id="virtex5-CMT-PLL-CLKOUT5_DESKEW_ADJUST[1]"><a href="#virtex5-CMT-bit-MAIN[4][29][62]">MAIN[4][29][62]</a></td></tr>

<tr><td>CLKOUT5_DESKEW_ADJUST bit 2</td><td id="virtex5-CMT-PLL-CLKOUT5_DESKEW_ADJUST[2]"><a href="#virtex5-CMT-bit-MAIN[4][28][62]">MAIN[4][28][62]</a></td></tr>

<tr><td>CLKOUT5_DESKEW_ADJUST bit 3</td><td id="virtex5-CMT-PLL-CLKOUT5_DESKEW_ADJUST[3]"><a href="#virtex5-CMT-bit-MAIN[4][28][63]">MAIN[4][28][63]</a></td></tr>

<tr><td>CLKOUT5_DESKEW_ADJUST bit 4</td><td id="virtex5-CMT-PLL-CLKOUT5_DESKEW_ADJUST[4]"><a href="#virtex5-CMT-bit-MAIN[4][29][63]">MAIN[4][29][63]</a></td></tr>

<tr><td>CLKFBOUT_DESKEW_ADJUST bit 0</td><td id="virtex5-CMT-PLL-CLKFBOUT_DESKEW_ADJUST[0]"><a href="#virtex5-CMT-bit-MAIN[4][29][45]">MAIN[4][29][45]</a></td></tr>

<tr><td>CLKFBOUT_DESKEW_ADJUST bit 1</td><td id="virtex5-CMT-PLL-CLKFBOUT_DESKEW_ADJUST[1]"><a href="#virtex5-CMT-bit-MAIN[4][29][46]">MAIN[4][29][46]</a></td></tr>

<tr><td>CLKFBOUT_DESKEW_ADJUST bit 2</td><td id="virtex5-CMT-PLL-CLKFBOUT_DESKEW_ADJUST[2]"><a href="#virtex5-CMT-bit-MAIN[4][28][46]">MAIN[4][28][46]</a></td></tr>

<tr><td>CLKFBOUT_DESKEW_ADJUST bit 3</td><td id="virtex5-CMT-PLL-CLKFBOUT_DESKEW_ADJUST[3]"><a href="#virtex5-CMT-bit-MAIN[4][28][47]">MAIN[4][28][47]</a></td></tr>

<tr><td>CLKFBOUT_DESKEW_ADJUST bit 4</td><td id="virtex5-CMT-PLL-CLKFBOUT_DESKEW_ADJUST[4]"><a href="#virtex5-CMT-bit-MAIN[4][29][47]">MAIN[4][29][47]</a></td></tr>

<tr><td>PLL_AVDD_COMP_SET bit 0</td><td id="virtex5-CMT-PLL-PLL_AVDD_COMP_SET[0]"><a href="#virtex5-CMT-bit-MAIN[6][28][63]">MAIN[6][28][63]</a></td></tr>

<tr><td>PLL_AVDD_COMP_SET bit 1</td><td id="virtex5-CMT-PLL-PLL_AVDD_COMP_SET[1]"><a href="#virtex5-CMT-bit-MAIN[6][29][63]">MAIN[6][29][63]</a></td></tr>

<tr><td>PLL_AVDD_VBG_PD bit 0</td><td id="virtex5-CMT-PLL-PLL_AVDD_VBG_PD[0]"><a href="#virtex5-CMT-bit-MAIN[6][29][62]">MAIN[6][29][62]</a></td></tr>

<tr><td>PLL_AVDD_VBG_PD bit 1</td><td id="virtex5-CMT-PLL-PLL_AVDD_VBG_PD[1]"><a href="#virtex5-CMT-bit-MAIN[6][28][62]">MAIN[6][28][62]</a></td></tr>

<tr><td>PLL_AVDD_VBG_SEL bit 0</td><td id="virtex5-CMT-PLL-PLL_AVDD_VBG_SEL[0]"><a href="#virtex5-CMT-bit-MAIN[6][29][60]">MAIN[6][29][60]</a></td></tr>

<tr><td>PLL_AVDD_VBG_SEL bit 1</td><td id="virtex5-CMT-PLL-PLL_AVDD_VBG_SEL[1]"><a href="#virtex5-CMT-bit-MAIN[6][28][60]">MAIN[6][28][60]</a></td></tr>

<tr><td>PLL_AVDD_VBG_SEL bit 2</td><td id="virtex5-CMT-PLL-PLL_AVDD_VBG_SEL[2]"><a href="#virtex5-CMT-bit-MAIN[6][28][61]">MAIN[6][28][61]</a></td></tr>

<tr><td>PLL_AVDD_VBG_SEL bit 3</td><td id="virtex5-CMT-PLL-PLL_AVDD_VBG_SEL[3]"><a href="#virtex5-CMT-bit-MAIN[6][29][61]">MAIN[6][29][61]</a></td></tr>

<tr><td>PLL_CLKCNTRL bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKCNTRL[0]"><a href="#virtex5-CMT-bit-MAIN[6][28][43]">!MAIN[6][28][43]</a></td></tr>

<tr><td>PLL_CLK0MX bit 0</td><td id="virtex5-CMT-PLL-PLL_CLK0MX[0]"><a href="#virtex5-CMT-bit-MAIN[6][29][36]">MAIN[6][29][36]</a></td></tr>

<tr><td>PLL_CLK0MX bit 1</td><td id="virtex5-CMT-PLL-PLL_CLK0MX[1]"><a href="#virtex5-CMT-bit-MAIN[6][28][36]">MAIN[6][28][36]</a></td></tr>

<tr><td>PLL_CLK1MX bit 0</td><td id="virtex5-CMT-PLL-PLL_CLK1MX[0]"><a href="#virtex5-CMT-bit-MAIN[6][29][20]">MAIN[6][29][20]</a></td></tr>

<tr><td>PLL_CLK1MX bit 1</td><td id="virtex5-CMT-PLL-PLL_CLK1MX[1]"><a href="#virtex5-CMT-bit-MAIN[6][28][20]">MAIN[6][28][20]</a></td></tr>

<tr><td>PLL_CLK2MX bit 0</td><td id="virtex5-CMT-PLL-PLL_CLK2MX[0]"><a href="#virtex5-CMT-bit-MAIN[5][29][60]">MAIN[5][29][60]</a></td></tr>

<tr><td>PLL_CLK2MX bit 1</td><td id="virtex5-CMT-PLL-PLL_CLK2MX[1]"><a href="#virtex5-CMT-bit-MAIN[5][28][60]">MAIN[5][28][60]</a></td></tr>

<tr><td>PLL_CLK3MX bit 0</td><td id="virtex5-CMT-PLL-PLL_CLK3MX[0]"><a href="#virtex5-CMT-bit-MAIN[5][29][44]">MAIN[5][29][44]</a></td></tr>

<tr><td>PLL_CLK3MX bit 1</td><td id="virtex5-CMT-PLL-PLL_CLK3MX[1]"><a href="#virtex5-CMT-bit-MAIN[5][28][44]">MAIN[5][28][44]</a></td></tr>

<tr><td>PLL_CLK4MX bit 0</td><td id="virtex5-CMT-PLL-PLL_CLK4MX[0]"><a href="#virtex5-CMT-bit-MAIN[5][29][28]">MAIN[5][29][28]</a></td></tr>

<tr><td>PLL_CLK4MX bit 1</td><td id="virtex5-CMT-PLL-PLL_CLK4MX[1]"><a href="#virtex5-CMT-bit-MAIN[5][28][28]">MAIN[5][28][28]</a></td></tr>

<tr><td>PLL_CLK5MX bit 0</td><td id="virtex5-CMT-PLL-PLL_CLK5MX[0]"><a href="#virtex5-CMT-bit-MAIN[4][29][60]">MAIN[4][29][60]</a></td></tr>

<tr><td>PLL_CLK5MX bit 1</td><td id="virtex5-CMT-PLL-PLL_CLK5MX[1]"><a href="#virtex5-CMT-bit-MAIN[4][28][60]">MAIN[4][28][60]</a></td></tr>

<tr><td>PLL_CLKBURST_CNT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKBURST_CNT[0]"><a href="#virtex5-CMT-bit-MAIN[6][28][6]">MAIN[6][28][6]</a></td></tr>

<tr><td>PLL_CLKBURST_CNT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKBURST_CNT[1]"><a href="#virtex5-CMT-bit-MAIN[6][28][7]">MAIN[6][28][7]</a></td></tr>

<tr><td>PLL_CLKBURST_CNT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKBURST_CNT[2]"><a href="#virtex5-CMT-bit-MAIN[6][29][7]">MAIN[6][29][7]</a></td></tr>

<tr><td>PLL_CLKBURST_ENABLE</td><td id="virtex5-CMT-PLL-PLL_CLKBURST_ENABLE"><a href="#virtex5-CMT-bit-MAIN[6][29][6]">MAIN[6][29][6]</a></td></tr>

<tr><td>PLL_CLKFBMX bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKFBMX[0]"><a href="#virtex5-CMT-bit-MAIN[4][29][44]">MAIN[4][29][44]</a></td></tr>

<tr><td>PLL_CLKFBMX bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKFBMX[1]"><a href="#virtex5-CMT-bit-MAIN[4][28][44]">MAIN[4][28][44]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_DT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_DT[0]"><a href="#virtex5-CMT-bit-MAIN[4][29][16]">MAIN[4][29][16]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_DT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_DT[1]"><a href="#virtex5-CMT-bit-MAIN[4][28][16]">MAIN[4][28][16]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_DT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_DT[2]"><a href="#virtex5-CMT-bit-MAIN[4][28][17]">MAIN[4][28][17]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_DT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_DT[3]"><a href="#virtex5-CMT-bit-MAIN[4][29][17]">MAIN[4][29][17]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_DT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_DT[4]"><a href="#virtex5-CMT-bit-MAIN[4][29][18]">MAIN[4][29][18]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_DT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_DT[5]"><a href="#virtex5-CMT-bit-MAIN[4][28][18]">MAIN[4][28][18]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_EDGE</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_EDGE"><a href="#virtex5-CMT-bit-MAIN[4][29][19]">MAIN[4][29][19]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_HT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_HT[0]"><a href="#virtex5-CMT-bit-MAIN[4][28][11]">MAIN[4][28][11]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_HT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_HT[1]"><a href="#virtex5-CMT-bit-MAIN[4][29][11]">MAIN[4][29][11]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_HT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_HT[2]"><a href="#virtex5-CMT-bit-MAIN[4][29][12]">MAIN[4][29][12]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_HT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_HT[3]"><a href="#virtex5-CMT-bit-MAIN[4][28][12]">MAIN[4][28][12]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_HT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_HT[4]"><a href="#virtex5-CMT-bit-MAIN[4][28][13]">MAIN[4][28][13]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_HT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_HT[5]"><a href="#virtex5-CMT-bit-MAIN[4][29][13]">MAIN[4][29][13]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_LT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_LT[0]"><a href="#virtex5-CMT-bit-MAIN[4][29][8]">MAIN[4][29][8]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_LT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_LT[1]"><a href="#virtex5-CMT-bit-MAIN[4][28][8]">MAIN[4][28][8]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_LT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_LT[2]"><a href="#virtex5-CMT-bit-MAIN[4][28][9]">MAIN[4][28][9]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_LT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_LT[3]"><a href="#virtex5-CMT-bit-MAIN[4][29][9]">MAIN[4][29][9]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_LT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_LT[4]"><a href="#virtex5-CMT-bit-MAIN[4][29][10]">MAIN[4][29][10]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_LT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_LT[5]"><a href="#virtex5-CMT-bit-MAIN[4][28][10]">MAIN[4][28][10]</a></td></tr>

<tr><td>PLL_CLKFBOUT2_NOCOUNT</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT2_NOCOUNT"><a href="#virtex5-CMT-bit-MAIN[4][28][19]">MAIN[4][28][19]</a></td></tr>

<tr><td>PLL_CLKFBOUT_DT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_DT[0]"><a href="#virtex5-CMT-bit-MAIN[4][29][40]">MAIN[4][29][40]</a></td></tr>

<tr><td>PLL_CLKFBOUT_DT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_DT[1]"><a href="#virtex5-CMT-bit-MAIN[4][28][40]">MAIN[4][28][40]</a></td></tr>

<tr><td>PLL_CLKFBOUT_DT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_DT[2]"><a href="#virtex5-CMT-bit-MAIN[4][28][41]">MAIN[4][28][41]</a></td></tr>

<tr><td>PLL_CLKFBOUT_DT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_DT[3]"><a href="#virtex5-CMT-bit-MAIN[4][29][41]">MAIN[4][29][41]</a></td></tr>

<tr><td>PLL_CLKFBOUT_DT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_DT[4]"><a href="#virtex5-CMT-bit-MAIN[4][29][42]">MAIN[4][29][42]</a></td></tr>

<tr><td>PLL_CLKFBOUT_DT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_DT[5]"><a href="#virtex5-CMT-bit-MAIN[4][28][42]">MAIN[4][28][42]</a></td></tr>

<tr><td>PLL_CLKFBOUT_EDGE</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_EDGE"><a href="#virtex5-CMT-bit-MAIN[4][29][43]">MAIN[4][29][43]</a></td></tr>

<tr><td>PLL_CLKFBOUT_EN</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_EN"><a href="#virtex5-CMT-bit-MAIN[4][29][38]">MAIN[4][29][38]</a></td></tr>

<tr><td>PLL_CLKFBOUT_HT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_HT[0]"><a href="#virtex5-CMT-bit-MAIN[4][28][35]">MAIN[4][28][35]</a></td></tr>

<tr><td>PLL_CLKFBOUT_HT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_HT[1]"><a href="#virtex5-CMT-bit-MAIN[4][29][35]">MAIN[4][29][35]</a></td></tr>

<tr><td>PLL_CLKFBOUT_HT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_HT[2]"><a href="#virtex5-CMT-bit-MAIN[4][29][36]">MAIN[4][29][36]</a></td></tr>

<tr><td>PLL_CLKFBOUT_HT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_HT[3]"><a href="#virtex5-CMT-bit-MAIN[4][28][36]">MAIN[4][28][36]</a></td></tr>

<tr><td>PLL_CLKFBOUT_HT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_HT[4]"><a href="#virtex5-CMT-bit-MAIN[4][28][37]">MAIN[4][28][37]</a></td></tr>

<tr><td>PLL_CLKFBOUT_HT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_HT[5]"><a href="#virtex5-CMT-bit-MAIN[4][29][37]">MAIN[4][29][37]</a></td></tr>

<tr><td>PLL_CLKFBOUT_LT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_LT[0]"><a href="#virtex5-CMT-bit-MAIN[4][29][32]">MAIN[4][29][32]</a></td></tr>

<tr><td>PLL_CLKFBOUT_LT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_LT[1]"><a href="#virtex5-CMT-bit-MAIN[4][28][32]">MAIN[4][28][32]</a></td></tr>

<tr><td>PLL_CLKFBOUT_LT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_LT[2]"><a href="#virtex5-CMT-bit-MAIN[4][28][33]">MAIN[4][28][33]</a></td></tr>

<tr><td>PLL_CLKFBOUT_LT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_LT[3]"><a href="#virtex5-CMT-bit-MAIN[4][29][33]">MAIN[4][29][33]</a></td></tr>

<tr><td>PLL_CLKFBOUT_LT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_LT[4]"><a href="#virtex5-CMT-bit-MAIN[4][29][34]">MAIN[4][29][34]</a></td></tr>

<tr><td>PLL_CLKFBOUT_LT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_LT[5]"><a href="#virtex5-CMT-bit-MAIN[4][28][34]">MAIN[4][28][34]</a></td></tr>

<tr><td>PLL_CLKFBOUT_NOCOUNT</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_NOCOUNT"><a href="#virtex5-CMT-bit-MAIN[4][28][43]">MAIN[4][28][43]</a></td></tr>

<tr><td>PLL_CLKFBOUT_PM bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_PM[0]"><a href="#virtex5-CMT-bit-MAIN[4][28][38]">MAIN[4][28][38]</a></td></tr>

<tr><td>PLL_CLKFBOUT_PM bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_PM[1]"><a href="#virtex5-CMT-bit-MAIN[4][28][39]">MAIN[4][28][39]</a></td></tr>

<tr><td>PLL_CLKFBOUT_PM bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKFBOUT_PM[2]"><a href="#virtex5-CMT-bit-MAIN[4][29][39]">MAIN[4][29][39]</a></td></tr>

<tr><td>PLL_CLKOUT0_DT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_DT[0]"><a href="#virtex5-CMT-bit-MAIN[6][29][32]">MAIN[6][29][32]</a></td></tr>

<tr><td>PLL_CLKOUT0_DT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_DT[1]"><a href="#virtex5-CMT-bit-MAIN[6][28][32]">MAIN[6][28][32]</a></td></tr>

<tr><td>PLL_CLKOUT0_DT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_DT[2]"><a href="#virtex5-CMT-bit-MAIN[6][28][33]">MAIN[6][28][33]</a></td></tr>

<tr><td>PLL_CLKOUT0_DT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_DT[3]"><a href="#virtex5-CMT-bit-MAIN[6][29][33]">MAIN[6][29][33]</a></td></tr>

<tr><td>PLL_CLKOUT0_DT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_DT[4]"><a href="#virtex5-CMT-bit-MAIN[6][29][34]">MAIN[6][29][34]</a></td></tr>

<tr><td>PLL_CLKOUT0_DT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_DT[5]"><a href="#virtex5-CMT-bit-MAIN[6][28][34]">MAIN[6][28][34]</a></td></tr>

<tr><td>PLL_CLKOUT0_EDGE</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_EDGE"><a href="#virtex5-CMT-bit-MAIN[6][29][35]">MAIN[6][29][35]</a></td></tr>

<tr><td>PLL_CLKOUT0_EN</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_EN"><a href="#virtex5-CMT-bit-MAIN[6][29][30]">MAIN[6][29][30]</a></td></tr>

<tr><td>PLL_CLKOUT0_HT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_HT[0]"><a href="#virtex5-CMT-bit-MAIN[6][28][27]">MAIN[6][28][27]</a></td></tr>

<tr><td>PLL_CLKOUT0_HT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_HT[1]"><a href="#virtex5-CMT-bit-MAIN[6][29][27]">MAIN[6][29][27]</a></td></tr>

<tr><td>PLL_CLKOUT0_HT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_HT[2]"><a href="#virtex5-CMT-bit-MAIN[6][29][28]">MAIN[6][29][28]</a></td></tr>

<tr><td>PLL_CLKOUT0_HT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_HT[3]"><a href="#virtex5-CMT-bit-MAIN[6][28][28]">MAIN[6][28][28]</a></td></tr>

<tr><td>PLL_CLKOUT0_HT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_HT[4]"><a href="#virtex5-CMT-bit-MAIN[6][28][29]">MAIN[6][28][29]</a></td></tr>

<tr><td>PLL_CLKOUT0_HT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_HT[5]"><a href="#virtex5-CMT-bit-MAIN[6][29][29]">MAIN[6][29][29]</a></td></tr>

<tr><td>PLL_CLKOUT0_LT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_LT[0]"><a href="#virtex5-CMT-bit-MAIN[6][29][24]">MAIN[6][29][24]</a></td></tr>

<tr><td>PLL_CLKOUT0_LT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_LT[1]"><a href="#virtex5-CMT-bit-MAIN[6][28][24]">MAIN[6][28][24]</a></td></tr>

<tr><td>PLL_CLKOUT0_LT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_LT[2]"><a href="#virtex5-CMT-bit-MAIN[6][28][25]">MAIN[6][28][25]</a></td></tr>

<tr><td>PLL_CLKOUT0_LT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_LT[3]"><a href="#virtex5-CMT-bit-MAIN[6][29][25]">MAIN[6][29][25]</a></td></tr>

<tr><td>PLL_CLKOUT0_LT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_LT[4]"><a href="#virtex5-CMT-bit-MAIN[6][29][26]">MAIN[6][29][26]</a></td></tr>

<tr><td>PLL_CLKOUT0_LT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_LT[5]"><a href="#virtex5-CMT-bit-MAIN[6][28][26]">MAIN[6][28][26]</a></td></tr>

<tr><td>PLL_CLKOUT0_NOCOUNT</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_NOCOUNT"><a href="#virtex5-CMT-bit-MAIN[6][28][35]">MAIN[6][28][35]</a></td></tr>

<tr><td>PLL_CLKOUT0_PM bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_PM[0]"><a href="#virtex5-CMT-bit-MAIN[6][28][30]">MAIN[6][28][30]</a></td></tr>

<tr><td>PLL_CLKOUT0_PM bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_PM[1]"><a href="#virtex5-CMT-bit-MAIN[6][28][31]">MAIN[6][28][31]</a></td></tr>

<tr><td>PLL_CLKOUT0_PM bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT0_PM[2]"><a href="#virtex5-CMT-bit-MAIN[6][29][31]">MAIN[6][29][31]</a></td></tr>

<tr><td>PLL_CLKOUT1_DT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_DT[0]"><a href="#virtex5-CMT-bit-MAIN[6][29][16]">MAIN[6][29][16]</a></td></tr>

<tr><td>PLL_CLKOUT1_DT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_DT[1]"><a href="#virtex5-CMT-bit-MAIN[6][28][16]">MAIN[6][28][16]</a></td></tr>

<tr><td>PLL_CLKOUT1_DT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_DT[2]"><a href="#virtex5-CMT-bit-MAIN[6][28][17]">MAIN[6][28][17]</a></td></tr>

<tr><td>PLL_CLKOUT1_DT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_DT[3]"><a href="#virtex5-CMT-bit-MAIN[6][29][17]">MAIN[6][29][17]</a></td></tr>

<tr><td>PLL_CLKOUT1_DT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_DT[4]"><a href="#virtex5-CMT-bit-MAIN[6][29][18]">MAIN[6][29][18]</a></td></tr>

<tr><td>PLL_CLKOUT1_DT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_DT[5]"><a href="#virtex5-CMT-bit-MAIN[6][28][18]">MAIN[6][28][18]</a></td></tr>

<tr><td>PLL_CLKOUT1_EDGE</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_EDGE"><a href="#virtex5-CMT-bit-MAIN[6][29][19]">MAIN[6][29][19]</a></td></tr>

<tr><td>PLL_CLKOUT1_EN</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_EN"><a href="#virtex5-CMT-bit-MAIN[6][29][14]">MAIN[6][29][14]</a></td></tr>

<tr><td>PLL_CLKOUT1_HT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_HT[0]"><a href="#virtex5-CMT-bit-MAIN[6][28][11]">MAIN[6][28][11]</a></td></tr>

<tr><td>PLL_CLKOUT1_HT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_HT[1]"><a href="#virtex5-CMT-bit-MAIN[6][29][11]">MAIN[6][29][11]</a></td></tr>

<tr><td>PLL_CLKOUT1_HT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_HT[2]"><a href="#virtex5-CMT-bit-MAIN[6][29][12]">MAIN[6][29][12]</a></td></tr>

<tr><td>PLL_CLKOUT1_HT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_HT[3]"><a href="#virtex5-CMT-bit-MAIN[6][28][12]">MAIN[6][28][12]</a></td></tr>

<tr><td>PLL_CLKOUT1_HT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_HT[4]"><a href="#virtex5-CMT-bit-MAIN[6][28][13]">MAIN[6][28][13]</a></td></tr>

<tr><td>PLL_CLKOUT1_HT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_HT[5]"><a href="#virtex5-CMT-bit-MAIN[6][29][13]">MAIN[6][29][13]</a></td></tr>

<tr><td>PLL_CLKOUT1_LT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_LT[0]"><a href="#virtex5-CMT-bit-MAIN[6][29][8]">MAIN[6][29][8]</a></td></tr>

<tr><td>PLL_CLKOUT1_LT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_LT[1]"><a href="#virtex5-CMT-bit-MAIN[6][28][8]">MAIN[6][28][8]</a></td></tr>

<tr><td>PLL_CLKOUT1_LT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_LT[2]"><a href="#virtex5-CMT-bit-MAIN[6][28][9]">MAIN[6][28][9]</a></td></tr>

<tr><td>PLL_CLKOUT1_LT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_LT[3]"><a href="#virtex5-CMT-bit-MAIN[6][29][9]">MAIN[6][29][9]</a></td></tr>

<tr><td>PLL_CLKOUT1_LT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_LT[4]"><a href="#virtex5-CMT-bit-MAIN[6][29][10]">MAIN[6][29][10]</a></td></tr>

<tr><td>PLL_CLKOUT1_LT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_LT[5]"><a href="#virtex5-CMT-bit-MAIN[6][28][10]">MAIN[6][28][10]</a></td></tr>

<tr><td>PLL_CLKOUT1_NOCOUNT</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_NOCOUNT"><a href="#virtex5-CMT-bit-MAIN[6][28][19]">MAIN[6][28][19]</a></td></tr>

<tr><td>PLL_CLKOUT1_PM bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_PM[0]"><a href="#virtex5-CMT-bit-MAIN[6][28][14]">MAIN[6][28][14]</a></td></tr>

<tr><td>PLL_CLKOUT1_PM bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_PM[1]"><a href="#virtex5-CMT-bit-MAIN[6][28][15]">MAIN[6][28][15]</a></td></tr>

<tr><td>PLL_CLKOUT1_PM bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT1_PM[2]"><a href="#virtex5-CMT-bit-MAIN[6][29][15]">MAIN[6][29][15]</a></td></tr>

<tr><td>PLL_CLKOUT2_DT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_DT[0]"><a href="#virtex5-CMT-bit-MAIN[5][29][56]">MAIN[5][29][56]</a></td></tr>

<tr><td>PLL_CLKOUT2_DT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_DT[1]"><a href="#virtex5-CMT-bit-MAIN[5][28][56]">MAIN[5][28][56]</a></td></tr>

<tr><td>PLL_CLKOUT2_DT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_DT[2]"><a href="#virtex5-CMT-bit-MAIN[5][28][57]">MAIN[5][28][57]</a></td></tr>

<tr><td>PLL_CLKOUT2_DT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_DT[3]"><a href="#virtex5-CMT-bit-MAIN[5][29][57]">MAIN[5][29][57]</a></td></tr>

<tr><td>PLL_CLKOUT2_DT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_DT[4]"><a href="#virtex5-CMT-bit-MAIN[5][29][58]">MAIN[5][29][58]</a></td></tr>

<tr><td>PLL_CLKOUT2_DT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_DT[5]"><a href="#virtex5-CMT-bit-MAIN[5][28][58]">MAIN[5][28][58]</a></td></tr>

<tr><td>PLL_CLKOUT2_EDGE</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_EDGE"><a href="#virtex5-CMT-bit-MAIN[5][29][59]">MAIN[5][29][59]</a></td></tr>

<tr><td>PLL_CLKOUT2_EN</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_EN"><a href="#virtex5-CMT-bit-MAIN[5][29][54]">MAIN[5][29][54]</a></td></tr>

<tr><td>PLL_CLKOUT2_HT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_HT[0]"><a href="#virtex5-CMT-bit-MAIN[5][28][51]">MAIN[5][28][51]</a></td></tr>

<tr><td>PLL_CLKOUT2_HT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_HT[1]"><a href="#virtex5-CMT-bit-MAIN[5][29][51]">MAIN[5][29][51]</a></td></tr>

<tr><td>PLL_CLKOUT2_HT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_HT[2]"><a href="#virtex5-CMT-bit-MAIN[5][29][52]">MAIN[5][29][52]</a></td></tr>

<tr><td>PLL_CLKOUT2_HT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_HT[3]"><a href="#virtex5-CMT-bit-MAIN[5][28][52]">MAIN[5][28][52]</a></td></tr>

<tr><td>PLL_CLKOUT2_HT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_HT[4]"><a href="#virtex5-CMT-bit-MAIN[5][28][53]">MAIN[5][28][53]</a></td></tr>

<tr><td>PLL_CLKOUT2_HT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_HT[5]"><a href="#virtex5-CMT-bit-MAIN[5][29][53]">MAIN[5][29][53]</a></td></tr>

<tr><td>PLL_CLKOUT2_LT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_LT[0]"><a href="#virtex5-CMT-bit-MAIN[5][29][48]">MAIN[5][29][48]</a></td></tr>

<tr><td>PLL_CLKOUT2_LT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_LT[1]"><a href="#virtex5-CMT-bit-MAIN[5][28][48]">MAIN[5][28][48]</a></td></tr>

<tr><td>PLL_CLKOUT2_LT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_LT[2]"><a href="#virtex5-CMT-bit-MAIN[5][28][49]">MAIN[5][28][49]</a></td></tr>

<tr><td>PLL_CLKOUT2_LT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_LT[3]"><a href="#virtex5-CMT-bit-MAIN[5][29][49]">MAIN[5][29][49]</a></td></tr>

<tr><td>PLL_CLKOUT2_LT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_LT[4]"><a href="#virtex5-CMT-bit-MAIN[5][29][50]">MAIN[5][29][50]</a></td></tr>

<tr><td>PLL_CLKOUT2_LT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_LT[5]"><a href="#virtex5-CMT-bit-MAIN[5][28][50]">MAIN[5][28][50]</a></td></tr>

<tr><td>PLL_CLKOUT2_NOCOUNT</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_NOCOUNT"><a href="#virtex5-CMT-bit-MAIN[5][28][59]">MAIN[5][28][59]</a></td></tr>

<tr><td>PLL_CLKOUT2_PM bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_PM[0]"><a href="#virtex5-CMT-bit-MAIN[5][28][54]">MAIN[5][28][54]</a></td></tr>

<tr><td>PLL_CLKOUT2_PM bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_PM[1]"><a href="#virtex5-CMT-bit-MAIN[5][28][55]">MAIN[5][28][55]</a></td></tr>

<tr><td>PLL_CLKOUT2_PM bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT2_PM[2]"><a href="#virtex5-CMT-bit-MAIN[5][29][55]">MAIN[5][29][55]</a></td></tr>

<tr><td>PLL_CLKOUT3_DT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_DT[0]"><a href="#virtex5-CMT-bit-MAIN[5][29][40]">MAIN[5][29][40]</a></td></tr>

<tr><td>PLL_CLKOUT3_DT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_DT[1]"><a href="#virtex5-CMT-bit-MAIN[5][28][40]">MAIN[5][28][40]</a></td></tr>

<tr><td>PLL_CLKOUT3_DT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_DT[2]"><a href="#virtex5-CMT-bit-MAIN[5][28][41]">MAIN[5][28][41]</a></td></tr>

<tr><td>PLL_CLKOUT3_DT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_DT[3]"><a href="#virtex5-CMT-bit-MAIN[5][29][41]">MAIN[5][29][41]</a></td></tr>

<tr><td>PLL_CLKOUT3_DT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_DT[4]"><a href="#virtex5-CMT-bit-MAIN[5][29][42]">MAIN[5][29][42]</a></td></tr>

<tr><td>PLL_CLKOUT3_DT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_DT[5]"><a href="#virtex5-CMT-bit-MAIN[5][28][42]">MAIN[5][28][42]</a></td></tr>

<tr><td>PLL_CLKOUT3_EDGE</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_EDGE"><a href="#virtex5-CMT-bit-MAIN[5][29][43]">MAIN[5][29][43]</a></td></tr>

<tr><td>PLL_CLKOUT3_EN</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_EN"><a href="#virtex5-CMT-bit-MAIN[5][29][38]">MAIN[5][29][38]</a></td></tr>

<tr><td>PLL_CLKOUT3_HT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_HT[0]"><a href="#virtex5-CMT-bit-MAIN[5][28][35]">MAIN[5][28][35]</a></td></tr>

<tr><td>PLL_CLKOUT3_HT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_HT[1]"><a href="#virtex5-CMT-bit-MAIN[5][29][35]">MAIN[5][29][35]</a></td></tr>

<tr><td>PLL_CLKOUT3_HT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_HT[2]"><a href="#virtex5-CMT-bit-MAIN[5][29][36]">MAIN[5][29][36]</a></td></tr>

<tr><td>PLL_CLKOUT3_HT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_HT[3]"><a href="#virtex5-CMT-bit-MAIN[5][28][36]">MAIN[5][28][36]</a></td></tr>

<tr><td>PLL_CLKOUT3_HT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_HT[4]"><a href="#virtex5-CMT-bit-MAIN[5][28][37]">MAIN[5][28][37]</a></td></tr>

<tr><td>PLL_CLKOUT3_HT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_HT[5]"><a href="#virtex5-CMT-bit-MAIN[5][29][37]">MAIN[5][29][37]</a></td></tr>

<tr><td>PLL_CLKOUT3_LT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_LT[0]"><a href="#virtex5-CMT-bit-MAIN[5][29][32]">MAIN[5][29][32]</a></td></tr>

<tr><td>PLL_CLKOUT3_LT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_LT[1]"><a href="#virtex5-CMT-bit-MAIN[5][28][32]">MAIN[5][28][32]</a></td></tr>

<tr><td>PLL_CLKOUT3_LT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_LT[2]"><a href="#virtex5-CMT-bit-MAIN[5][28][33]">MAIN[5][28][33]</a></td></tr>

<tr><td>PLL_CLKOUT3_LT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_LT[3]"><a href="#virtex5-CMT-bit-MAIN[5][29][33]">MAIN[5][29][33]</a></td></tr>

<tr><td>PLL_CLKOUT3_LT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_LT[4]"><a href="#virtex5-CMT-bit-MAIN[5][29][34]">MAIN[5][29][34]</a></td></tr>

<tr><td>PLL_CLKOUT3_LT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_LT[5]"><a href="#virtex5-CMT-bit-MAIN[5][28][34]">MAIN[5][28][34]</a></td></tr>

<tr><td>PLL_CLKOUT3_NOCOUNT</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_NOCOUNT"><a href="#virtex5-CMT-bit-MAIN[5][28][43]">MAIN[5][28][43]</a></td></tr>

<tr><td>PLL_CLKOUT3_PM bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_PM[0]"><a href="#virtex5-CMT-bit-MAIN[5][28][38]">MAIN[5][28][38]</a></td></tr>

<tr><td>PLL_CLKOUT3_PM bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_PM[1]"><a href="#virtex5-CMT-bit-MAIN[5][28][39]">MAIN[5][28][39]</a></td></tr>

<tr><td>PLL_CLKOUT3_PM bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT3_PM[2]"><a href="#virtex5-CMT-bit-MAIN[5][29][39]">MAIN[5][29][39]</a></td></tr>

<tr><td>PLL_CLKOUT4_DT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_DT[0]"><a href="#virtex5-CMT-bit-MAIN[5][29][24]">MAIN[5][29][24]</a></td></tr>

<tr><td>PLL_CLKOUT4_DT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_DT[1]"><a href="#virtex5-CMT-bit-MAIN[5][28][24]">MAIN[5][28][24]</a></td></tr>

<tr><td>PLL_CLKOUT4_DT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_DT[2]"><a href="#virtex5-CMT-bit-MAIN[5][28][25]">MAIN[5][28][25]</a></td></tr>

<tr><td>PLL_CLKOUT4_DT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_DT[3]"><a href="#virtex5-CMT-bit-MAIN[5][29][25]">MAIN[5][29][25]</a></td></tr>

<tr><td>PLL_CLKOUT4_DT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_DT[4]"><a href="#virtex5-CMT-bit-MAIN[5][29][26]">MAIN[5][29][26]</a></td></tr>

<tr><td>PLL_CLKOUT4_DT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_DT[5]"><a href="#virtex5-CMT-bit-MAIN[5][28][26]">MAIN[5][28][26]</a></td></tr>

<tr><td>PLL_CLKOUT4_EDGE</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_EDGE"><a href="#virtex5-CMT-bit-MAIN[5][29][27]">MAIN[5][29][27]</a></td></tr>

<tr><td>PLL_CLKOUT4_EN</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_EN"><a href="#virtex5-CMT-bit-MAIN[5][29][22]">MAIN[5][29][22]</a></td></tr>

<tr><td>PLL_CLKOUT4_HT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_HT[0]"><a href="#virtex5-CMT-bit-MAIN[5][28][19]">MAIN[5][28][19]</a></td></tr>

<tr><td>PLL_CLKOUT4_HT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_HT[1]"><a href="#virtex5-CMT-bit-MAIN[5][29][19]">MAIN[5][29][19]</a></td></tr>

<tr><td>PLL_CLKOUT4_HT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_HT[2]"><a href="#virtex5-CMT-bit-MAIN[5][29][20]">MAIN[5][29][20]</a></td></tr>

<tr><td>PLL_CLKOUT4_HT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_HT[3]"><a href="#virtex5-CMT-bit-MAIN[5][28][20]">MAIN[5][28][20]</a></td></tr>

<tr><td>PLL_CLKOUT4_HT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_HT[4]"><a href="#virtex5-CMT-bit-MAIN[5][28][21]">MAIN[5][28][21]</a></td></tr>

<tr><td>PLL_CLKOUT4_HT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_HT[5]"><a href="#virtex5-CMT-bit-MAIN[5][29][21]">MAIN[5][29][21]</a></td></tr>

<tr><td>PLL_CLKOUT4_LT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_LT[0]"><a href="#virtex5-CMT-bit-MAIN[5][29][16]">MAIN[5][29][16]</a></td></tr>

<tr><td>PLL_CLKOUT4_LT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_LT[1]"><a href="#virtex5-CMT-bit-MAIN[5][28][16]">MAIN[5][28][16]</a></td></tr>

<tr><td>PLL_CLKOUT4_LT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_LT[2]"><a href="#virtex5-CMT-bit-MAIN[5][28][17]">MAIN[5][28][17]</a></td></tr>

<tr><td>PLL_CLKOUT4_LT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_LT[3]"><a href="#virtex5-CMT-bit-MAIN[5][29][17]">MAIN[5][29][17]</a></td></tr>

<tr><td>PLL_CLKOUT4_LT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_LT[4]"><a href="#virtex5-CMT-bit-MAIN[5][29][18]">MAIN[5][29][18]</a></td></tr>

<tr><td>PLL_CLKOUT4_LT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_LT[5]"><a href="#virtex5-CMT-bit-MAIN[5][28][18]">MAIN[5][28][18]</a></td></tr>

<tr><td>PLL_CLKOUT4_NOCOUNT</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_NOCOUNT"><a href="#virtex5-CMT-bit-MAIN[5][28][27]">MAIN[5][28][27]</a></td></tr>

<tr><td>PLL_CLKOUT4_PM bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_PM[0]"><a href="#virtex5-CMT-bit-MAIN[5][28][22]">MAIN[5][28][22]</a></td></tr>

<tr><td>PLL_CLKOUT4_PM bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_PM[1]"><a href="#virtex5-CMT-bit-MAIN[5][28][23]">MAIN[5][28][23]</a></td></tr>

<tr><td>PLL_CLKOUT4_PM bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT4_PM[2]"><a href="#virtex5-CMT-bit-MAIN[5][29][23]">MAIN[5][29][23]</a></td></tr>

<tr><td>PLL_CLKOUT5_DT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_DT[0]"><a href="#virtex5-CMT-bit-MAIN[4][29][56]">MAIN[4][29][56]</a></td></tr>

<tr><td>PLL_CLKOUT5_DT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_DT[1]"><a href="#virtex5-CMT-bit-MAIN[4][28][56]">MAIN[4][28][56]</a></td></tr>

<tr><td>PLL_CLKOUT5_DT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_DT[2]"><a href="#virtex5-CMT-bit-MAIN[4][28][57]">MAIN[4][28][57]</a></td></tr>

<tr><td>PLL_CLKOUT5_DT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_DT[3]"><a href="#virtex5-CMT-bit-MAIN[4][29][57]">MAIN[4][29][57]</a></td></tr>

<tr><td>PLL_CLKOUT5_DT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_DT[4]"><a href="#virtex5-CMT-bit-MAIN[4][29][58]">MAIN[4][29][58]</a></td></tr>

<tr><td>PLL_CLKOUT5_DT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_DT[5]"><a href="#virtex5-CMT-bit-MAIN[4][28][58]">MAIN[4][28][58]</a></td></tr>

<tr><td>PLL_CLKOUT5_EDGE</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_EDGE"><a href="#virtex5-CMT-bit-MAIN[4][29][59]">MAIN[4][29][59]</a></td></tr>

<tr><td>PLL_CLKOUT5_EN</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_EN"><a href="#virtex5-CMT-bit-MAIN[4][29][54]">MAIN[4][29][54]</a></td></tr>

<tr><td>PLL_CLKOUT5_HT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_HT[0]"><a href="#virtex5-CMT-bit-MAIN[4][28][51]">MAIN[4][28][51]</a></td></tr>

<tr><td>PLL_CLKOUT5_HT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_HT[1]"><a href="#virtex5-CMT-bit-MAIN[4][29][51]">MAIN[4][29][51]</a></td></tr>

<tr><td>PLL_CLKOUT5_HT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_HT[2]"><a href="#virtex5-CMT-bit-MAIN[4][29][52]">MAIN[4][29][52]</a></td></tr>

<tr><td>PLL_CLKOUT5_HT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_HT[3]"><a href="#virtex5-CMT-bit-MAIN[4][28][52]">MAIN[4][28][52]</a></td></tr>

<tr><td>PLL_CLKOUT5_HT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_HT[4]"><a href="#virtex5-CMT-bit-MAIN[4][28][53]">MAIN[4][28][53]</a></td></tr>

<tr><td>PLL_CLKOUT5_HT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_HT[5]"><a href="#virtex5-CMT-bit-MAIN[4][29][53]">MAIN[4][29][53]</a></td></tr>

<tr><td>PLL_CLKOUT5_LT bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_LT[0]"><a href="#virtex5-CMT-bit-MAIN[4][29][48]">MAIN[4][29][48]</a></td></tr>

<tr><td>PLL_CLKOUT5_LT bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_LT[1]"><a href="#virtex5-CMT-bit-MAIN[4][28][48]">MAIN[4][28][48]</a></td></tr>

<tr><td>PLL_CLKOUT5_LT bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_LT[2]"><a href="#virtex5-CMT-bit-MAIN[4][28][49]">MAIN[4][28][49]</a></td></tr>

<tr><td>PLL_CLKOUT5_LT bit 3</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_LT[3]"><a href="#virtex5-CMT-bit-MAIN[4][29][49]">MAIN[4][29][49]</a></td></tr>

<tr><td>PLL_CLKOUT5_LT bit 4</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_LT[4]"><a href="#virtex5-CMT-bit-MAIN[4][29][50]">MAIN[4][29][50]</a></td></tr>

<tr><td>PLL_CLKOUT5_LT bit 5</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_LT[5]"><a href="#virtex5-CMT-bit-MAIN[4][28][50]">MAIN[4][28][50]</a></td></tr>

<tr><td>PLL_CLKOUT5_NOCOUNT</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_NOCOUNT"><a href="#virtex5-CMT-bit-MAIN[4][28][59]">MAIN[4][28][59]</a></td></tr>

<tr><td>PLL_CLKOUT5_PM bit 0</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_PM[0]"><a href="#virtex5-CMT-bit-MAIN[4][28][54]">MAIN[4][28][54]</a></td></tr>

<tr><td>PLL_CLKOUT5_PM bit 1</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_PM[1]"><a href="#virtex5-CMT-bit-MAIN[4][28][55]">MAIN[4][28][55]</a></td></tr>

<tr><td>PLL_CLKOUT5_PM bit 2</td><td id="virtex5-CMT-PLL-PLL_CLKOUT5_PM[2]"><a href="#virtex5-CMT-bit-MAIN[4][29][55]">MAIN[4][29][55]</a></td></tr>

<tr><td>PLL_CP bit 0</td><td id="virtex5-CMT-PLL-PLL_CP[0]"><a href="#virtex5-CMT-bit-MAIN[3][29][8]">MAIN[3][29][8]</a></td></tr>

<tr><td>PLL_CP bit 1</td><td id="virtex5-CMT-PLL-PLL_CP[1]"><a href="#virtex5-CMT-bit-MAIN[3][28][8]">MAIN[3][28][8]</a></td></tr>

<tr><td>PLL_CP bit 2</td><td id="virtex5-CMT-PLL-PLL_CP[2]"><a href="#virtex5-CMT-bit-MAIN[3][28][9]">MAIN[3][28][9]</a></td></tr>

<tr><td>PLL_CP bit 3</td><td id="virtex5-CMT-PLL-PLL_CP[3]"><a href="#virtex5-CMT-bit-MAIN[3][29][9]">MAIN[3][29][9]</a></td></tr>

<tr><td>PLL_CP_BIAS_TRIP_SHIFT</td><td id="virtex5-CMT-PLL-PLL_CP_BIAS_TRIP_SHIFT"><a href="#virtex5-CMT-bit-MAIN[3][28][7]">MAIN[3][28][7]</a></td></tr>

<tr><td>PLL_CP_RES bit 0</td><td id="virtex5-CMT-PLL-PLL_CP_RES[0]"><a href="#virtex5-CMT-bit-MAIN[3][29][10]">MAIN[3][29][10]</a></td></tr>

<tr><td>PLL_CP_RES bit 1</td><td id="virtex5-CMT-PLL-PLL_CP_RES[1]"><a href="#virtex5-CMT-bit-MAIN[3][28][10]">MAIN[3][28][10]</a></td></tr>

<tr><td>PLL_DIRECT_PATH_CNTRL</td><td id="virtex5-CMT-PLL-PLL_DIRECT_PATH_CNTRL"><a href="#virtex5-CMT-bit-MAIN[6][29][0]">MAIN[6][29][0]</a></td></tr>

<tr><td>PLL_DIVCLK_DT bit 0</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_DT[0]"><a href="#virtex5-CMT-bit-MAIN[4][28][21]">MAIN[4][28][21]</a></td></tr>

<tr><td>PLL_DIVCLK_DT bit 1</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_DT[1]"><a href="#virtex5-CMT-bit-MAIN[4][29][21]">MAIN[4][29][21]</a></td></tr>

<tr><td>PLL_DIVCLK_DT bit 2</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_DT[2]"><a href="#virtex5-CMT-bit-MAIN[4][29][22]">MAIN[4][29][22]</a></td></tr>

<tr><td>PLL_DIVCLK_DT bit 3</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_DT[3]"><a href="#virtex5-CMT-bit-MAIN[4][28][22]">MAIN[4][28][22]</a></td></tr>

<tr><td>PLL_DIVCLK_DT bit 4</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_DT[4]"><a href="#virtex5-CMT-bit-MAIN[4][28][23]">MAIN[4][28][23]</a></td></tr>

<tr><td>PLL_DIVCLK_DT bit 5</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_DT[5]"><a href="#virtex5-CMT-bit-MAIN[4][29][23]">MAIN[4][29][23]</a></td></tr>

<tr><td>PLL_DIVCLK_EDGE</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_EDGE"><a href="#virtex5-CMT-bit-MAIN[3][28][54]">MAIN[3][28][54]</a></td></tr>

<tr><td>PLL_DIVCLK_HT bit 0</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_HT[0]"><a href="#virtex5-CMT-bit-MAIN[3][28][51]">MAIN[3][28][51]</a></td></tr>

<tr><td>PLL_DIVCLK_HT bit 1</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_HT[1]"><a href="#virtex5-CMT-bit-MAIN[3][29][51]">MAIN[3][29][51]</a></td></tr>

<tr><td>PLL_DIVCLK_HT bit 2</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_HT[2]"><a href="#virtex5-CMT-bit-MAIN[3][29][52]">MAIN[3][29][52]</a></td></tr>

<tr><td>PLL_DIVCLK_HT bit 3</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_HT[3]"><a href="#virtex5-CMT-bit-MAIN[3][28][52]">MAIN[3][28][52]</a></td></tr>

<tr><td>PLL_DIVCLK_HT bit 4</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_HT[4]"><a href="#virtex5-CMT-bit-MAIN[3][28][53]">MAIN[3][28][53]</a></td></tr>

<tr><td>PLL_DIVCLK_HT bit 5</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_HT[5]"><a href="#virtex5-CMT-bit-MAIN[3][29][53]">MAIN[3][29][53]</a></td></tr>

<tr><td>PLL_DIVCLK_LT bit 0</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_LT[0]"><a href="#virtex5-CMT-bit-MAIN[3][29][48]">MAIN[3][29][48]</a></td></tr>

<tr><td>PLL_DIVCLK_LT bit 1</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_LT[1]"><a href="#virtex5-CMT-bit-MAIN[3][28][48]">MAIN[3][28][48]</a></td></tr>

<tr><td>PLL_DIVCLK_LT bit 2</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_LT[2]"><a href="#virtex5-CMT-bit-MAIN[3][28][49]">MAIN[3][28][49]</a></td></tr>

<tr><td>PLL_DIVCLK_LT bit 3</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_LT[3]"><a href="#virtex5-CMT-bit-MAIN[3][29][49]">MAIN[3][29][49]</a></td></tr>

<tr><td>PLL_DIVCLK_LT bit 4</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_LT[4]"><a href="#virtex5-CMT-bit-MAIN[3][29][50]">MAIN[3][29][50]</a></td></tr>

<tr><td>PLL_DIVCLK_LT bit 5</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_LT[5]"><a href="#virtex5-CMT-bit-MAIN[3][28][50]">MAIN[3][28][50]</a></td></tr>

<tr><td>PLL_DIVCLK_NOCOUNT</td><td id="virtex5-CMT-PLL-PLL_DIVCLK_NOCOUNT"><a href="#virtex5-CMT-bit-MAIN[3][29][54]">MAIN[3][29][54]</a></td></tr>

<tr><td>PLL_DVDD_COMP_SET bit 0</td><td id="virtex5-CMT-PLL-PLL_DVDD_COMP_SET[0]"><a href="#virtex5-CMT-bit-MAIN[6][28][59]">MAIN[6][28][59]</a></td></tr>

<tr><td>PLL_DVDD_COMP_SET bit 1</td><td id="virtex5-CMT-PLL-PLL_DVDD_COMP_SET[1]"><a href="#virtex5-CMT-bit-MAIN[6][29][59]">MAIN[6][29][59]</a></td></tr>

<tr><td>PLL_DVDD_VBG_PD bit 0</td><td id="virtex5-CMT-PLL-PLL_DVDD_VBG_PD[0]"><a href="#virtex5-CMT-bit-MAIN[6][29][58]">MAIN[6][29][58]</a></td></tr>

<tr><td>PLL_DVDD_VBG_PD bit 1</td><td id="virtex5-CMT-PLL-PLL_DVDD_VBG_PD[1]"><a href="#virtex5-CMT-bit-MAIN[6][28][58]">MAIN[6][28][58]</a></td></tr>

<tr><td>PLL_DVDD_VBG_SEL bit 0</td><td id="virtex5-CMT-PLL-PLL_DVDD_VBG_SEL[0]"><a href="#virtex5-CMT-bit-MAIN[6][29][56]">MAIN[6][29][56]</a></td></tr>

<tr><td>PLL_DVDD_VBG_SEL bit 1</td><td id="virtex5-CMT-PLL-PLL_DVDD_VBG_SEL[1]"><a href="#virtex5-CMT-bit-MAIN[6][28][56]">MAIN[6][28][56]</a></td></tr>

<tr><td>PLL_DVDD_VBG_SEL bit 2</td><td id="virtex5-CMT-PLL-PLL_DVDD_VBG_SEL[2]"><a href="#virtex5-CMT-bit-MAIN[6][28][57]">MAIN[6][28][57]</a></td></tr>

<tr><td>PLL_DVDD_VBG_SEL bit 3</td><td id="virtex5-CMT-PLL-PLL_DVDD_VBG_SEL[3]"><a href="#virtex5-CMT-bit-MAIN[6][29][57]">MAIN[6][29][57]</a></td></tr>

<tr><td>PLL_EN</td><td id="virtex5-CMT-PLL-PLL_EN"><a href="#virtex5-CMT-bit-MAIN[5][29][15]">MAIN[5][29][15]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 0</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[0]"><a href="#virtex5-CMT-bit-MAIN[3][29][40]">MAIN[3][29][40]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 1</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[1]"><a href="#virtex5-CMT-bit-MAIN[3][28][40]">MAIN[3][28][40]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 2</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[2]"><a href="#virtex5-CMT-bit-MAIN[3][28][41]">MAIN[3][28][41]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 3</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[3]"><a href="#virtex5-CMT-bit-MAIN[3][29][41]">MAIN[3][29][41]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 4</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[4]"><a href="#virtex5-CMT-bit-MAIN[3][29][42]">MAIN[3][29][42]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 5</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[5]"><a href="#virtex5-CMT-bit-MAIN[3][28][42]">MAIN[3][28][42]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 6</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[6]"><a href="#virtex5-CMT-bit-MAIN[3][28][43]">MAIN[3][28][43]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 7</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[7]"><a href="#virtex5-CMT-bit-MAIN[3][29][43]">MAIN[3][29][43]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 8</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[8]"><a href="#virtex5-CMT-bit-MAIN[3][29][44]">MAIN[3][29][44]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 9</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[9]"><a href="#virtex5-CMT-bit-MAIN[3][28][44]">MAIN[3][28][44]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 10</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[10]"><a href="#virtex5-CMT-bit-MAIN[3][28][45]">MAIN[3][28][45]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 11</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[11]"><a href="#virtex5-CMT-bit-MAIN[3][29][45]">MAIN[3][29][45]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 12</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[12]"><a href="#virtex5-CMT-bit-MAIN[3][29][46]">MAIN[3][29][46]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 13</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[13]"><a href="#virtex5-CMT-bit-MAIN[3][28][46]">MAIN[3][28][46]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 14</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[14]"><a href="#virtex5-CMT-bit-MAIN[3][28][47]">MAIN[3][28][47]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 15</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[15]"><a href="#virtex5-CMT-bit-MAIN[3][29][47]">MAIN[3][29][47]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 16</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[16]"><a href="#virtex5-CMT-bit-MAIN[4][29][0]">MAIN[4][29][0]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 17</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[17]"><a href="#virtex5-CMT-bit-MAIN[4][28][0]">MAIN[4][28][0]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 18</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[18]"><a href="#virtex5-CMT-bit-MAIN[4][28][1]">MAIN[4][28][1]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 19</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[19]"><a href="#virtex5-CMT-bit-MAIN[4][29][1]">MAIN[4][29][1]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 20</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[20]"><a href="#virtex5-CMT-bit-MAIN[4][29][2]">MAIN[4][29][2]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 21</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[21]"><a href="#virtex5-CMT-bit-MAIN[4][28][2]">MAIN[4][28][2]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 22</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[22]"><a href="#virtex5-CMT-bit-MAIN[4][28][3]">MAIN[4][28][3]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 23</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[23]"><a href="#virtex5-CMT-bit-MAIN[4][29][3]">MAIN[4][29][3]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 24</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[24]"><a href="#virtex5-CMT-bit-MAIN[4][29][4]">MAIN[4][29][4]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 25</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[25]"><a href="#virtex5-CMT-bit-MAIN[4][28][4]">MAIN[4][28][4]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 26</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[26]"><a href="#virtex5-CMT-bit-MAIN[4][28][5]">MAIN[4][28][5]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 27</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[27]"><a href="#virtex5-CMT-bit-MAIN[4][29][5]">MAIN[4][29][5]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 28</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[28]"><a href="#virtex5-CMT-bit-MAIN[4][29][6]">MAIN[4][29][6]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 29</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[29]"><a href="#virtex5-CMT-bit-MAIN[4][28][6]">MAIN[4][28][6]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 30</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[30]"><a href="#virtex5-CMT-bit-MAIN[4][28][7]">MAIN[4][28][7]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 31</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[31]"><a href="#virtex5-CMT-bit-MAIN[4][29][7]">MAIN[4][29][7]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 32</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[32]"><a href="#virtex5-CMT-bit-MAIN[4][29][24]">MAIN[4][29][24]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 33</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[33]"><a href="#virtex5-CMT-bit-MAIN[4][28][24]">MAIN[4][28][24]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 34</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[34]"><a href="#virtex5-CMT-bit-MAIN[4][28][25]">MAIN[4][28][25]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 35</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[35]"><a href="#virtex5-CMT-bit-MAIN[4][29][25]">MAIN[4][29][25]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 36</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[36]"><a href="#virtex5-CMT-bit-MAIN[4][29][26]">MAIN[4][29][26]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 37</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[37]"><a href="#virtex5-CMT-bit-MAIN[4][28][26]">MAIN[4][28][26]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 38</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[38]"><a href="#virtex5-CMT-bit-MAIN[4][28][27]">MAIN[4][28][27]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 39</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[39]"><a href="#virtex5-CMT-bit-MAIN[4][29][27]">MAIN[4][29][27]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 40</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[40]"><a href="#virtex5-CMT-bit-MAIN[4][29][28]">MAIN[4][29][28]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 41</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[41]"><a href="#virtex5-CMT-bit-MAIN[4][28][28]">MAIN[4][28][28]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 42</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[42]"><a href="#virtex5-CMT-bit-MAIN[4][28][29]">MAIN[4][28][29]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 43</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[43]"><a href="#virtex5-CMT-bit-MAIN[4][29][29]">MAIN[4][29][29]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 44</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[44]"><a href="#virtex5-CMT-bit-MAIN[4][29][30]">MAIN[4][29][30]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 45</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[45]"><a href="#virtex5-CMT-bit-MAIN[4][28][30]">MAIN[4][28][30]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 46</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[46]"><a href="#virtex5-CMT-bit-MAIN[4][28][31]">MAIN[4][28][31]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 47</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[47]"><a href="#virtex5-CMT-bit-MAIN[4][29][31]">MAIN[4][29][31]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 48</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[48]"><a href="#virtex5-CMT-bit-MAIN[5][29][0]">MAIN[5][29][0]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 49</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[49]"><a href="#virtex5-CMT-bit-MAIN[5][28][0]">MAIN[5][28][0]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 50</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[50]"><a href="#virtex5-CMT-bit-MAIN[5][28][1]">MAIN[5][28][1]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 51</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[51]"><a href="#virtex5-CMT-bit-MAIN[5][29][1]">MAIN[5][29][1]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 52</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[52]"><a href="#virtex5-CMT-bit-MAIN[5][29][2]">MAIN[5][29][2]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 53</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[53]"><a href="#virtex5-CMT-bit-MAIN[5][28][2]">MAIN[5][28][2]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 54</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[54]"><a href="#virtex5-CMT-bit-MAIN[5][28][3]">MAIN[5][28][3]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 55</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[55]"><a href="#virtex5-CMT-bit-MAIN[5][29][3]">MAIN[5][29][3]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 56</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[56]"><a href="#virtex5-CMT-bit-MAIN[5][29][4]">MAIN[5][29][4]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 57</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[57]"><a href="#virtex5-CMT-bit-MAIN[5][28][4]">MAIN[5][28][4]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 58</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[58]"><a href="#virtex5-CMT-bit-MAIN[5][28][5]">MAIN[5][28][5]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 59</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[59]"><a href="#virtex5-CMT-bit-MAIN[5][29][5]">MAIN[5][29][5]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 60</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[60]"><a href="#virtex5-CMT-bit-MAIN[5][29][6]">MAIN[5][29][6]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 61</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[61]"><a href="#virtex5-CMT-bit-MAIN[5][28][6]">MAIN[5][28][6]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 62</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[62]"><a href="#virtex5-CMT-bit-MAIN[5][28][7]">MAIN[5][28][7]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 63</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[63]"><a href="#virtex5-CMT-bit-MAIN[5][29][7]">MAIN[5][29][7]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 64</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[64]"><a href="#virtex5-CMT-bit-MAIN[5][29][8]">MAIN[5][29][8]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 65</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[65]"><a href="#virtex5-CMT-bit-MAIN[5][28][8]">MAIN[5][28][8]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 66</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[66]"><a href="#virtex5-CMT-bit-MAIN[5][28][9]">MAIN[5][28][9]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 67</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[67]"><a href="#virtex5-CMT-bit-MAIN[5][29][9]">MAIN[5][29][9]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 68</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[68]"><a href="#virtex5-CMT-bit-MAIN[5][29][10]">MAIN[5][29][10]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 69</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[69]"><a href="#virtex5-CMT-bit-MAIN[5][28][10]">MAIN[5][28][10]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 70</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[70]"><a href="#virtex5-CMT-bit-MAIN[5][28][11]">MAIN[5][28][11]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 71</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[71]"><a href="#virtex5-CMT-bit-MAIN[5][29][11]">MAIN[5][29][11]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 72</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[72]"><a href="#virtex5-CMT-bit-MAIN[5][29][12]">MAIN[5][29][12]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 73</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[73]"><a href="#virtex5-CMT-bit-MAIN[5][28][12]">MAIN[5][28][12]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 74</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[74]"><a href="#virtex5-CMT-bit-MAIN[5][28][13]">MAIN[5][28][13]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 75</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[75]"><a href="#virtex5-CMT-bit-MAIN[5][29][13]">MAIN[5][29][13]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 76</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[76]"><a href="#virtex5-CMT-bit-MAIN[5][29][14]">MAIN[5][29][14]</a></td></tr>

<tr><td>PLL_EN_CNTRL bit 77</td><td id="virtex5-CMT-PLL-PLL_EN_CNTRL[77]"><a href="#virtex5-CMT-bit-MAIN[5][28][14]">MAIN[5][28][14]</a></td></tr>

<tr><td>PLL_EN_DLY</td><td id="virtex5-CMT-PLL-PLL_EN_DLY"><a href="#virtex5-CMT-bit-MAIN[3][28][60]">MAIN[3][28][60]</a></td></tr>

<tr><td>PLL_EN_TCLK0</td><td id="virtex5-CMT-PLL-PLL_EN_TCLK0"><a href="#virtex5-CMT-bit-MAIN[3][28][37]">MAIN[3][28][37]</a></td></tr>

<tr><td>PLL_EN_TCLK1</td><td id="virtex5-CMT-PLL-PLL_EN_TCLK1"><a href="#virtex5-CMT-bit-MAIN[3][29][37]">MAIN[3][29][37]</a></td></tr>

<tr><td>PLL_EN_TCLK2</td><td id="virtex5-CMT-PLL-PLL_EN_TCLK2"><a href="#virtex5-CMT-bit-MAIN[3][29][38]">MAIN[3][29][38]</a></td></tr>

<tr><td>PLL_EN_TCLK3</td><td id="virtex5-CMT-PLL-PLL_EN_TCLK3"><a href="#virtex5-CMT-bit-MAIN[3][28][38]">MAIN[3][28][38]</a></td></tr>

<tr><td>PLL_EN_TCLK4</td><td id="virtex5-CMT-PLL-PLL_EN_TCLK4"><a href="#virtex5-CMT-bit-MAIN[3][28][39]">MAIN[3][28][39]</a></td></tr>

<tr><td>PLL_EN_VCO0</td><td id="virtex5-CMT-PLL-PLL_EN_VCO0"><a href="#virtex5-CMT-bit-MAIN[6][29][1]">MAIN[6][29][1]</a></td></tr>

<tr><td>PLL_EN_VCO1</td><td id="virtex5-CMT-PLL-PLL_EN_VCO1"><a href="#virtex5-CMT-bit-MAIN[6][29][2]">MAIN[6][29][2]</a></td></tr>

<tr><td>PLL_EN_VCO2</td><td id="virtex5-CMT-PLL-PLL_EN_VCO2"><a href="#virtex5-CMT-bit-MAIN[6][28][2]">MAIN[6][28][2]</a></td></tr>

<tr><td>PLL_EN_VCO3</td><td id="virtex5-CMT-PLL-PLL_EN_VCO3"><a href="#virtex5-CMT-bit-MAIN[6][28][3]">MAIN[6][28][3]</a></td></tr>

<tr><td>PLL_EN_VCO4</td><td id="virtex5-CMT-PLL-PLL_EN_VCO4"><a href="#virtex5-CMT-bit-MAIN[6][29][3]">MAIN[6][29][3]</a></td></tr>

<tr><td>PLL_EN_VCO5</td><td id="virtex5-CMT-PLL-PLL_EN_VCO5"><a href="#virtex5-CMT-bit-MAIN[6][29][4]">MAIN[6][29][4]</a></td></tr>

<tr><td>PLL_EN_VCO6</td><td id="virtex5-CMT-PLL-PLL_EN_VCO6"><a href="#virtex5-CMT-bit-MAIN[6][28][4]">MAIN[6][28][4]</a></td></tr>

<tr><td>PLL_EN_VCO7</td><td id="virtex5-CMT-PLL-PLL_EN_VCO7"><a href="#virtex5-CMT-bit-MAIN[6][28][5]">MAIN[6][28][5]</a></td></tr>

<tr><td>PLL_EN_VCO_DIV1</td><td id="virtex5-CMT-PLL-PLL_EN_VCO_DIV1"><a href="#virtex5-CMT-bit-MAIN[6][28][0]">MAIN[6][28][0]</a></td></tr>

<tr><td>PLL_EN_VCO_DIV6</td><td id="virtex5-CMT-PLL-PLL_EN_VCO_DIV6"><a href="#virtex5-CMT-bit-MAIN[6][28][1]">MAIN[6][28][1]</a></td></tr>

<tr><td>PLL_FLOCK bit 0</td><td id="virtex5-CMT-PLL-PLL_FLOCK[0]"><a href="#virtex5-CMT-bit-MAIN[3][28][33]">MAIN[3][28][33]</a></td></tr>

<tr><td>PLL_FLOCK bit 1</td><td id="virtex5-CMT-PLL-PLL_FLOCK[1]"><a href="#virtex5-CMT-bit-MAIN[3][29][33]">MAIN[3][29][33]</a></td></tr>

<tr><td>PLL_FLOCK bit 2</td><td id="virtex5-CMT-PLL-PLL_FLOCK[2]"><a href="#virtex5-CMT-bit-MAIN[3][29][34]">MAIN[3][29][34]</a></td></tr>

<tr><td>PLL_FLOCK bit 3</td><td id="virtex5-CMT-PLL-PLL_FLOCK[3]"><a href="#virtex5-CMT-bit-MAIN[3][28][34]">MAIN[3][28][34]</a></td></tr>

<tr><td>PLL_FLOCK bit 4</td><td id="virtex5-CMT-PLL-PLL_FLOCK[4]"><a href="#virtex5-CMT-bit-MAIN[3][28][35]">MAIN[3][28][35]</a></td></tr>

<tr><td>PLL_FLOCK bit 5</td><td id="virtex5-CMT-PLL-PLL_FLOCK[5]"><a href="#virtex5-CMT-bit-MAIN[3][29][35]">MAIN[3][29][35]</a></td></tr>

<tr><td>PLL_INC_FLOCK</td><td id="virtex5-CMT-PLL-PLL_INC_FLOCK"><a href="#virtex5-CMT-bit-MAIN[3][29][29]">MAIN[3][29][29]</a></td></tr>

<tr><td>PLL_INC_SLOCK</td><td id="virtex5-CMT-PLL-PLL_INC_SLOCK"><a href="#virtex5-CMT-bit-MAIN[3][28][29]">MAIN[3][28][29]</a></td></tr>

<tr><td>PLL_INTFB bit 0</td><td id="virtex5-CMT-PLL-PLL_INTFB[0]"><a href="#virtex5-CMT-bit-MAIN[3][29][36]">MAIN[3][29][36]</a></td></tr>

<tr><td>PLL_INTFB bit 1</td><td id="virtex5-CMT-PLL-PLL_INTFB[1]"><a href="#virtex5-CMT-bit-MAIN[3][28][36]">MAIN[3][28][36]</a></td></tr>

<tr><td>PLL_IN_DLY_MX_SEL bit 0</td><td id="virtex5-CMT-PLL-PLL_IN_DLY_MX_SEL[0]"><a href="#virtex5-CMT-bit-MAIN[3][28][61]">MAIN[3][28][61]</a></td></tr>

<tr><td>PLL_IN_DLY_MX_SEL bit 1</td><td id="virtex5-CMT-PLL-PLL_IN_DLY_MX_SEL[1]"><a href="#virtex5-CMT-bit-MAIN[3][29][61]">MAIN[3][29][61]</a></td></tr>

<tr><td>PLL_IN_DLY_MX_SEL bit 2</td><td id="virtex5-CMT-PLL-PLL_IN_DLY_MX_SEL[2]"><a href="#virtex5-CMT-bit-MAIN[3][29][62]">MAIN[3][29][62]</a></td></tr>

<tr><td>PLL_IN_DLY_MX_SEL bit 3</td><td id="virtex5-CMT-PLL-PLL_IN_DLY_MX_SEL[3]"><a href="#virtex5-CMT-bit-MAIN[3][28][62]">MAIN[3][28][62]</a></td></tr>

<tr><td>PLL_IN_DLY_MX_SEL bit 4</td><td id="virtex5-CMT-PLL-PLL_IN_DLY_MX_SEL[4]"><a href="#virtex5-CMT-bit-MAIN[3][28][63]">MAIN[3][28][63]</a></td></tr>

<tr><td>PLL_IN_DLY_SET bit 0</td><td id="virtex5-CMT-PLL-PLL_IN_DLY_SET[0]"><a href="#virtex5-CMT-bit-MAIN[3][29][56]">MAIN[3][29][56]</a></td></tr>

<tr><td>PLL_IN_DLY_SET bit 1</td><td id="virtex5-CMT-PLL-PLL_IN_DLY_SET[1]"><a href="#virtex5-CMT-bit-MAIN[3][28][56]">MAIN[3][28][56]</a></td></tr>

<tr><td>PLL_IN_DLY_SET bit 2</td><td id="virtex5-CMT-PLL-PLL_IN_DLY_SET[2]"><a href="#virtex5-CMT-bit-MAIN[3][28][57]">MAIN[3][28][57]</a></td></tr>

<tr><td>PLL_IN_DLY_SET bit 3</td><td id="virtex5-CMT-PLL-PLL_IN_DLY_SET[3]"><a href="#virtex5-CMT-bit-MAIN[3][29][57]">MAIN[3][29][57]</a></td></tr>

<tr><td>PLL_IN_DLY_SET bit 4</td><td id="virtex5-CMT-PLL-PLL_IN_DLY_SET[4]"><a href="#virtex5-CMT-bit-MAIN[3][29][58]">MAIN[3][29][58]</a></td></tr>

<tr><td>PLL_IN_DLY_SET bit 5</td><td id="virtex5-CMT-PLL-PLL_IN_DLY_SET[5]"><a href="#virtex5-CMT-bit-MAIN[3][28][58]">MAIN[3][28][58]</a></td></tr>

<tr><td>PLL_IN_DLY_SET bit 6</td><td id="virtex5-CMT-PLL-PLL_IN_DLY_SET[6]"><a href="#virtex5-CMT-bit-MAIN[3][28][59]">MAIN[3][28][59]</a></td></tr>

<tr><td>PLL_IN_DLY_SET bit 7</td><td id="virtex5-CMT-PLL-PLL_IN_DLY_SET[7]"><a href="#virtex5-CMT-bit-MAIN[3][29][59]">MAIN[3][29][59]</a></td></tr>

<tr><td>PLL_IN_DLY_SET bit 8</td><td id="virtex5-CMT-PLL-PLL_IN_DLY_SET[8]"><a href="#virtex5-CMT-bit-MAIN[3][29][60]">MAIN[3][29][60]</a></td></tr>

<tr><td>PLL_LFHF bit 0</td><td id="virtex5-CMT-PLL-PLL_LFHF[0]"><a href="#virtex5-CMT-bit-MAIN[3][28][11]">MAIN[3][28][11]</a></td></tr>

<tr><td>PLL_LFHF bit 1</td><td id="virtex5-CMT-PLL-PLL_LFHF[1]"><a href="#virtex5-CMT-bit-MAIN[3][29][11]">MAIN[3][29][11]</a></td></tr>

<tr><td>PLL_LF_NEN bit 0</td><td id="virtex5-CMT-PLL-PLL_LF_NEN[0]"><a href="#virtex5-CMT-bit-MAIN[3][29][1]">MAIN[3][29][1]</a></td></tr>

<tr><td>PLL_LF_NEN bit 1</td><td id="virtex5-CMT-PLL-PLL_LF_NEN[1]"><a href="#virtex5-CMT-bit-MAIN[3][29][2]">MAIN[3][29][2]</a></td></tr>

<tr><td>PLL_LF_PEN bit 0</td><td id="virtex5-CMT-PLL-PLL_LF_PEN[0]"><a href="#virtex5-CMT-bit-MAIN[3][28][0]">MAIN[3][28][0]</a></td></tr>

<tr><td>PLL_LF_PEN bit 1</td><td id="virtex5-CMT-PLL-PLL_LF_PEN[1]"><a href="#virtex5-CMT-bit-MAIN[3][28][1]">MAIN[3][28][1]</a></td></tr>

<tr><td>PLL_LOCK_CNT bit 0</td><td id="virtex5-CMT-PLL-PLL_LOCK_CNT[0]"><a href="#virtex5-CMT-bit-MAIN[3][29][16]">MAIN[3][29][16]</a></td></tr>

<tr><td>PLL_LOCK_CNT bit 1</td><td id="virtex5-CMT-PLL-PLL_LOCK_CNT[1]"><a href="#virtex5-CMT-bit-MAIN[3][28][16]">MAIN[3][28][16]</a></td></tr>

<tr><td>PLL_LOCK_CNT bit 2</td><td id="virtex5-CMT-PLL-PLL_LOCK_CNT[2]"><a href="#virtex5-CMT-bit-MAIN[3][28][17]">MAIN[3][28][17]</a></td></tr>

<tr><td>PLL_LOCK_CNT bit 3</td><td id="virtex5-CMT-PLL-PLL_LOCK_CNT[3]"><a href="#virtex5-CMT-bit-MAIN[3][29][17]">MAIN[3][29][17]</a></td></tr>

<tr><td>PLL_LOCK_CNT bit 4</td><td id="virtex5-CMT-PLL-PLL_LOCK_CNT[4]"><a href="#virtex5-CMT-bit-MAIN[3][29][18]">MAIN[3][29][18]</a></td></tr>

<tr><td>PLL_LOCK_CNT bit 5</td><td id="virtex5-CMT-PLL-PLL_LOCK_CNT[5]"><a href="#virtex5-CMT-bit-MAIN[3][28][18]">MAIN[3][28][18]</a></td></tr>

<tr><td>PLL_LOCK_CNT_RST_FAST</td><td id="virtex5-CMT-PLL-PLL_LOCK_CNT_RST_FAST"><a href="#virtex5-CMT-bit-MAIN[3][29][32]">MAIN[3][29][32]</a></td></tr>

<tr><td>PLL_LOCK_FB_P1 bit 0</td><td id="virtex5-CMT-PLL-PLL_LOCK_FB_P1[0]"><a href="#virtex5-CMT-bit-MAIN[3][29][24]">MAIN[3][29][24]</a></td></tr>

<tr><td>PLL_LOCK_FB_P1 bit 1</td><td id="virtex5-CMT-PLL-PLL_LOCK_FB_P1[1]"><a href="#virtex5-CMT-bit-MAIN[3][28][24]">MAIN[3][28][24]</a></td></tr>

<tr><td>PLL_LOCK_FB_P1 bit 2</td><td id="virtex5-CMT-PLL-PLL_LOCK_FB_P1[2]"><a href="#virtex5-CMT-bit-MAIN[3][28][25]">MAIN[3][28][25]</a></td></tr>

<tr><td>PLL_LOCK_FB_P1 bit 3</td><td id="virtex5-CMT-PLL-PLL_LOCK_FB_P1[3]"><a href="#virtex5-CMT-bit-MAIN[3][29][25]">MAIN[3][29][25]</a></td></tr>

<tr><td>PLL_LOCK_FB_P1 bit 4</td><td id="virtex5-CMT-PLL-PLL_LOCK_FB_P1[4]"><a href="#virtex5-CMT-bit-MAIN[3][29][26]">MAIN[3][29][26]</a></td></tr>

<tr><td>PLL_LOCK_FB_P2 bit 0</td><td id="virtex5-CMT-PLL-PLL_LOCK_FB_P2[0]"><a href="#virtex5-CMT-bit-MAIN[3][28][26]">MAIN[3][28][26]</a></td></tr>

<tr><td>PLL_LOCK_FB_P2 bit 1</td><td id="virtex5-CMT-PLL-PLL_LOCK_FB_P2[1]"><a href="#virtex5-CMT-bit-MAIN[3][28][27]">MAIN[3][28][27]</a></td></tr>

<tr><td>PLL_LOCK_FB_P2 bit 2</td><td id="virtex5-CMT-PLL-PLL_LOCK_FB_P2[2]"><a href="#virtex5-CMT-bit-MAIN[3][29][27]">MAIN[3][29][27]</a></td></tr>

<tr><td>PLL_LOCK_FB_P2 bit 3</td><td id="virtex5-CMT-PLL-PLL_LOCK_FB_P2[3]"><a href="#virtex5-CMT-bit-MAIN[3][29][28]">MAIN[3][29][28]</a></td></tr>

<tr><td>PLL_LOCK_FB_P2 bit 4</td><td id="virtex5-CMT-PLL-PLL_LOCK_FB_P2[4]"><a href="#virtex5-CMT-bit-MAIN[3][28][28]">MAIN[3][28][28]</a></td></tr>

<tr><td>PLL_LOCK_REF_P1 bit 0</td><td id="virtex5-CMT-PLL-PLL_LOCK_REF_P1[0]"><a href="#virtex5-CMT-bit-MAIN[3][28][19]">MAIN[3][28][19]</a></td></tr>

<tr><td>PLL_LOCK_REF_P1 bit 1</td><td id="virtex5-CMT-PLL-PLL_LOCK_REF_P1[1]"><a href="#virtex5-CMT-bit-MAIN[3][29][19]">MAIN[3][29][19]</a></td></tr>

<tr><td>PLL_LOCK_REF_P1 bit 2</td><td id="virtex5-CMT-PLL-PLL_LOCK_REF_P1[2]"><a href="#virtex5-CMT-bit-MAIN[3][29][20]">MAIN[3][29][20]</a></td></tr>

<tr><td>PLL_LOCK_REF_P1 bit 3</td><td id="virtex5-CMT-PLL-PLL_LOCK_REF_P1[3]"><a href="#virtex5-CMT-bit-MAIN[3][28][20]">MAIN[3][28][20]</a></td></tr>

<tr><td>PLL_LOCK_REF_P1 bit 4</td><td id="virtex5-CMT-PLL-PLL_LOCK_REF_P1[4]"><a href="#virtex5-CMT-bit-MAIN[3][28][21]">MAIN[3][28][21]</a></td></tr>

<tr><td>PLL_LOCK_REF_P2 bit 0</td><td id="virtex5-CMT-PLL-PLL_LOCK_REF_P2[0]"><a href="#virtex5-CMT-bit-MAIN[3][29][21]">MAIN[3][29][21]</a></td></tr>

<tr><td>PLL_LOCK_REF_P2 bit 1</td><td id="virtex5-CMT-PLL-PLL_LOCK_REF_P2[1]"><a href="#virtex5-CMT-bit-MAIN[3][29][22]">MAIN[3][29][22]</a></td></tr>

<tr><td>PLL_LOCK_REF_P2 bit 2</td><td id="virtex5-CMT-PLL-PLL_LOCK_REF_P2[2]"><a href="#virtex5-CMT-bit-MAIN[3][28][22]">MAIN[3][28][22]</a></td></tr>

<tr><td>PLL_LOCK_REF_P2 bit 3</td><td id="virtex5-CMT-PLL-PLL_LOCK_REF_P2[3]"><a href="#virtex5-CMT-bit-MAIN[3][28][23]">MAIN[3][28][23]</a></td></tr>

<tr><td>PLL_LOCK_REF_P2 bit 4</td><td id="virtex5-CMT-PLL-PLL_LOCK_REF_P2[4]"><a href="#virtex5-CMT-bit-MAIN[3][29][23]">MAIN[3][29][23]</a></td></tr>

<tr><td>PLL_MAN_LF_EN</td><td id="virtex5-CMT-PLL-PLL_MAN_LF_EN"><a href="#virtex5-CMT-bit-MAIN[3][29][0]">MAIN[3][29][0]</a></td></tr>

<tr><td>PLL_MISC bit 0</td><td id="virtex5-CMT-PLL-PLL_MISC[0]"><a href="#virtex5-CMT-bit-MAIN[3][28][5]">MAIN[3][28][5]</a></td></tr>

<tr><td>PLL_MISC bit 1</td><td id="virtex5-CMT-PLL-PLL_MISC[1]"><a href="#virtex5-CMT-bit-MAIN[3][29][5]">MAIN[3][29][5]</a></td></tr>

<tr><td>PLL_MISC bit 2</td><td id="virtex5-CMT-PLL-PLL_MISC[2]"><a href="#virtex5-CMT-bit-MAIN[3][29][6]">MAIN[3][29][6]</a></td></tr>

<tr><td>PLL_MISC bit 3</td><td id="virtex5-CMT-PLL-PLL_MISC[3]"><a href="#virtex5-CMT-bit-MAIN[3][28][6]">MAIN[3][28][6]</a></td></tr>

<tr><td>PLL_NBTI_EN</td><td id="virtex5-CMT-PLL-PLL_NBTI_EN"><a href="#virtex5-CMT-bit-MAIN[4][28][45]">MAIN[4][28][45]</a></td></tr>

<tr><td>PLL_PFD_CNTRL bit 0</td><td id="virtex5-CMT-PLL-PLL_PFD_CNTRL[0]"><a href="#virtex5-CMT-bit-MAIN[3][28][13]">MAIN[3][28][13]</a></td></tr>

<tr><td>PLL_PFD_CNTRL bit 1</td><td id="virtex5-CMT-PLL-PLL_PFD_CNTRL[1]"><a href="#virtex5-CMT-bit-MAIN[3][29][13]">MAIN[3][29][13]</a></td></tr>

<tr><td>PLL_PFD_CNTRL bit 2</td><td id="virtex5-CMT-PLL-PLL_PFD_CNTRL[2]"><a href="#virtex5-CMT-bit-MAIN[3][29][14]">MAIN[3][29][14]</a></td></tr>

<tr><td>PLL_PFD_CNTRL bit 3</td><td id="virtex5-CMT-PLL-PLL_PFD_CNTRL[3]"><a href="#virtex5-CMT-bit-MAIN[3][28][14]">MAIN[3][28][14]</a></td></tr>

<tr><td>PLL_PFD_DLY bit 0</td><td id="virtex5-CMT-PLL-PLL_PFD_DLY[0]"><a href="#virtex5-CMT-bit-MAIN[3][29][12]">MAIN[3][29][12]</a></td></tr>

<tr><td>PLL_PFD_DLY bit 1</td><td id="virtex5-CMT-PLL-PLL_PFD_DLY[1]"><a href="#virtex5-CMT-bit-MAIN[3][28][12]">MAIN[3][28][12]</a></td></tr>

<tr><td>PLL_PMCD_MODE</td><td id="virtex5-CMT-PLL-PLL_PMCD_MODE"><a href="#virtex5-CMT-bit-MAIN[5][28][15]">MAIN[5][28][15]</a></td></tr>

<tr><td>PLL_PWRD_CFG</td><td id="virtex5-CMT-PLL-PLL_PWRD_CFG"><a href="#virtex5-CMT-bit-MAIN[3][29][15]">MAIN[3][29][15]</a></td></tr>

<tr><td>PLL_RES bit 0</td><td id="virtex5-CMT-PLL-PLL_RES[0]"><a href="#virtex5-CMT-bit-MAIN[3][28][3]">MAIN[3][28][3]</a></td></tr>

<tr><td>PLL_RES bit 1</td><td id="virtex5-CMT-PLL-PLL_RES[1]"><a href="#virtex5-CMT-bit-MAIN[3][29][3]">MAIN[3][29][3]</a></td></tr>

<tr><td>PLL_RES bit 2</td><td id="virtex5-CMT-PLL-PLL_RES[2]"><a href="#virtex5-CMT-bit-MAIN[3][29][4]">MAIN[3][29][4]</a></td></tr>

<tr><td>PLL_RES bit 3</td><td id="virtex5-CMT-PLL-PLL_RES[3]"><a href="#virtex5-CMT-bit-MAIN[3][28][4]">MAIN[3][28][4]</a></td></tr>

<tr><td>PLL_SEL_SLIPD</td><td id="virtex5-CMT-PLL-PLL_SEL_SLIPD"><a href="#virtex5-CMT-bit-MAIN[3][29][7]">MAIN[3][29][7]</a></td></tr>

<tr><td>PLL_TCK4_SEL bit 0</td><td id="virtex5-CMT-PLL-PLL_TCK4_SEL[0]"><a href="#virtex5-CMT-bit-MAIN[3][29][39]">!MAIN[3][29][39]</a></td></tr>

<tr><td>PLL_UNLOCK_CNT bit 0</td><td id="virtex5-CMT-PLL-PLL_UNLOCK_CNT[0]"><a href="#virtex5-CMT-bit-MAIN[3][29][30]">MAIN[3][29][30]</a></td></tr>

<tr><td>PLL_UNLOCK_CNT bit 1</td><td id="virtex5-CMT-PLL-PLL_UNLOCK_CNT[1]"><a href="#virtex5-CMT-bit-MAIN[3][28][30]">MAIN[3][28][30]</a></td></tr>

<tr><td>PLL_UNLOCK_CNT bit 2</td><td id="virtex5-CMT-PLL-PLL_UNLOCK_CNT[2]"><a href="#virtex5-CMT-bit-MAIN[3][28][31]">MAIN[3][28][31]</a></td></tr>

<tr><td>PLL_UNLOCK_CNT bit 3</td><td id="virtex5-CMT-PLL-PLL_UNLOCK_CNT[3]"><a href="#virtex5-CMT-bit-MAIN[3][29][31]">MAIN[3][29][31]</a></td></tr>

<tr><td>PLL_UNLOCK_CNT_RST_FAST</td><td id="virtex5-CMT-PLL-PLL_UNLOCK_CNT_RST_FAST"><a href="#virtex5-CMT-bit-MAIN[3][28][32]">MAIN[3][28][32]</a></td></tr>

<tr><td>PLL_VLFHIGH_DIS</td><td id="virtex5-CMT-PLL-PLL_VLFHIGH_DIS"><a href="#virtex5-CMT-bit-MAIN[3][28][2]">MAIN[3][28][2]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 CMT bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_CTRL_SITE[0]</td><td>DCM[0].SKEWRST</td></tr>

<tr><td>CELL[0].IMUX_IMUX[0]</td><td>DCM[0].SCANIN[0]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[1]</td><td>DCM[0].SCANIN[1]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[2]</td><td>DCM[0].SCANIN[2]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[3]</td><td>DCM[0].SCANIN[3]</td></tr>

<tr><td>CELL[0].IMUX_IMUX[4]</td><td>DCM[0].SCANIN[4]</td></tr>

<tr><td>CELL[0].OUT_BEL[0]</td><td>DCM[0].DRDY</td></tr>

<tr><td>CELL[0].OUT_BEL[1]</td><td>DCM[0].SCANOUT[1]</td></tr>

<tr><td>CELL[0].OUT_BEL[2]</td><td>DCM[0].SCANOUT[0]</td></tr>

<tr><td>CELL[0].OUT_BEL[3]</td><td>DCM[0].SKEWOUT</td></tr>

<tr><td>CELL[0].OUT_CMT[0]</td><td>DCM[0].CLK0</td></tr>

<tr><td>CELL[0].OUT_CMT[1]</td><td>DCM[0].CLK90</td></tr>

<tr><td>CELL[0].OUT_CMT[2]</td><td>DCM[0].CLK180</td></tr>

<tr><td>CELL[0].OUT_CMT[3]</td><td>DCM[0].CLK270</td></tr>

<tr><td>CELL[0].OUT_CMT[4]</td><td>DCM[0].CLK2X</td></tr>

<tr><td>CELL[0].OUT_CMT[5]</td><td>DCM[0].CLK2X180</td></tr>

<tr><td>CELL[0].OUT_CMT[6]</td><td>DCM[0].CLKDV</td></tr>

<tr><td>CELL[0].OUT_CMT[7]</td><td>DCM[0].CLKFX</td></tr>

<tr><td>CELL[0].OUT_CMT[8]</td><td>DCM[0].CLKFX180</td></tr>

<tr><td>CELL[0].OUT_CMT[9]</td><td>DCM[0].CONCUR</td></tr>

<tr><td>CELL[0].OUT_CMT[11]</td><td>PLL.CLKFBOUT</td></tr>

<tr><td>CELL[0].OUT_CMT[12]</td><td>PLL.CLKOUT0</td></tr>

<tr><td>CELL[0].OUT_CMT[13]</td><td>PLL.CLKOUT1</td></tr>

<tr><td>CELL[0].OUT_CMT[14]</td><td>PLL.CLKOUT2</td></tr>

<tr><td>CELL[0].OUT_CMT[15]</td><td>PLL.CLKOUT3</td></tr>

<tr><td>CELL[0].OUT_CMT[16]</td><td>PLL.CLKOUT4</td></tr>

<tr><td>CELL[0].OUT_CMT[17]</td><td>PLL.CLKOUT5</td></tr>

<tr><td>CELL[0].OUT_CMT[18]</td><td>DCM[1].CLK0</td></tr>

<tr><td>CELL[0].OUT_CMT[19]</td><td>DCM[1].CLK90</td></tr>

<tr><td>CELL[0].OUT_CMT[20]</td><td>DCM[1].CLK180</td></tr>

<tr><td>CELL[0].OUT_CMT[21]</td><td>DCM[1].CLK270</td></tr>

<tr><td>CELL[0].OUT_CMT[22]</td><td>DCM[1].CLK2X</td></tr>

<tr><td>CELL[0].OUT_CMT[23]</td><td>DCM[1].CLK2X180</td></tr>

<tr><td>CELL[0].OUT_CMT[24]</td><td>DCM[1].CLKDV</td></tr>

<tr><td>CELL[0].OUT_CMT[25]</td><td>DCM[1].CLKFX</td></tr>

<tr><td>CELL[0].OUT_CMT[26]</td><td>DCM[1].CLKFX180</td></tr>

<tr><td>CELL[0].OUT_CMT[27]</td><td>DCM[1].CONCUR</td></tr>

<tr><td>CELL[0].IMUX_DCM_CLKIN[0]</td><td>DCM[0].CLKIN</td></tr>

<tr><td>CELL[0].IMUX_DCM_CLKIN[1]</td><td>DCM[1].CLKIN</td></tr>

<tr><td>CELL[0].IMUX_DCM_CLKFB[0]</td><td>DCM[0].CLKFB</td></tr>

<tr><td>CELL[0].IMUX_DCM_CLKFB[1]</td><td>DCM[1].CLKFB</td></tr>

<tr><td>CELL[0].OMUX_DCM_SKEWCLKIN1[0]</td><td>DCM[0].SKEWCLKIN1</td></tr>

<tr><td>CELL[0].OMUX_DCM_SKEWCLKIN1[1]</td><td>DCM[1].SKEWCLKIN1</td></tr>

<tr><td>CELL[0].OMUX_DCM_SKEWCLKIN2[0]</td><td>DCM[0].SKEWCLKIN2</td></tr>

<tr><td>CELL[0].OMUX_DCM_SKEWCLKIN2[1]</td><td>DCM[1].SKEWCLKIN2</td></tr>

<tr><td>CELL[0].IMUX_PLL_CLKIN1</td><td>PLL.CLKIN1</td></tr>

<tr><td>CELL[0].IMUX_PLL_CLKIN2</td><td>PLL.CLKIN2</td></tr>

<tr><td>CELL[0].IMUX_PLL_CLKFB</td><td>PLL.CLKFBIN</td></tr>

<tr><td>CELL[0].TEST_PLL_CLKIN</td><td>PLL.TEST_CLKIN</td></tr>

<tr><td>CELL[0].OMUX_PLL_SKEWCLKIN1</td><td>PLL.SKEWCLKIN2</td></tr>

<tr><td>CELL[0].OMUX_PLL_SKEWCLKIN2</td><td>PLL.SKEWCLKIN1</td></tr>

<tr><td>CELL[0].OUT_PLL_CLKOUTDCM[0]</td><td>PLL.CLKOUTDCM0</td></tr>

<tr><td>CELL[0].OUT_PLL_CLKOUTDCM[1]</td><td>PLL.CLKOUTDCM1</td></tr>

<tr><td>CELL[0].OUT_PLL_CLKOUTDCM[2]</td><td>PLL.CLKOUTDCM2</td></tr>

<tr><td>CELL[0].OUT_PLL_CLKOUTDCM[3]</td><td>PLL.CLKOUTDCM3</td></tr>

<tr><td>CELL[0].OUT_PLL_CLKOUTDCM[4]</td><td>PLL.CLKOUTDCM4</td></tr>

<tr><td>CELL[0].OUT_PLL_CLKOUTDCM[5]</td><td>PLL.CLKOUTDCM5</td></tr>

<tr><td>CELL[0].OUT_PLL_CLKFBDCM</td><td>PLL.CLKFBDCM</td></tr>

<tr><td>CELL[1].IMUX_CLK[0]</td><td>DCM[0].DCLK</td></tr>

<tr><td>CELL[1].IMUX_CLK[1]</td><td>DCM[1].SKEWIN</td></tr>

<tr><td>CELL[1].IMUX_CTRL_SITE[0]</td><td>DCM[0].RST</td></tr>

<tr><td>CELL[1].IMUX_IMUX[0]</td><td>DCM[0].DI[0]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[1]</td><td>DCM[0].DI[1]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[2]</td><td>DCM[0].DI[2]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[3]</td><td>DCM[0].DI[3]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[4]</td><td>DCM[0].DI[4]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[5]</td><td>DCM[0].DI[5]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[6]</td><td>DCM[0].DI[6]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[7]</td><td>DCM[0].DI[7]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[8]</td><td>DCM[0].DI[8]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[9]</td><td>DCM[0].DI[9]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[10]</td><td>DCM[0].DI[10]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[11]</td><td>DCM[0].DI[11]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[12]</td><td>DCM[0].DI[12]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[13]</td><td>DCM[0].DI[13]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[14]</td><td>DCM[0].DI[14]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[15]</td><td>DCM[0].DI[15]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[16]</td><td>DCM[0].DADDR[0]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[17]</td><td>DCM[0].DADDR[1]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[18]</td><td>DCM[0].DADDR[2]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[19]</td><td>DCM[0].DADDR[3]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[20]</td><td>DCM[0].DADDR[4]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[21]</td><td>DCM[0].DADDR[5]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[22]</td><td>DCM[0].DADDR[6]</td></tr>

<tr><td>CELL[1].IMUX_IMUX[23]</td><td>DCM[0].DEN</td></tr>

<tr><td>CELL[1].IMUX_IMUX[24]</td><td>DCM[0].DWE</td></tr>

<tr><td>CELL[1].OUT_BEL[0]</td><td>DCM[0].DO[0]</td></tr>

<tr><td>CELL[1].OUT_BEL[1]</td><td>DCM[0].DO[1]</td></tr>

<tr><td>CELL[1].OUT_BEL[2]</td><td>DCM[0].DO[2]</td></tr>

<tr><td>CELL[1].OUT_BEL[3]</td><td>DCM[0].DO[3]</td></tr>

<tr><td>CELL[1].OUT_BEL[4]</td><td>DCM[0].DO[4]</td></tr>

<tr><td>CELL[1].OUT_BEL[5]</td><td>DCM[0].DO[5]</td></tr>

<tr><td>CELL[1].OUT_BEL[6]</td><td>DCM[0].DO[6]</td></tr>

<tr><td>CELL[1].OUT_BEL[7]</td><td>DCM[0].DO[7]</td></tr>

<tr><td>CELL[1].OUT_BEL[8]</td><td>DCM[0].DO[8]</td></tr>

<tr><td>CELL[1].OUT_BEL[9]</td><td>DCM[0].DO[9]</td></tr>

<tr><td>CELL[1].OUT_BEL[10]</td><td>DCM[0].DO[10]</td></tr>

<tr><td>CELL[1].OUT_BEL[11]</td><td>DCM[0].DO[11]</td></tr>

<tr><td>CELL[1].OUT_BEL[12]</td><td>DCM[0].DO[12]</td></tr>

<tr><td>CELL[1].OUT_BEL[13]</td><td>DCM[0].DO[13]</td></tr>

<tr><td>CELL[1].OUT_BEL[14]</td><td>DCM[0].DO[14]</td></tr>

<tr><td>CELL[1].OUT_BEL[15]</td><td>DCM[0].DO[15]</td></tr>

<tr><td>CELL[2].IMUX_CLK[0]</td><td>DCM[0].PSCLK</td></tr>

<tr><td>CELL[2].IMUX_IMUX[0]</td><td>DCM[0].CTLOSC2</td></tr>

<tr><td>CELL[2].IMUX_IMUX[1]</td><td>DCM[0].CTLOSC1</td></tr>

<tr><td>CELL[2].IMUX_IMUX[2]</td><td>DCM[0].CTLMODE</td></tr>

<tr><td>CELL[2].IMUX_IMUX[3]</td><td>DCM[0].CTLGO</td></tr>

<tr><td>CELL[2].IMUX_IMUX[4]</td><td>DCM[0].CTLSEL[0]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[5]</td><td>DCM[0].CTLSEL[1]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[6]</td><td>DCM[0].CTLSEL[2]</td></tr>

<tr><td>CELL[2].IMUX_IMUX[7]</td><td>DCM[0].FREEZEDFS</td></tr>

<tr><td>CELL[2].IMUX_IMUX[8]</td><td>DCM[0].FREEZEDLL</td></tr>

<tr><td>CELL[2].IMUX_IMUX[9]</td><td>DCM[0].PSEN</td></tr>

<tr><td>CELL[2].IMUX_IMUX[10]</td><td>DCM[0].PSINCDEC</td></tr>

<tr><td>CELL[2].OUT_BEL[0]</td><td>DCM[0].LOCKED</td></tr>

<tr><td>CELL[2].OUT_BEL[11]</td><td>DCM[0].PSDONE</td></tr>

<tr><td>CELL[3].IMUX_CLK[1]</td><td>PLL.SKEWSTB</td></tr>

<tr><td>CELL[3].IMUX_IMUX[2]</td><td>PLL.MANPULF</td></tr>

<tr><td>CELL[3].IMUX_IMUX[28]</td><td>PLL.SKEWRST</td></tr>

<tr><td>CELL[3].IMUX_IMUX[37]</td><td>PLL.MANPDLF</td></tr>

<tr><td>CELL[3].OUT_BEL[2]</td><td>PLL.TEST[6]</td></tr>

<tr><td>CELL[3].OUT_BEL[3]</td><td>PLL.TEST[5]</td></tr>

<tr><td>CELL[3].OUT_BEL[7]</td><td>PLL.TEST[7]</td></tr>

<tr><td>CELL[3].OUT_BEL[9]</td><td>PLL.TEST[1]</td></tr>

<tr><td>CELL[3].OUT_BEL[10]</td><td>PLL.TEST[17]</td></tr>

<tr><td>CELL[3].OUT_BEL[11]</td><td>PLL.TEST[10]</td></tr>

<tr><td>CELL[3].OUT_BEL[15]</td><td>PLL.TEST[8]</td></tr>

<tr><td>CELL[3].OUT_BEL[16]</td><td>PLL.TEST[4]</td></tr>

<tr><td>CELL[3].OUT_BEL[17]</td><td>PLL.TEST[9]</td></tr>

<tr><td>CELL[3].OUT_BEL[19]</td><td>PLL.TEST[0]</td></tr>

<tr><td>CELL[3].OUT_BEL[20]</td><td>PLL.TEST[3]</td></tr>

<tr><td>CELL[3].OUT_BEL[21]</td><td>PLL.LOCKED</td></tr>

<tr><td>CELL[3].OUT_BEL[23]</td><td>PLL.TEST[2]</td></tr>

<tr><td>CELL[4].IMUX_CTRL_SITE[0]</td><td>PLL.RST</td></tr>

<tr><td>CELL[4].IMUX_IMUX[0]</td><td>PLL.ENOUTSYNC</td></tr>

<tr><td>CELL[4].IMUX_IMUX[19]</td><td>PLL.REL</td></tr>

<tr><td>CELL[4].IMUX_IMUX[30]</td><td>PLL.CLKINSEL</td></tr>

<tr><td>CELL[4].IMUX_IMUX[35]</td><td>PLL.DADDR[4]</td></tr>

<tr><td>CELL[4].OUT_BEL[1]</td><td>PLL.TEST[14]</td></tr>

<tr><td>CELL[4].OUT_BEL[4]</td><td>PLL.TEST[13]</td></tr>

<tr><td>CELL[4].OUT_BEL[5]</td><td>PLL.TEST[15]</td></tr>

<tr><td>CELL[4].OUT_BEL[6]</td><td>PLL.TEST[23]</td></tr>

<tr><td>CELL[4].OUT_BEL[7]</td><td>PLL.TEST[24]</td></tr>

<tr><td>CELL[4].OUT_BEL[8]</td><td>PLL.TEST[11]</td></tr>

<tr><td>CELL[4].OUT_BEL[9]</td><td>PLL.TEST[18]</td></tr>

<tr><td>CELL[4].OUT_BEL[10]</td><td>PLL.TEST[21]</td></tr>

<tr><td>CELL[4].OUT_BEL[11]</td><td>PLL.TEST[26]</td></tr>

<tr><td>CELL[4].OUT_BEL[13]</td><td>PLL.TEST[16]</td></tr>

<tr><td>CELL[4].OUT_BEL[14]</td><td>PLL.TEST[22]</td></tr>

<tr><td>CELL[4].OUT_BEL[15]</td><td>PLL.TEST[25]</td></tr>

<tr><td>CELL[4].OUT_BEL[18]</td><td>PLL.TEST[12]</td></tr>

<tr><td>CELL[4].OUT_BEL[20]</td><td>PLL.TEST[20]</td></tr>

<tr><td>CELL[4].OUT_BEL[21]</td><td>PLL.TEST[27]</td></tr>

<tr><td>CELL[4].OUT_BEL[22]</td><td>PLL.LOCKED</td></tr>

<tr><td>CELL[4].OUT_BEL[23]</td><td>PLL.TEST[19]</td></tr>

<tr><td>CELL[5].IMUX_CLK[0]</td><td>PLL.DCLK</td></tr>

<tr><td>CELL[5].IMUX_IMUX[1]</td><td>PLL.DADDR[2]</td></tr>

<tr><td>CELL[5].IMUX_IMUX[4]</td><td>PLL.DI[15]</td></tr>

<tr><td>CELL[5].IMUX_IMUX[9]</td><td>PLL.DWE</td></tr>

<tr><td>CELL[5].IMUX_IMUX[12]</td><td>PLL.DADDR[3]</td></tr>

<tr><td>CELL[5].IMUX_IMUX[19]</td><td>PLL.CLKBRST</td></tr>

<tr><td>CELL[5].IMUX_IMUX[20]</td><td>PLL.DADDR[0]</td></tr>

<tr><td>CELL[5].IMUX_IMUX[28]</td><td>PLL.DI[13]</td></tr>

<tr><td>CELL[5].IMUX_IMUX[35]</td><td>PLL.DI[10]</td></tr>

<tr><td>CELL[5].IMUX_IMUX[37]</td><td>PLL.DADDR[1]</td></tr>

<tr><td>CELL[5].IMUX_IMUX[38]</td><td>PLL.DEN</td></tr>

<tr><td>CELL[5].IMUX_IMUX[41]</td><td>PLL.DI[11]</td></tr>

<tr><td>CELL[5].IMUX_IMUX[45]</td><td>PLL.DI[14]</td></tr>

<tr><td>CELL[5].IMUX_IMUX[46]</td><td>PLL.DI[12]</td></tr>

<tr><td>CELL[5].OUT_BEL[1]</td><td>PLL.TEST[31]</td></tr>

<tr><td>CELL[5].OUT_BEL[2]</td><td>PLL.DO[13]</td></tr>

<tr><td>CELL[5].OUT_BEL[4]</td><td>PLL.TEST[30]</td></tr>

<tr><td>CELL[5].OUT_BEL[5]</td><td>PLL.TEST[32]</td></tr>

<tr><td>CELL[5].OUT_BEL[7]</td><td>PLL.DO[12]</td></tr>

<tr><td>CELL[5].OUT_BEL[8]</td><td>PLL.TEST[28]</td></tr>

<tr><td>CELL[5].OUT_BEL[9]</td><td>PLL.DRDY</td></tr>

<tr><td>CELL[5].OUT_BEL[11]</td><td>PLL.DO[10]</td></tr>

<tr><td>CELL[5].OUT_BEL[13]</td><td>PLL.TEST[33]</td></tr>

<tr><td>CELL[5].OUT_BEL[14]</td><td>PLL.DO[14]</td></tr>

<tr><td>CELL[5].OUT_BEL[16]</td><td>PLL.DO[15]</td></tr>

<tr><td>CELL[5].OUT_BEL[17]</td><td>PLL.DO[11]</td></tr>

<tr><td>CELL[5].OUT_BEL[18]</td><td>PLL.TEST[29]</td></tr>

<tr><td>CELL[5].OUT_BEL[19]</td><td>PLL.TEST[34]</td></tr>

<tr><td>CELL[6].IMUX_IMUX[2]</td><td>PLL.DI[5]</td></tr>

<tr><td>CELL[6].IMUX_IMUX[3]</td><td>PLL.DI[2]</td></tr>

<tr><td>CELL[6].IMUX_IMUX[9]</td><td>PLL.DI[1]</td></tr>

<tr><td>CELL[6].IMUX_IMUX[12]</td><td>PLL.DI[9]</td></tr>

<tr><td>CELL[6].IMUX_IMUX[13]</td><td>PLL.DI[6]</td></tr>

<tr><td>CELL[6].IMUX_IMUX[15]</td><td>PLL.DI[0]</td></tr>

<tr><td>CELL[6].IMUX_IMUX[19]</td><td>PLL.DI[7]</td></tr>

<tr><td>CELL[6].IMUX_IMUX[20]</td><td>PLL.DI[4]</td></tr>

<tr><td>CELL[6].IMUX_IMUX[30]</td><td>PLL.DI[8]</td></tr>

<tr><td>CELL[6].IMUX_IMUX[44]</td><td>PLL.DI[3]</td></tr>

<tr><td>CELL[6].OUT_BEL[1]</td><td>PLL.DO[6]</td></tr>

<tr><td>CELL[6].OUT_BEL[3]</td><td>PLL.DO[0]</td></tr>

<tr><td>CELL[6].OUT_BEL[4]</td><td>PLL.DO[7]</td></tr>

<tr><td>CELL[6].OUT_BEL[6]</td><td>PLL.DO[1]</td></tr>

<tr><td>CELL[6].OUT_BEL[8]</td><td>PLL.DO[9]</td></tr>

<tr><td>CELL[6].OUT_BEL[13]</td><td>PLL.DO[5]</td></tr>

<tr><td>CELL[6].OUT_BEL[18]</td><td>PLL.DO[8]</td></tr>

<tr><td>CELL[6].OUT_BEL[19]</td><td>PLL.DO[4]</td></tr>

<tr><td>CELL[6].OUT_BEL[20]</td><td>PLL.DO[2]</td></tr>

<tr><td>CELL[6].OUT_BEL[23]</td><td>PLL.DO[3]</td></tr>

<tr><td>CELL[7].IMUX_CTRL_SITE[0]</td><td>DCM[1].SKEWRST</td></tr>

<tr><td>CELL[7].IMUX_IMUX[0]</td><td>DCM[1].SCANIN[0]</td></tr>

<tr><td>CELL[7].IMUX_IMUX[1]</td><td>DCM[1].SCANIN[1]</td></tr>

<tr><td>CELL[7].IMUX_IMUX[2]</td><td>DCM[1].SCANIN[2]</td></tr>

<tr><td>CELL[7].IMUX_IMUX[3]</td><td>DCM[1].SCANIN[3]</td></tr>

<tr><td>CELL[7].IMUX_IMUX[4]</td><td>DCM[1].SCANIN[4]</td></tr>

<tr><td>CELL[7].OUT_BEL[0]</td><td>DCM[1].DRDY</td></tr>

<tr><td>CELL[7].OUT_BEL[1]</td><td>DCM[1].SCANOUT[1]</td></tr>

<tr><td>CELL[7].OUT_BEL[2]</td><td>DCM[1].SCANOUT[0]</td></tr>

<tr><td>CELL[7].OUT_BEL[3]</td><td>DCM[1].SKEWOUT</td></tr>

<tr><td>CELL[8].IMUX_CLK[0]</td><td>DCM[1].DCLK</td></tr>

<tr><td>CELL[8].IMUX_CLK[1]</td><td>DCM[0].SKEWIN</td></tr>

<tr><td>CELL[8].IMUX_CTRL_SITE[0]</td><td>DCM[1].RST</td></tr>

<tr><td>CELL[8].IMUX_IMUX[0]</td><td>DCM[1].DI[0]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[1]</td><td>DCM[1].DI[1]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[2]</td><td>DCM[1].DI[2]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[3]</td><td>DCM[1].DI[3]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[4]</td><td>DCM[1].DI[4]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[5]</td><td>DCM[1].DI[5]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[6]</td><td>DCM[1].DI[6]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[7]</td><td>DCM[1].DI[7]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[8]</td><td>DCM[1].DI[8]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[9]</td><td>DCM[1].DI[9]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[10]</td><td>DCM[1].DI[10]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[11]</td><td>DCM[1].DI[11]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[12]</td><td>DCM[1].DI[12]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[13]</td><td>DCM[1].DI[13]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[14]</td><td>DCM[1].DI[14]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[15]</td><td>DCM[1].DI[15]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[16]</td><td>DCM[1].DADDR[0]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[17]</td><td>DCM[1].DADDR[1]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[18]</td><td>DCM[1].DADDR[2]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[19]</td><td>DCM[1].DADDR[3]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[20]</td><td>DCM[1].DADDR[4]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[21]</td><td>DCM[1].DADDR[5]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[22]</td><td>DCM[1].DADDR[6]</td></tr>

<tr><td>CELL[8].IMUX_IMUX[23]</td><td>DCM[1].DEN</td></tr>

<tr><td>CELL[8].IMUX_IMUX[24]</td><td>DCM[1].DWE</td></tr>

<tr><td>CELL[8].OUT_BEL[0]</td><td>DCM[1].DO[0]</td></tr>

<tr><td>CELL[8].OUT_BEL[1]</td><td>DCM[1].DO[1]</td></tr>

<tr><td>CELL[8].OUT_BEL[2]</td><td>DCM[1].DO[2]</td></tr>

<tr><td>CELL[8].OUT_BEL[3]</td><td>DCM[1].DO[3]</td></tr>

<tr><td>CELL[8].OUT_BEL[4]</td><td>DCM[1].DO[4]</td></tr>

<tr><td>CELL[8].OUT_BEL[5]</td><td>DCM[1].DO[5]</td></tr>

<tr><td>CELL[8].OUT_BEL[6]</td><td>DCM[1].DO[6]</td></tr>

<tr><td>CELL[8].OUT_BEL[7]</td><td>DCM[1].DO[7]</td></tr>

<tr><td>CELL[8].OUT_BEL[8]</td><td>DCM[1].DO[8]</td></tr>

<tr><td>CELL[8].OUT_BEL[9]</td><td>DCM[1].DO[9]</td></tr>

<tr><td>CELL[8].OUT_BEL[10]</td><td>DCM[1].DO[10]</td></tr>

<tr><td>CELL[8].OUT_BEL[11]</td><td>DCM[1].DO[11]</td></tr>

<tr><td>CELL[8].OUT_BEL[12]</td><td>DCM[1].DO[12]</td></tr>

<tr><td>CELL[8].OUT_BEL[13]</td><td>DCM[1].DO[13]</td></tr>

<tr><td>CELL[8].OUT_BEL[14]</td><td>DCM[1].DO[14]</td></tr>

<tr><td>CELL[8].OUT_BEL[15]</td><td>DCM[1].DO[15]</td></tr>

<tr><td>CELL[9].IMUX_CLK[0]</td><td>DCM[1].PSCLK</td></tr>

<tr><td>CELL[9].IMUX_IMUX[0]</td><td>DCM[1].CTLOSC2</td></tr>

<tr><td>CELL[9].IMUX_IMUX[1]</td><td>DCM[1].CTLOSC1</td></tr>

<tr><td>CELL[9].IMUX_IMUX[2]</td><td>DCM[1].CTLMODE</td></tr>

<tr><td>CELL[9].IMUX_IMUX[3]</td><td>DCM[1].CTLGO</td></tr>

<tr><td>CELL[9].IMUX_IMUX[4]</td><td>DCM[1].CTLSEL[0]</td></tr>

<tr><td>CELL[9].IMUX_IMUX[5]</td><td>DCM[1].CTLSEL[1]</td></tr>

<tr><td>CELL[9].IMUX_IMUX[6]</td><td>DCM[1].CTLSEL[2]</td></tr>

<tr><td>CELL[9].IMUX_IMUX[7]</td><td>DCM[1].FREEZEDFS</td></tr>

<tr><td>CELL[9].IMUX_IMUX[8]</td><td>DCM[1].FREEZEDLL</td></tr>

<tr><td>CELL[9].IMUX_IMUX[9]</td><td>DCM[1].PSEN</td></tr>

<tr><td>CELL[9].IMUX_IMUX[10]</td><td>DCM[1].PSINCDEC</td></tr>

<tr><td>CELL[9].OUT_BEL[0]</td><td>DCM[1].LOCKED</td></tr>

<tr><td>CELL[9].OUT_BEL[11]</td><td>DCM[1].PSDONE</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 CMT rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][63]" title="MAIN[0][28][63]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][14]">DCM[0]:  DRP[7] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-DFS_AVE_FREQ_SAMPLE_INTERVAL[1]">DCM[0]:  DFS_AVE_FREQ_SAMPLE_INTERVAL bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][63]" title="MAIN[0][29][63]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][15]">DCM[0]:  DRP[7] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-DFS_AVE_FREQ_SAMPLE_INTERVAL[2]">DCM[0]:  DFS_AVE_FREQ_SAMPLE_INTERVAL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][62]" title="MAIN[0][28][62]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][13]">DCM[0]:  DRP[7] bit 13</a>
<a href="#virtex5-CMT-DCM[0]-DFS_AVE_FREQ_SAMPLE_INTERVAL[0]">DCM[0]:  DFS_AVE_FREQ_SAMPLE_INTERVAL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][62]" title="MAIN[0][29][62]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][12]">DCM[0]:  DRP[7] bit 12</a>
<a href="#virtex5-CMT-DCM[0]-DFS_CUSTOM_FAST_SYNC[3]">DCM[0]:  DFS_CUSTOM_FAST_SYNC bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][61]" title="MAIN[0][28][61]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][10]">DCM[0]:  DRP[7] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-DFS_CUSTOM_FAST_SYNC[1]">DCM[0]:  DFS_CUSTOM_FAST_SYNC bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][61]" title="MAIN[0][29][61]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][11]">DCM[0]:  DRP[7] bit 11</a>
<a href="#virtex5-CMT-DCM[0]-DFS_CUSTOM_FAST_SYNC[2]">DCM[0]:  DFS_CUSTOM_FAST_SYNC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][60]" title="MAIN[0][28][60]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][9]">DCM[0]:  DRP[7] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-DFS_CUSTOM_FAST_SYNC[0]">DCM[0]:  DFS_CUSTOM_FAST_SYNC bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][60]" title="MAIN[0][29][60]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][8]">DCM[0]:  DRP[7] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-DCM_CLKDV_CLKFX_ALIGNMENT">DCM[0]:  DCM_CLKDV_CLKFX_ALIGNMENT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][59]" title="MAIN[0][28][59]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][6]">DCM[0]:  DRP[7] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-DFS_MPW_LOW">DCM[0]:  DFS_MPW_LOW</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][59]" title="MAIN[0][29][59]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][7]">DCM[0]:  DRP[7] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-DFS_MPW_HIGH">DCM[0]:  DFS_MPW_HIGH</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][58]" title="MAIN[0][28][58]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][5]">DCM[0]:  DRP[7] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-DCM_UNUSED_TAPS_POWERDOWN[0]">DCM[0]:  DCM_UNUSED_TAPS_POWERDOWN bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][58]" title="MAIN[0][29][58]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][4]">DCM[0]:  DRP[7] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DFS_EN_RELRST_B">DCM[0]: ! DFS_EN_RELRST_B</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][57]" title="MAIN[0][28][57]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][2]">DCM[0]:  DRP[7] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-OUT_CONCUR_ENABLE">DCM[0]:  OUT_CONCUR_ENABLE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][57]" title="MAIN[0][29][57]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][3]">DCM[0]:  DRP[7] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DFS_OUTPUT_PSDLY_ON_CONCUR">DCM[0]:  DFS_OUTPUT_PSDLY_ON_CONCUR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][56]" title="MAIN[0][28][56]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][1]">DCM[0]:  DRP[7] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-OUT_CLKFX180_ENABLE">DCM[0]:  OUT_CLKFX180_ENABLE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][56]" title="MAIN[0][29][56]">
<a href="#virtex5-CMT-DCM[0]-DRP[7][0]">DCM[0]:  DRP[7] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-OUT_CLKFX_ENABLE">DCM[0]:  OUT_CLKFX_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][55]" title="MAIN[0][28][55]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][14]">DCM[0]:  DRP[6] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][55]" title="MAIN[0][29][55]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][15]">DCM[0]:  DRP[6] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][54]" title="MAIN[0][28][54]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][13]">DCM[0]:  DRP[6] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][54]" title="MAIN[0][29][54]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][12]">DCM[0]:  DRP[6] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][53]" title="MAIN[0][28][53]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][10]">DCM[0]:  DRP[6] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][53]" title="MAIN[0][29][53]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][11]">DCM[0]:  DRP[6] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][52]" title="MAIN[0][28][52]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][9]">DCM[0]:  DRP[6] bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][52]" title="MAIN[0][29][52]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][8]">DCM[0]:  DRP[6] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][51]" title="MAIN[0][28][51]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][6]">DCM[0]:  DRP[6] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TWEAK[6]">DCM[0]:  DFS_TWEAK bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][51]" title="MAIN[0][29][51]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][7]">DCM[0]:  DRP[6] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TWEAK[7]">DCM[0]:  DFS_TWEAK bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][50]" title="MAIN[0][28][50]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][5]">DCM[0]:  DRP[6] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TWEAK[5]">DCM[0]:  DFS_TWEAK bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][50]" title="MAIN[0][29][50]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][4]">DCM[0]:  DRP[6] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TWEAK[4]">DCM[0]:  DFS_TWEAK bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][49]" title="MAIN[0][28][49]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][2]">DCM[0]:  DRP[6] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TWEAK[2]">DCM[0]:  DFS_TWEAK bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][49]" title="MAIN[0][29][49]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][3]">DCM[0]:  DRP[6] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TWEAK[3]">DCM[0]:  DFS_TWEAK bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][48]" title="MAIN[0][28][48]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][1]">DCM[0]:  DRP[6] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TWEAK[1]">DCM[0]:  DFS_TWEAK bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][48]" title="MAIN[0][29][48]">
<a href="#virtex5-CMT-DCM[0]-DRP[6][0]">DCM[0]:  DRP[6] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TWEAK[0]">DCM[0]:  DFS_TWEAK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][47]" title="MAIN[0][28][47]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][14]">DCM[0]:  DRP[5] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][47]" title="MAIN[0][29][47]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][15]">DCM[0]:  DRP[5] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][46]" title="MAIN[0][28][46]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][13]">DCM[0]:  DRP[5] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][46]" title="MAIN[0][29][46]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][12]">DCM[0]:  DRP[5] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][45]" title="MAIN[0][28][45]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][10]">DCM[0]:  DRP[5] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TAPTRIM[10]">DCM[0]:  DFS_TAPTRIM bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][45]" title="MAIN[0][29][45]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][11]">DCM[0]:  DRP[5] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][44]" title="MAIN[0][28][44]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][9]">DCM[0]:  DRP[5] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TAPTRIM[9]">DCM[0]:  DFS_TAPTRIM bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][44]" title="MAIN[0][29][44]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][8]">DCM[0]:  DRP[5] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TAPTRIM[8]">DCM[0]:  DFS_TAPTRIM bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][43]" title="MAIN[0][28][43]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][6]">DCM[0]:  DRP[5] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TAPTRIM[6]">DCM[0]:  DFS_TAPTRIM bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][43]" title="MAIN[0][29][43]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][7]">DCM[0]:  DRP[5] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TAPTRIM[7]">DCM[0]:  DFS_TAPTRIM bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][42]" title="MAIN[0][28][42]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][5]">DCM[0]:  DRP[5] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TAPTRIM[5]">DCM[0]:  DFS_TAPTRIM bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][42]" title="MAIN[0][29][42]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][4]">DCM[0]:  DRP[5] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TAPTRIM[4]">DCM[0]:  DFS_TAPTRIM bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][41]" title="MAIN[0][28][41]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][2]">DCM[0]:  DRP[5] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TAPTRIM[2]">DCM[0]:  DFS_TAPTRIM bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][41]" title="MAIN[0][29][41]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][3]">DCM[0]:  DRP[5] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TAPTRIM[3]">DCM[0]:  DFS_TAPTRIM bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][40]" title="MAIN[0][28][40]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][1]">DCM[0]:  DRP[5] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TAPTRIM[1]">DCM[0]:  DFS_TAPTRIM bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][40]" title="MAIN[0][29][40]">
<a href="#virtex5-CMT-DCM[0]-DRP[5][0]">DCM[0]:  DRP[5] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DFS_TAPTRIM[0]">DCM[0]:  DFS_TAPTRIM bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][39]" title="MAIN[0][28][39]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][14]">DCM[0]:  DRP[4] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-DFS_EN">DCM[0]:  DFS_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][39]" title="MAIN[0][29][39]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][15]">DCM[0]:  DRP[4] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-DFS_FAST_UPDATE">DCM[0]:  DFS_FAST_UPDATE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][38]" title="MAIN[0][28][38]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][13]">DCM[0]:  DRP[4] bit 13</a>
<a href="#virtex5-CMT-DCM[0]-DFS_SYNC_TO_DLL">DCM[0]:  DFS_SYNC_TO_DLL</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][38]" title="MAIN[0][29][38]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][12]">DCM[0]:  DRP[4] bit 12</a>
<a href="#virtex5-CMT-DCM[0]-DCM_CLKFB_IODLY_MUXINSEL[0]">DCM[0]:  DCM_CLKFB_IODLY_MUXINSEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][37]" title="MAIN[0][28][37]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][10]">DCM[0]:  DRP[4] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-CLKIN_DIVIDE_BY_2">DCM[0]:  CLKIN_DIVIDE_BY_2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][37]" title="MAIN[0][29][37]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][11]">DCM[0]:  DRP[4] bit 11</a>
<a href="#virtex5-CMT-DCM[0]-DCM_CLKIN_IODLY_MUXINSEL[0]">DCM[0]:  DCM_CLKIN_IODLY_MUXINSEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][36]" title="MAIN[0][28][36]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][9]">DCM[0]:  DRP[4] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-DCM_WAIT_PLL">DCM[0]:  DCM_WAIT_PLL</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][36]" title="MAIN[0][29][36]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][8]">DCM[0]:  DRP[4] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-DFS_SYNTH_CLOCK_SPEED[2]">DCM[0]:  DFS_SYNTH_CLOCK_SPEED bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][35]" title="MAIN[0][28][35]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][6]">DCM[0]:  DRP[4] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-DFS_SYNTH_CLOCK_SPEED[0]">DCM[0]:  DFS_SYNTH_CLOCK_SPEED bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][35]" title="MAIN[0][29][35]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][7]">DCM[0]:  DRP[4] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-DFS_SYNTH_CLOCK_SPEED[1]">DCM[0]:  DFS_SYNTH_CLOCK_SPEED bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][34]" title="MAIN[0][28][34]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][5]">DCM[0]:  DRP[4] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-DLL_SYNTH_CLOCK_SPEED[1]">DCM[0]:  DLL_SYNTH_CLOCK_SPEED bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][34]" title="MAIN[0][29][34]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][4]">DCM[0]:  DRP[4] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DLL_SYNTH_CLOCK_SPEED[0]">DCM[0]:  DLL_SYNTH_CLOCK_SPEED bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][33]" title="MAIN[0][28][33]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][2]">DCM[0]:  DRP[4] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-DCM_EXT_FB_EN">DCM[0]:  DCM_EXT_FB_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][33]" title="MAIN[0][29][33]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][3]">DCM[0]:  DRP[4] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DCM_USE_REG_READY">DCM[0]:  DCM_USE_REG_READY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][32]" title="MAIN[0][28][32]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][1]">DCM[0]:  DRP[4] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DCM_COM_PWC_FB_EN">DCM[0]:  DCM_COM_PWC_FB_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][32]" title="MAIN[0][29][32]">
<a href="#virtex5-CMT-DCM[0]-DRP[4][0]">DCM[0]:  DRP[4] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DCM_COM_PWC_REF_EN">DCM[0]:  DCM_COM_PWC_REF_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][31]" title="MAIN[0][28][31]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][14]">DCM[0]:  DRP[3] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-DCM_COM_PWC_FB_TAP[1]">DCM[0]:  DCM_COM_PWC_FB_TAP bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][31]" title="MAIN[0][29][31]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][15]">DCM[0]:  DRP[3] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-DCM_COM_PWC_FB_TAP[2]">DCM[0]:  DCM_COM_PWC_FB_TAP bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][30]" title="MAIN[0][28][30]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][13]">DCM[0]:  DRP[3] bit 13</a>
<a href="#virtex5-CMT-DCM[0]-DCM_COM_PWC_FB_TAP[0]">DCM[0]:  DCM_COM_PWC_FB_TAP bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][30]" title="MAIN[0][29][30]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][12]">DCM[0]:  DRP[3] bit 12</a>
<a href="#virtex5-CMT-DCM[0]-DCM_COM_PWC_REF_TAP[2]">DCM[0]:  DCM_COM_PWC_REF_TAP bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][29]" title="MAIN[0][28][29]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][10]">DCM[0]:  DRP[3] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-DCM_COM_PWC_REF_TAP[0]">DCM[0]:  DCM_COM_PWC_REF_TAP bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][29]" title="MAIN[0][29][29]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][11]">DCM[0]:  DRP[3] bit 11</a>
<a href="#virtex5-CMT-DCM[0]-DCM_COM_PWC_REF_TAP[1]">DCM[0]:  DCM_COM_PWC_REF_TAP bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][28]" title="MAIN[0][28][28]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][9]">DCM[0]:  DRP[3] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-DCM_PLL_RST_DCM">DCM[0]:  DCM_PLL_RST_DCM</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][28]" title="MAIN[0][29][28]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][8]">DCM[0]:  DRP[3] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][27]" title="MAIN[0][28][27]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][6]">DCM[0]:  DRP[3] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-DESKEW_ADJUST[3]">DCM[0]:  DESKEW_ADJUST bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][27]" title="MAIN[0][29][27]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][7]">DCM[0]:  DRP[3] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-DESKEW_ADJUST[4]">DCM[0]:  DESKEW_ADJUST bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][26]" title="MAIN[0][28][26]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][5]">DCM[0]:  DRP[3] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-DESKEW_ADJUST[2]">DCM[0]:  DESKEW_ADJUST bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][26]" title="MAIN[0][29][26]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][4]">DCM[0]:  DRP[3] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DESKEW_ADJUST[1]">DCM[0]:  DESKEW_ADJUST bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][25]" title="MAIN[0][28][25]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][2]">DCM[0]:  DRP[3] bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][25]" title="MAIN[0][29][25]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][3]">DCM[0]:  DRP[3] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DESKEW_ADJUST[0]">DCM[0]:  DESKEW_ADJUST bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][24]" title="MAIN[0][28][24]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][1]">DCM[0]:  DRP[3] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DCM_CLKIN_IODLY_MUXOUT_SEL[0]">DCM[0]:  DCM_CLKIN_IODLY_MUXOUT_SEL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][24]" title="MAIN[0][29][24]">
<a href="#virtex5-CMT-DCM[0]-DRP[3][0]">DCM[0]:  DRP[3] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DCM_CLKFB_IODLY_MUXOUT_SEL[0]">DCM[0]:  DCM_CLKFB_IODLY_MUXOUT_SEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][23]" title="MAIN[0][28][23]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][14]">DCM[0]:  DRP[2] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-DFS_PWRD_CLKIN_STOP_STICKY_B">DCM[0]: ! DFS_PWRD_CLKIN_STOP_STICKY_B</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][23]" title="MAIN[0][29][23]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][15]">DCM[0]:  DRP[2] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-DFS_PWRD_CLKIN_STOP_B">DCM[0]: ! DFS_PWRD_CLKIN_STOP_B</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][22]" title="MAIN[0][28][22]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][13]">DCM[0]:  DRP[2] bit 13</a>
<a href="#virtex5-CMT-DCM[0]-DFS_PWRD_REPLY_TIMES_OUT_B">DCM[0]: ! DFS_PWRD_REPLY_TIMES_OUT_B</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][22]" title="MAIN[0][29][22]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][12]">DCM[0]:  DRP[2] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][21]" title="MAIN[0][28][21]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][10]">DCM[0]:  DRP[2] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-DFS_HF_TRIM_CAL[1]">DCM[0]:  DFS_HF_TRIM_CAL bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][21]" title="MAIN[0][29][21]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][11]">DCM[0]:  DRP[2] bit 11</a>
<a href="#virtex5-CMT-DCM[0]-DFS_HF_TRIM_CAL[2]">DCM[0]:  DFS_HF_TRIM_CAL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][20]" title="MAIN[0][28][20]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][9]">DCM[0]:  DRP[2] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-DFS_HF_TRIM_CAL[0]">DCM[0]:  DFS_HF_TRIM_CAL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][20]" title="MAIN[0][29][20]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][8]">DCM[0]:  DRP[2] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-DFS_REF_ON_FX">DCM[0]:  DFS_REF_ON_FX</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][19]" title="MAIN[0][28][19]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][6]">DCM[0]:  DRP[2] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-DFS_JF_LOWER_LIMIT[3]">DCM[0]:  DFS_JF_LOWER_LIMIT bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][19]" title="MAIN[0][29][19]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][7]">DCM[0]:  DRP[2] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-DFS_OSC_ON_FX">DCM[0]:  DFS_OSC_ON_FX</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][18]" title="MAIN[0][28][18]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][5]">DCM[0]:  DRP[2] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-DFS_JF_LOWER_LIMIT[2]">DCM[0]:  DFS_JF_LOWER_LIMIT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][18]" title="MAIN[0][29][18]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][4]">DCM[0]:  DRP[2] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DFS_JF_LOWER_LIMIT[1]">DCM[0]:  DFS_JF_LOWER_LIMIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][17]" title="MAIN[0][28][17]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][2]">DCM[0]:  DRP[2] bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][17]" title="MAIN[0][29][17]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][3]">DCM[0]:  DRP[2] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DFS_JF_LOWER_LIMIT[0]">DCM[0]:  DFS_JF_LOWER_LIMIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][16]" title="MAIN[0][28][16]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][1]">DCM[0]:  DRP[2] bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][16]" title="MAIN[0][29][16]">
<a href="#virtex5-CMT-DCM[0]-DRP[2][0]">DCM[0]:  DRP[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][15]" title="MAIN[0][28][15]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][14]">DCM[0]:  DRP[1] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-DFS_HARDSYNC_B[0]">DCM[0]:  DFS_HARDSYNC_B bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][15]" title="MAIN[0][29][15]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][15]">DCM[0]:  DRP[1] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-DFS_HARDSYNC_B[1]">DCM[0]:  DFS_HARDSYNC_B bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][14]" title="MAIN[0][28][14]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][13]">DCM[0]:  DRP[1] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][14]" title="MAIN[0][29][14]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][12]">DCM[0]:  DRP[1] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][13]" title="MAIN[0][28][13]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][10]">DCM[0]:  DRP[1] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][13]" title="MAIN[0][29][13]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][11]">DCM[0]:  DRP[1] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][12]" title="MAIN[0][28][12]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][9]">DCM[0]:  DRP[1] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-DFS_EARLY_LOCK">DCM[0]:  DFS_EARLY_LOCK</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][12]" title="MAIN[0][29][12]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][8]">DCM[0]:  DRP[1] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-DFS_AVE_FREQ_GAIN[2]">DCM[0]:  DFS_AVE_FREQ_GAIN bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][11]" title="MAIN[0][28][11]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][6]">DCM[0]:  DRP[1] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-DFS_AVE_FREQ_GAIN[1]">DCM[0]:  DFS_AVE_FREQ_GAIN bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][11]" title="MAIN[0][29][11]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][7]">DCM[0]:  DRP[1] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-DFS_AVE_FREQ_GAIN[0]">DCM[0]:  DFS_AVE_FREQ_GAIN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][10]" title="MAIN[0][28][10]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][5]">DCM[0]:  DRP[1] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-DFS_SYNTH_FAST_SYNCH[1]">DCM[0]:  DFS_SYNTH_FAST_SYNCH bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][10]" title="MAIN[0][29][10]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][4]">DCM[0]:  DRP[1] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DFS_SYNTH_FAST_SYNCH[0]">DCM[0]:  DFS_SYNTH_FAST_SYNCH bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][9]" title="MAIN[0][28][9]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][2]">DCM[0]:  DRP[1] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-DFS_FREQUENCY_MODE[0]">DCM[0]:  DFS_FREQUENCY_MODE bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][9]" title="MAIN[0][29][9]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][3]">DCM[0]:  DRP[1] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DFS_CFG_BYPASS">DCM[0]:  DFS_CFG_BYPASS</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][8]" title="MAIN[0][28][8]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][1]">DCM[0]:  DRP[1] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DFS_OSCILLATOR_MODE[0]">DCM[0]:  DFS_OSCILLATOR_MODE bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][8]" title="MAIN[0][29][8]">
<a href="#virtex5-CMT-DCM[0]-DRP[1][0]">DCM[0]:  DRP[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][7]" title="MAIN[0][28][7]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][14]">DCM[0]:  DRP[0] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][7]" title="MAIN[0][29][7]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][15]">DCM[0]:  DRP[0] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][6]" title="MAIN[0][28][6]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][13]">DCM[0]:  DRP[0] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][6]" title="MAIN[0][29][6]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][12]">DCM[0]:  DRP[0] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][5]" title="MAIN[0][28][5]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][10]">DCM[0]:  DRP[0] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][5]" title="MAIN[0][29][5]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][11]">DCM[0]:  DRP[0] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][4]" title="MAIN[0][28][4]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][9]">DCM[0]:  DRP[0] bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][4]" title="MAIN[0][29][4]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][8]">DCM[0]:  DRP[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][3]" title="MAIN[0][28][3]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][6]">DCM[0]:  DRP[0] bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][3]" title="MAIN[0][29][3]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][7]">DCM[0]:  DRP[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][2]" title="MAIN[0][28][2]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][5]">DCM[0]:  DRP[0] bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][2]" title="MAIN[0][29][2]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][4]">DCM[0]:  DRP[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][1]" title="MAIN[0][28][1]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][2]">DCM[0]:  DRP[0] bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][1]" title="MAIN[0][29][1]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][3]">DCM[0]:  DRP[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[0][28][0]" title="MAIN[0][28][0]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][1]">DCM[0]:  DRP[0] bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[0][29][0]" title="MAIN[0][29][0]">
<a href="#virtex5-CMT-DCM[0]-DRP[0][0]">DCM[0]:  DRP[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][63]" title="MAIN[1][28][63]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][14]">DCM[0]:  DRP[15] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[14]">DCM[0]:  FACTORY_JF bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][63]" title="MAIN[1][29][63]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][15]">DCM[0]:  DRP[15] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[15]">DCM[0]:  FACTORY_JF bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][62]" title="MAIN[1][28][62]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][13]">DCM[0]:  DRP[15] bit 13</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[13]">DCM[0]:  FACTORY_JF bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][62]" title="MAIN[1][29][62]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][12]">DCM[0]:  DRP[15] bit 12</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[12]">DCM[0]:  FACTORY_JF bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][61]" title="MAIN[1][28][61]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][10]">DCM[0]:  DRP[15] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[10]">DCM[0]:  FACTORY_JF bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][61]" title="MAIN[1][29][61]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][11]">DCM[0]:  DRP[15] bit 11</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[11]">DCM[0]:  FACTORY_JF bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][60]" title="MAIN[1][28][60]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][9]">DCM[0]:  DRP[15] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[9]">DCM[0]:  FACTORY_JF bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][60]" title="MAIN[1][29][60]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][8]">DCM[0]:  DRP[15] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[8]">DCM[0]:  FACTORY_JF bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][59]" title="MAIN[1][28][59]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][6]">DCM[0]:  DRP[15] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[6]">DCM[0]:  FACTORY_JF bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][59]" title="MAIN[1][29][59]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][7]">DCM[0]:  DRP[15] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[7]">DCM[0]:  FACTORY_JF bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][58]" title="MAIN[1][28][58]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][5]">DCM[0]:  DRP[15] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[5]">DCM[0]:  FACTORY_JF bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][58]" title="MAIN[1][29][58]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][4]">DCM[0]:  DRP[15] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[4]">DCM[0]:  FACTORY_JF bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][57]" title="MAIN[1][28][57]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][2]">DCM[0]:  DRP[15] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[2]">DCM[0]:  FACTORY_JF bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][57]" title="MAIN[1][29][57]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][3]">DCM[0]:  DRP[15] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[3]">DCM[0]:  FACTORY_JF bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][56]" title="MAIN[1][28][56]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][1]">DCM[0]:  DRP[15] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[1]">DCM[0]:  FACTORY_JF bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][56]" title="MAIN[1][29][56]">
<a href="#virtex5-CMT-DCM[0]-DRP[15][0]">DCM[0]:  DRP[15] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-FACTORY_JF[0]">DCM[0]:  FACTORY_JF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][55]" title="MAIN[1][28][55]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][14]">DCM[0]:  DRP[14] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[6]">DCM[0]:  DLL_DESKEW_MAXTAP bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][55]" title="MAIN[1][29][55]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][15]">DCM[0]:  DRP[14] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[7]">DCM[0]:  DLL_DESKEW_MAXTAP bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][54]" title="MAIN[1][28][54]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][13]">DCM[0]:  DRP[14] bit 13</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[5]">DCM[0]:  DLL_DESKEW_MAXTAP bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][54]" title="MAIN[1][29][54]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][12]">DCM[0]:  DRP[14] bit 12</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[4]">DCM[0]:  DLL_DESKEW_MAXTAP bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][53]" title="MAIN[1][28][53]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][10]">DCM[0]:  DRP[14] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[2]">DCM[0]:  DLL_DESKEW_MAXTAP bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][53]" title="MAIN[1][29][53]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][11]">DCM[0]:  DRP[14] bit 11</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[3]">DCM[0]:  DLL_DESKEW_MAXTAP bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][52]" title="MAIN[1][28][52]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][9]">DCM[0]:  DRP[14] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[1]">DCM[0]:  DLL_DESKEW_MAXTAP bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][52]" title="MAIN[1][29][52]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][8]">DCM[0]:  DRP[14] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MAXTAP[0]">DCM[0]:  DLL_DESKEW_MAXTAP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][51]" title="MAIN[1][28][51]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][6]">DCM[0]:  DRP[14] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[6]">DCM[0]:  DLL_DESKEW_MINTAP bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][51]" title="MAIN[1][29][51]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][7]">DCM[0]:  DRP[14] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[7]">DCM[0]:  DLL_DESKEW_MINTAP bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][50]" title="MAIN[1][28][50]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][5]">DCM[0]:  DRP[14] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[5]">DCM[0]:  DLL_DESKEW_MINTAP bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][50]" title="MAIN[1][29][50]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][4]">DCM[0]:  DRP[14] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[4]">DCM[0]:  DLL_DESKEW_MINTAP bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][49]" title="MAIN[1][28][49]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][2]">DCM[0]:  DRP[14] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[2]">DCM[0]:  DLL_DESKEW_MINTAP bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][49]" title="MAIN[1][29][49]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][3]">DCM[0]:  DRP[14] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[3]">DCM[0]:  DLL_DESKEW_MINTAP bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][48]" title="MAIN[1][28][48]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][1]">DCM[0]:  DRP[14] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[1]">DCM[0]:  DLL_DESKEW_MINTAP bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][48]" title="MAIN[1][29][48]">
<a href="#virtex5-CMT-DCM[0]-DRP[14][0]">DCM[0]:  DRP[14] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_MINTAP[0]">DCM[0]:  DLL_DESKEW_MINTAP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][47]" title="MAIN[1][28][47]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][14]">DCM[0]:  DRP[13] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[6]">DCM[0]:  DLL_ZD1_TAP_INIT bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][47]" title="MAIN[1][29][47]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][15]">DCM[0]:  DRP[13] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[7]">DCM[0]:  DLL_ZD1_TAP_INIT bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][46]" title="MAIN[1][28][46]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][13]">DCM[0]:  DRP[13] bit 13</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[5]">DCM[0]:  DLL_ZD1_TAP_INIT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][46]" title="MAIN[1][29][46]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][12]">DCM[0]:  DRP[13] bit 12</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[4]">DCM[0]:  DLL_ZD1_TAP_INIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][45]" title="MAIN[1][28][45]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][10]">DCM[0]:  DRP[13] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[2]">DCM[0]:  DLL_ZD1_TAP_INIT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][45]" title="MAIN[1][29][45]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][11]">DCM[0]:  DRP[13] bit 11</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[3]">DCM[0]:  DLL_ZD1_TAP_INIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][44]" title="MAIN[1][28][44]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][9]">DCM[0]:  DRP[13] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[1]">DCM[0]:  DLL_ZD1_TAP_INIT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][44]" title="MAIN[1][29][44]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][8]">DCM[0]:  DRP[13] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_TAP_INIT[0]">DCM[0]:  DLL_ZD1_TAP_INIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][43]" title="MAIN[1][28][43]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][6]">DCM[0]:  DRP[13] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD2_TAP_INIT[6]">DCM[0]:  DLL_ZD2_TAP_INIT bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][43]" title="MAIN[1][29][43]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][7]">DCM[0]:  DRP[13] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][42]" title="MAIN[1][28][42]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][5]">DCM[0]:  DRP[13] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD2_TAP_INIT[5]">DCM[0]:  DLL_ZD2_TAP_INIT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][42]" title="MAIN[1][29][42]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][4]">DCM[0]:  DRP[13] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD2_TAP_INIT[4]">DCM[0]:  DLL_ZD2_TAP_INIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][41]" title="MAIN[1][28][41]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][2]">DCM[0]:  DRP[13] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD2_TAP_INIT[2]">DCM[0]:  DLL_ZD2_TAP_INIT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][41]" title="MAIN[1][29][41]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][3]">DCM[0]:  DRP[13] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD2_TAP_INIT[3]">DCM[0]:  DLL_ZD2_TAP_INIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][40]" title="MAIN[1][28][40]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][1]">DCM[0]:  DRP[13] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD2_TAP_INIT[1]">DCM[0]:  DLL_ZD2_TAP_INIT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][40]" title="MAIN[1][29][40]">
<a href="#virtex5-CMT-DCM[0]-DRP[13][0]">DCM[0]:  DRP[13] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD2_TAP_INIT[0]">DCM[0]:  DLL_ZD2_TAP_INIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][39]" title="MAIN[1][28][39]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][14]">DCM[0]:  DRP[12] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-DCM_UNUSED_TAPS_POWERDOWN[1]">DCM[0]:  DCM_UNUSED_TAPS_POWERDOWN bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][39]" title="MAIN[1][29][39]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][15]">DCM[0]:  DRP[12] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][38]" title="MAIN[1][28][38]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][13]">DCM[0]:  DRP[12] bit 13</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_JF_OVERFLOW_HOLD">DCM[0]:  DLL_ZD1_JF_OVERFLOW_HOLD</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][38]" title="MAIN[1][29][38]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][12]">DCM[0]:  DRP[12] bit 12</a>
<a href="#virtex5-CMT-DCM[0]-DCM_UNUSED_TAPS_POWERDOWN[3]">DCM[0]:  DCM_UNUSED_TAPS_POWERDOWN bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][37]" title="MAIN[1][28][37]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][10]">DCM[0]:  DRP[12] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DESKEW_LOCK_BY1">DCM[0]:  DLL_DESKEW_LOCK_BY1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][37]" title="MAIN[1][29][37]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][11]">DCM[0]:  DRP[12] bit 11</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD2_JF_OVERFLOW_HOLD">DCM[0]:  DLL_ZD2_JF_OVERFLOW_HOLD</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][36]" title="MAIN[1][28][36]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][9]">DCM[0]:  DRP[12] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-DLL_PERIOD_LOCK_BY1">DCM[0]:  DLL_PERIOD_LOCK_BY1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][36]" title="MAIN[1][29][36]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][8]">DCM[0]:  DRP[12] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_PHASE_SEL_INIT[1]">DCM[0]:  DLL_ZD1_PHASE_SEL_INIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][35]" title="MAIN[1][28][35]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][6]">DCM[0]:  DRP[12] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-DLL_PWRD_ON_SCANMODE_B">DCM[0]: ! DLL_PWRD_ON_SCANMODE_B</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][35]" title="MAIN[1][29][35]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][7]">DCM[0]:  DRP[12] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_PHASE_SEL_INIT[0]">DCM[0]:  DLL_ZD1_PHASE_SEL_INIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][34]" title="MAIN[1][28][34]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][5]">DCM[0]:  DRP[12] bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][34]" title="MAIN[1][29][34]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][4]">DCM[0]:  DRP[12] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DLL_TAPINIT_CTL[2]">DCM[0]:  DLL_TAPINIT_CTL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][33]" title="MAIN[1][28][33]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][2]">DCM[0]:  DRP[12] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-DLL_TAPINIT_CTL[0]">DCM[0]:  DLL_TAPINIT_CTL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][33]" title="MAIN[1][29][33]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][3]">DCM[0]:  DRP[12] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DLL_TAPINIT_CTL[1]">DCM[0]:  DLL_TAPINIT_CTL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][32]" title="MAIN[1][28][32]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][1]">DCM[0]:  DRP[12] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DCM_SCANMODE">DCM[0]:  DCM_SCANMODE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][32]" title="MAIN[1][29][32]">
<a href="#virtex5-CMT-DCM[0]-DRP[12][0]">DCM[0]:  DRP[12] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DCM_UNUSED_TAPS_POWERDOWN[2]">DCM[0]:  DCM_UNUSED_TAPS_POWERDOWN bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][31]" title="MAIN[1][28][31]">
<a href="#virtex5-CMT-DCM[0]-DRP[11][14]">DCM[0]:  DRP[11] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][31]" title="MAIN[1][29][31]">
<a href="#virtex5-CMT-DCM[0]-DRP[11][15]">DCM[0]:  DRP[11] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][30]" title="MAIN[1][28][30]">
<a href="#virtex5-CMT-DCM[0]-DRP[11][13]">DCM[0]:  DRP[11] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][30]" title="MAIN[1][29][30]">
<a href="#virtex5-CMT-DCM[0]-DRP[11][12]">DCM[0]:  DRP[11] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][29]" title="MAIN[1][28][29]">
<a href="#virtex5-CMT-DCM[0]-DRP[11][10]">DCM[0]:  DRP[11] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][29]" title="MAIN[1][29][29]">
<a href="#virtex5-CMT-DCM[0]-DRP[11][11]">DCM[0]:  DRP[11] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][28]" title="MAIN[1][28][28]">
<a href="#virtex5-CMT-DCM[0]-DRP[11][9]">DCM[0]:  DRP[11] bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][28]" title="MAIN[1][29][28]">
<a href="#virtex5-CMT-DCM[0]-DRP[11][8]">DCM[0]:  DRP[11] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][27]" title="MAIN[1][28][27]">
<a href="#virtex5-CMT-DCM[0]-inpinv-PSINCDEC">DCM[0]: invert PSINCDEC</a>
<a href="#virtex5-CMT-DCM[0]-DRP[11][6]">DCM[0]:  DRP[11] bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][27]" title="MAIN[1][29][27]">
<a href="#virtex5-CMT-DCM[0]-inpinv-PSEN">DCM[0]: invert PSEN</a>
<a href="#virtex5-CMT-DCM[0]-DRP[11][7]">DCM[0]:  DRP[11] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][26]" title="MAIN[1][28][26]">
<a href="#virtex5-CMT-DCM[0]-inpinv-RST">DCM[0]: invert RST</a>
<a href="#virtex5-CMT-DCM[0]-DRP[11][5]">DCM[0]:  DRP[11] bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][26]" title="MAIN[1][29][26]">
<a href="#virtex5-CMT-DCM[0]-DRP[11][4]">DCM[0]:  DRP[11] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LOCK_BY1">DCM[0]:  DLL_PHASE_SHIFT_LOCK_BY1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][25]" title="MAIN[1][28][25]">
<a href="#virtex5-CMT-DCM[0]-DRP[11][2]">DCM[0]:  DRP[11] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-PS_CENTERED">DCM[0]:  PS_CENTERED</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][25]" title="MAIN[1][29][25]">
<a href="#virtex5-CMT-DCM[0]-DRP[11][3]">DCM[0]:  DRP[11] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-PS_DIRECT">DCM[0]:  PS_DIRECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][24]" title="MAIN[1][28][24]">
<a href="#virtex5-CMT-DCM[0]-DRP[11][1]">DCM[0]:  DRP[11] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_CALIBRATION[1]">DCM[0]:  DLL_PHASE_SHIFT_CALIBRATION bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][24]" title="MAIN[1][29][24]">
<a href="#virtex5-CMT-DCM[0]-DRP[11][0]">DCM[0]:  DRP[11] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_CALIBRATION[0]">DCM[0]:  DLL_PHASE_SHIFT_CALIBRATION bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][23]" title="MAIN[1][28][23]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][14]">DCM[0]:  DRP[10] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][23]" title="MAIN[1][29][23]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][15]">DCM[0]:  DRP[10] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][22]" title="MAIN[1][28][22]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][13]">DCM[0]:  DRP[10] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][22]" title="MAIN[1][29][22]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][12]">DCM[0]:  DRP[10] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][21]" title="MAIN[1][28][21]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][10]">DCM[0]:  DRP[10] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][21]" title="MAIN[1][29][21]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][11]">DCM[0]:  DRP[10] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][20]" title="MAIN[1][28][20]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][9]">DCM[0]:  DRP[10] bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][20]" title="MAIN[1][29][20]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][8]">DCM[0]:  DRP[10] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][19]" title="MAIN[1][28][19]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][6]">DCM[0]:  DRP[10] bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][19]" title="MAIN[1][29][19]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][7]">DCM[0]:  DRP[10] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][18]" title="MAIN[1][28][18]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][5]">DCM[0]:  DRP[10] bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][18]" title="MAIN[1][29][18]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][4]">DCM[0]:  DRP[10] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][17]" title="MAIN[1][28][17]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][2]">DCM[0]:  DRP[10] bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][17]" title="MAIN[1][29][17]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][3]">DCM[0]:  DRP[10] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][16]" title="MAIN[1][28][16]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][1]">DCM[0]:  DRP[10] bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][16]" title="MAIN[1][29][16]">
<a href="#virtex5-CMT-DCM[0]-DRP[10][0]">DCM[0]:  DRP[10] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][15]" title="MAIN[1][28][15]">
<a href="#virtex5-CMT-DCM[0]-DRP[9][14]">DCM[0]:  DRP[9] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][15]" title="MAIN[1][29][15]">
<a href="#virtex5-CMT-DCM[0]-DRP[9][15]">DCM[0]:  DRP[9] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-DCM_REG_PWRD_CFG">DCM[0]:  DCM_REG_PWRD_CFG</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][14]" title="MAIN[1][28][14]">
<a href="#virtex5-CMT-DCM[0]-DRP[9][13]">DCM[0]:  DRP[9] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][14]" title="MAIN[1][29][14]">
<a href="#virtex5-CMT-DCM[0]-DRP[9][12]">DCM[0]:  DRP[9] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][13]" title="MAIN[1][28][13]">
<a href="#virtex5-CMT-DCM[0]-DRP[9][10]">DCM[0]:  DRP[9] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][13]" title="MAIN[1][29][13]">
<a href="#virtex5-CMT-DCM[0]-DRP[9][11]">DCM[0]:  DRP[9] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][12]" title="MAIN[1][28][12]">
<a href="#virtex5-CMT-DCM[0]-DRP[9][9]">DCM[0]:  DRP[9] bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][12]" title="MAIN[1][29][12]">
<a href="#virtex5-CMT-DCM[0]-DRP[9][8]">DCM[0]:  DRP[9] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][11]" title="MAIN[1][28][11]">
<a href="#virtex5-CMT-DCM[0]-DRP[9][6]">DCM[0]:  DRP[9] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-CLKIN_CLKFB_ENABLE">DCM[0]:  CLKIN_CLKFB_ENABLE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][11]" title="MAIN[1][29][11]">
<a href="#virtex5-CMT-DCM[0]-DRP[9][7]">DCM[0]:  DRP[9] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][10]" title="MAIN[1][28][10]">
<a href="#virtex5-CMT-DCM[0]-inpinv-SKEWRST">DCM[0]: invert SKEWRST</a>
<a href="#virtex5-CMT-DCM[0]-DRP[9][5]">DCM[0]:  DRP[9] bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][10]" title="MAIN[1][29][10]">
<a href="#virtex5-CMT-DCM[0]-inpinv-SKEWIN">DCM[0]: invert SKEWIN</a>
<a href="#virtex5-CMT-DCM[0]-DRP[9][4]">DCM[0]:  DRP[9] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][9]" title="MAIN[1][28][9]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[0]-2">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN2[0] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-DRP[9][2]">DCM[0]:  DRP[9] bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][9]" title="MAIN[1][29][9]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[0]-3">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN2[0] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DRP[9][3]">DCM[0]:  DRP[9] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][8]" title="MAIN[1][28][8]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[0]-1">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN2[0] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DRP[9][1]">DCM[0]:  DRP[9] bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][8]" title="MAIN[1][29][8]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[0]-0">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN2[0] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DRP[9][0]">DCM[0]:  DRP[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][7]" title="MAIN[1][28][7]">
<a href="#virtex5-CMT-DCM[0]-inpinv-SKEWCLKIN1">DCM[0]: invert SKEWCLKIN1</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][14]">DCM[0]:  DRP[8] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][7]" title="MAIN[1][29][7]">
<a href="#virtex5-CMT-DCM[0]-inpinv-SKEWCLKIN2">DCM[0]: invert SKEWCLKIN2</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][15]">DCM[0]:  DRP[8] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][6]" title="MAIN[1][28][6]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[0]-3">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN1[0] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][13]">DCM[0]:  DRP[8] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][6]" title="MAIN[1][29][6]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[0]-2">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN1[0] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][12]">DCM[0]:  DRP[8] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][5]" title="MAIN[1][28][5]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[0]-0">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN1[0] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][10]">DCM[0]:  DRP[8] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][5]" title="MAIN[1][29][5]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[0]-1">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN1[0] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][11]">DCM[0]:  DRP[8] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][4]" title="MAIN[1][28][4]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[0]-3">SPEC_INT: mux CELL[0].IMUX_DCM_CLKFB[0] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][9]">DCM[0]:  DRP[8] bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][4]" title="MAIN[1][29][4]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[0]-4">SPEC_INT: mux CELL[0].IMUX_DCM_CLKFB[0] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][8]">DCM[0]:  DRP[8] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][3]" title="MAIN[1][28][3]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[0]-2">SPEC_INT: mux CELL[0].IMUX_DCM_CLKFB[0] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][6]">DCM[0]:  DRP[8] bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][3]" title="MAIN[1][29][3]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[0]-1">SPEC_INT: mux CELL[0].IMUX_DCM_CLKFB[0] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][7]">DCM[0]:  DRP[8] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][2]" title="MAIN[1][28][2]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[0]-0">SPEC_INT: mux CELL[0].IMUX_DCM_CLKFB[0] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][5]">DCM[0]:  DRP[8] bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][2]" title="MAIN[1][29][2]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[0]-4">SPEC_INT: mux CELL[0].IMUX_DCM_CLKIN[0] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][4]">DCM[0]:  DRP[8] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][1]" title="MAIN[1][28][1]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[0]-3">SPEC_INT: mux CELL[0].IMUX_DCM_CLKIN[0] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][2]">DCM[0]:  DRP[8] bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][1]" title="MAIN[1][29][1]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[0]-2">SPEC_INT: mux CELL[0].IMUX_DCM_CLKIN[0] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][3]">DCM[0]:  DRP[8] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[1][28][0]" title="MAIN[1][28][0]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[0]-0">SPEC_INT: mux CELL[0].IMUX_DCM_CLKIN[0] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][1]">DCM[0]:  DRP[8] bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[1][29][0]" title="MAIN[1][29][0]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[0]-1">SPEC_INT: mux CELL[0].IMUX_DCM_CLKIN[0] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DRP[8][0]">DCM[0]:  DRP[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT rect MAIN[2]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][63]" title="MAIN[2][28][63]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][14]">DCM[0]:  DRP[23] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-DCM_COMMON_MSB_SEL[1]">DCM[0]:  DCM_COMMON_MSB_SEL bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][63]" title="MAIN[2][29][63]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][15]">DCM[0]:  DRP[23] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-DCM_VSPLY_VALID_ACC[1]">DCM[0]:  DCM_VSPLY_VALID_ACC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][62]" title="MAIN[2][28][62]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][13]">DCM[0]:  DRP[23] bit 13</a>
<a href="#virtex5-CMT-DCM[0]-DCM_COMMON_MSB_SEL[0]">DCM[0]:  DCM_COMMON_MSB_SEL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][62]" title="MAIN[2][29][62]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][12]">DCM[0]:  DRP[23] bit 12</a>
<a href="#virtex5-CMT-DCM[0]-DCM_VBG_PD[1]">DCM[0]:  DCM_VBG_PD bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][61]" title="MAIN[2][28][61]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][10]">DCM[0]:  DRP[23] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-DCM_POWERDOWN_COMMON_EN_B">DCM[0]: ! DCM_POWERDOWN_COMMON_EN_B</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][61]" title="MAIN[2][29][61]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][11]">DCM[0]:  DRP[23] bit 11</a>
<a href="#virtex5-CMT-DCM[0]-DCM_VBG_PD[0]">DCM[0]:  DCM_VBG_PD bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][60]" title="MAIN[2][28][60]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][9]">DCM[0]:  DRP[23] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD2_PWC_EN">DCM[0]:  DLL_ZD2_PWC_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][60]" title="MAIN[2][29][60]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][8]">DCM[0]:  DRP[23] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-DCM_VBG_SEL[3]">DCM[0]:  DCM_VBG_SEL bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][59]" title="MAIN[2][28][59]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][6]">DCM[0]:  DRP[23] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-DLL_PWRD_STICKY_B">DCM[0]: ! DLL_PWRD_STICKY_B</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][59]" title="MAIN[2][29][59]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][7]">DCM[0]:  DRP[23] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-DCM_VBG_SEL[2]">DCM[0]:  DCM_VBG_SEL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][58]" title="MAIN[2][28][58]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][5]">DCM[0]:  DRP[23] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ETPP_HOLD">DCM[0]:  DLL_ETPP_HOLD</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][58]" title="MAIN[2][29][58]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][4]">DCM[0]:  DRP[23] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DCM_VBG_SEL[1]">DCM[0]:  DCM_VBG_SEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][57]" title="MAIN[2][28][57]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][2]">DCM[0]:  DRP[23] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-STARTUP_WAIT">DCM[0]:  STARTUP_WAIT</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][57]" title="MAIN[2][29][57]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][3]">DCM[0]:  DRP[23] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DCM_VBG_SEL[0]">DCM[0]:  DCM_VBG_SEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][56]" title="MAIN[2][28][56]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][1]">DCM[0]:  DRP[23] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_PWC_EN">DCM[0]:  DLL_ZD1_PWC_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][56]" title="MAIN[2][29][56]">
<a href="#virtex5-CMT-DCM[0]-DRP[23][0]">DCM[0]:  DRP[23] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DCM_VSPLY_VALID_ACC[0]">DCM[0]:  DCM_VSPLY_VALID_ACC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][55]" title="MAIN[2][28][55]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][14]">DCM[0]:  DRP[22] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_PWC_TAP[2]">DCM[0]:  DLL_ZD1_PWC_TAP bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][55]" title="MAIN[2][29][55]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][15]">DCM[0]:  DRP[22] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-DCM_VREG_ENABLE">DCM[0]:  DCM_VREG_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][54]" title="MAIN[2][28][54]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][13]">DCM[0]:  DRP[22] bit 13</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_PWC_TAP[1]">DCM[0]:  DLL_ZD1_PWC_TAP bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][54]" title="MAIN[2][29][54]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][12]">DCM[0]:  DRP[22] bit 12</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_PWC_TAP[0]">DCM[0]:  DLL_ZD1_PWC_TAP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][53]" title="MAIN[2][28][53]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][10]">DCM[0]:  DRP[22] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD2_PWC_TAP[1]">DCM[0]:  DLL_ZD2_PWC_TAP bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][53]" title="MAIN[2][29][53]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][11]">DCM[0]:  DRP[22] bit 11</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD2_PWC_TAP[2]">DCM[0]:  DLL_ZD2_PWC_TAP bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][52]" title="MAIN[2][28][52]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][9]">DCM[0]:  DRP[22] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD2_PWC_TAP[0]">DCM[0]:  DLL_ZD2_PWC_TAP bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][52]" title="MAIN[2][29][52]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][8]">DCM[0]:  DRP[22] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[8]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][51]" title="MAIN[2][28][51]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][6]">DCM[0]:  DRP[22] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[6]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][51]" title="MAIN[2][29][51]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][7]">DCM[0]:  DRP[22] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[7]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][50]" title="MAIN[2][28][50]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][5]">DCM[0]:  DRP[22] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[5]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][50]" title="MAIN[2][29][50]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][4]">DCM[0]:  DRP[22] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[4]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][49]" title="MAIN[2][28][49]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][2]">DCM[0]:  DRP[22] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[2]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][49]" title="MAIN[2][29][49]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][3]">DCM[0]:  DRP[22] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[3]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][48]" title="MAIN[2][28][48]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][1]">DCM[0]:  DRP[22] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[1]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][48]" title="MAIN[2][29][48]">
<a href="#virtex5-CMT-DCM[0]-DRP[22][0]">DCM[0]:  DRP[22] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DLL_PHASE_SHIFT_LFC[0]">DCM[0]:  DLL_PHASE_SHIFT_LFC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][47]" title="MAIN[2][28][47]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][14]">DCM[0]:  DRP[21] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][47]" title="MAIN[2][29][47]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][15]">DCM[0]:  DRP[21] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][46]" title="MAIN[2][28][46]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][13]">DCM[0]:  DRP[21] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][46]" title="MAIN[2][29][46]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][12]">DCM[0]:  DRP[21] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][45]" title="MAIN[2][28][45]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][10]">DCM[0]:  DRP[21] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-PHASE_SHIFT_NEGATIVE">DCM[0]:  PHASE_SHIFT_NEGATIVE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][45]" title="MAIN[2][29][45]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][11]">DCM[0]:  DRP[21] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][44]" title="MAIN[2][28][44]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][9]">DCM[0]:  DRP[21] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-PHASE_SHIFT[9]">DCM[0]:  PHASE_SHIFT bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][44]" title="MAIN[2][29][44]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][8]">DCM[0]:  DRP[21] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-PHASE_SHIFT[8]">DCM[0]:  PHASE_SHIFT bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][43]" title="MAIN[2][28][43]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][6]">DCM[0]:  DRP[21] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-PHASE_SHIFT[6]">DCM[0]:  PHASE_SHIFT bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][43]" title="MAIN[2][29][43]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][7]">DCM[0]:  DRP[21] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-PHASE_SHIFT[7]">DCM[0]:  PHASE_SHIFT bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][42]" title="MAIN[2][28][42]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][5]">DCM[0]:  DRP[21] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-PHASE_SHIFT[5]">DCM[0]:  PHASE_SHIFT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][42]" title="MAIN[2][29][42]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][4]">DCM[0]:  DRP[21] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-PHASE_SHIFT[4]">DCM[0]:  PHASE_SHIFT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][41]" title="MAIN[2][28][41]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][2]">DCM[0]:  DRP[21] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-PHASE_SHIFT[2]">DCM[0]:  PHASE_SHIFT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][41]" title="MAIN[2][29][41]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][3]">DCM[0]:  DRP[21] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-PHASE_SHIFT[3]">DCM[0]:  PHASE_SHIFT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][40]" title="MAIN[2][28][40]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][1]">DCM[0]:  DRP[21] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-PHASE_SHIFT[1]">DCM[0]:  PHASE_SHIFT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][40]" title="MAIN[2][29][40]">
<a href="#virtex5-CMT-DCM[0]-DRP[21][0]">DCM[0]:  DRP[21] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-PHASE_SHIFT[0]">DCM[0]:  PHASE_SHIFT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][39]" title="MAIN[2][28][39]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][14]">DCM[0]:  DRP[20] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-DLL_TEST_MUX_SEL[0]">DCM[0]:  DLL_TEST_MUX_SEL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][39]" title="MAIN[2][29][39]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][15]">DCM[0]:  DRP[20] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-DLL_TEST_MUX_SEL[1]">DCM[0]:  DLL_TEST_MUX_SEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][38]" title="MAIN[2][28][38]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][13]">DCM[0]:  DRP[20] bit 13</a>
<a href="#virtex5-CMT-DCM[0]-DCM_TRIM_CAL[2]">DCM[0]:  DCM_TRIM_CAL bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][38]" title="MAIN[2][29][38]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][12]">DCM[0]:  DRP[20] bit 12</a>
<a href="#virtex5-CMT-DCM[0]-DCM_TRIM_CAL[1]">DCM[0]:  DCM_TRIM_CAL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][37]" title="MAIN[2][28][37]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][10]">DCM[0]:  DRP[20] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-OUT_CLKDV_ENABLE">DCM[0]:  OUT_CLKDV_ENABLE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][37]" title="MAIN[2][29][37]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][11]">DCM[0]:  DRP[20] bit 11</a>
<a href="#virtex5-CMT-DCM[0]-DCM_TRIM_CAL[0]">DCM[0]:  DCM_TRIM_CAL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][36]" title="MAIN[2][28][36]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][9]">DCM[0]:  DRP[20] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-OUT_CLK2X180_ENABLE">DCM[0]:  OUT_CLK2X180_ENABLE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][36]" title="MAIN[2][29][36]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][8]">DCM[0]:  DRP[20] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-OUT_CLK2X_ENABLE">DCM[0]:  OUT_CLK2X_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][35]" title="MAIN[2][28][35]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][6]">DCM[0]:  DRP[20] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-OUT_CLK180_ENABLE">DCM[0]:  OUT_CLK180_ENABLE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][35]" title="MAIN[2][29][35]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][7]">DCM[0]:  DRP[20] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-OUT_CLK270_ENABLE">DCM[0]:  OUT_CLK270_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][34]" title="MAIN[2][28][34]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][5]">DCM[0]:  DRP[20] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-OUT_CLK90_ENABLE">DCM[0]:  OUT_CLK90_ENABLE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][34]" title="MAIN[2][29][34]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][4]">DCM[0]:  DRP[20] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-OUT_CLK0_ENABLE">DCM[0]:  OUT_CLK0_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][33]" title="MAIN[2][28][33]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][2]">DCM[0]:  DRP[20] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-DCM_CLKLOST_EN">DCM[0]:  DCM_CLKLOST_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][33]" title="MAIN[2][29][33]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][3]">DCM[0]:  DRP[20] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DCM_LOCK_HIGH_B">DCM[0]: ! DCM_LOCK_HIGH_B</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][32]" title="MAIN[2][28][32]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][1]">DCM[0]:  DRP[20] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DLL_FDBKLOST_EN">DCM[0]:  DLL_FDBKLOST_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][32]" title="MAIN[2][29][32]">
<a href="#virtex5-CMT-DCM[0]-DRP[20][0]">DCM[0]:  DRP[20] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_MODE[0]">DCM[0]:  CLKDV_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][31]" title="MAIN[2][28][31]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][14]">DCM[0]:  DRP[19] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_PHASE_FALL[0]">DCM[0]:  CLKDV_PHASE_FALL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][31]" title="MAIN[2][29][31]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][15]">DCM[0]:  DRP[19] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_PHASE_FALL[1]">DCM[0]:  CLKDV_PHASE_FALL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][30]" title="MAIN[2][28][30]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][13]">DCM[0]:  DRP[19] bit 13</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_PHASE_RISE[1]">DCM[0]:  CLKDV_PHASE_RISE bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][30]" title="MAIN[2][29][30]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][12]">DCM[0]:  DRP[19] bit 12</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_PHASE_RISE[0]">DCM[0]:  CLKDV_PHASE_RISE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][29]" title="MAIN[2][28][29]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][10]">DCM[0]:  DRP[19] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL_2[2]">DCM[0]:  CLKDV_COUNT_FALL_2 bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][29]" title="MAIN[2][29][29]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][11]">DCM[0]:  DRP[19] bit 11</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL_2[3]">DCM[0]:  CLKDV_COUNT_FALL_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][28]" title="MAIN[2][28][28]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][9]">DCM[0]:  DRP[19] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL_2[1]">DCM[0]:  CLKDV_COUNT_FALL_2 bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][28]" title="MAIN[2][29][28]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][8]">DCM[0]:  DRP[19] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL_2[0]">DCM[0]:  CLKDV_COUNT_FALL_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][27]" title="MAIN[2][28][27]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][6]">DCM[0]:  DRP[19] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL[2]">DCM[0]:  CLKDV_COUNT_FALL bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][27]" title="MAIN[2][29][27]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][7]">DCM[0]:  DRP[19] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL[3]">DCM[0]:  CLKDV_COUNT_FALL bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][26]" title="MAIN[2][28][26]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][5]">DCM[0]:  DRP[19] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL[1]">DCM[0]:  CLKDV_COUNT_FALL bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][26]" title="MAIN[2][29][26]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][4]">DCM[0]:  DRP[19] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_COUNT_FALL[0]">DCM[0]:  CLKDV_COUNT_FALL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][25]" title="MAIN[2][28][25]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][2]">DCM[0]:  DRP[19] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_COUNT_MAX[2]">DCM[0]:  CLKDV_COUNT_MAX bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][25]" title="MAIN[2][29][25]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][3]">DCM[0]:  DRP[19] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_COUNT_MAX[3]">DCM[0]:  CLKDV_COUNT_MAX bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][24]" title="MAIN[2][28][24]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][1]">DCM[0]:  DRP[19] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_COUNT_MAX[1]">DCM[0]:  CLKDV_COUNT_MAX bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][24]" title="MAIN[2][29][24]">
<a href="#virtex5-CMT-DCM[0]-DRP[19][0]">DCM[0]:  DRP[19] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-CLKDV_COUNT_MAX[0]">DCM[0]:  CLKDV_COUNT_MAX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][23]" title="MAIN[2][28][23]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][14]">DCM[0]:  DRP[18] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DEAD_TIME[6]">DCM[0]:  DLL_DEAD_TIME bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][23]" title="MAIN[2][29][23]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][15]">DCM[0]:  DRP[18] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DEAD_TIME[7]">DCM[0]:  DLL_DEAD_TIME bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][22]" title="MAIN[2][28][22]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][13]">DCM[0]:  DRP[18] bit 13</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DEAD_TIME[5]">DCM[0]:  DLL_DEAD_TIME bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][22]" title="MAIN[2][29][22]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][12]">DCM[0]:  DRP[18] bit 12</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DEAD_TIME[4]">DCM[0]:  DLL_DEAD_TIME bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][21]" title="MAIN[2][28][21]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][10]">DCM[0]:  DRP[18] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DEAD_TIME[2]">DCM[0]:  DLL_DEAD_TIME bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][21]" title="MAIN[2][29][21]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][11]">DCM[0]:  DRP[18] bit 11</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DEAD_TIME[3]">DCM[0]:  DLL_DEAD_TIME bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][20]" title="MAIN[2][28][20]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][9]">DCM[0]:  DRP[18] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DEAD_TIME[1]">DCM[0]:  DLL_DEAD_TIME bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][20]" title="MAIN[2][29][20]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][8]">DCM[0]:  DRP[18] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-DLL_DEAD_TIME[0]">DCM[0]:  DLL_DEAD_TIME bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][19]" title="MAIN[2][28][19]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][6]">DCM[0]:  DRP[18] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-DLL_LIVE_TIME[6]">DCM[0]:  DLL_LIVE_TIME bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][19]" title="MAIN[2][29][19]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][7]">DCM[0]:  DRP[18] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-DLL_LIVE_TIME[7]">DCM[0]:  DLL_LIVE_TIME bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][18]" title="MAIN[2][28][18]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][5]">DCM[0]:  DRP[18] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-DLL_LIVE_TIME[5]">DCM[0]:  DLL_LIVE_TIME bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][18]" title="MAIN[2][29][18]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][4]">DCM[0]:  DRP[18] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-DLL_LIVE_TIME[4]">DCM[0]:  DLL_LIVE_TIME bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][17]" title="MAIN[2][28][17]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][2]">DCM[0]:  DRP[18] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-DLL_LIVE_TIME[2]">DCM[0]:  DLL_LIVE_TIME bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][17]" title="MAIN[2][29][17]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][3]">DCM[0]:  DRP[18] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DLL_LIVE_TIME[3]">DCM[0]:  DLL_LIVE_TIME bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][16]" title="MAIN[2][28][16]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][1]">DCM[0]:  DRP[18] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DLL_LIVE_TIME[1]">DCM[0]:  DLL_LIVE_TIME bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][16]" title="MAIN[2][29][16]">
<a href="#virtex5-CMT-DCM[0]-DRP[18][0]">DCM[0]:  DRP[18] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DLL_LIVE_TIME[0]">DCM[0]:  DLL_LIVE_TIME bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][15]" title="MAIN[2][28][15]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][14]">DCM[0]:  DRP[17] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[6]">DCM[0]:  DLL_SETTLE_TIME bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][15]" title="MAIN[2][29][15]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][15]">DCM[0]:  DRP[17] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[7]">DCM[0]:  DLL_SETTLE_TIME bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][14]" title="MAIN[2][28][14]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][13]">DCM[0]:  DRP[17] bit 13</a>
<a href="#virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[5]">DCM[0]:  DLL_SETTLE_TIME bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][14]" title="MAIN[2][29][14]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][12]">DCM[0]:  DRP[17] bit 12</a>
<a href="#virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[4]">DCM[0]:  DLL_SETTLE_TIME bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][13]" title="MAIN[2][28][13]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][10]">DCM[0]:  DRP[17] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[2]">DCM[0]:  DLL_SETTLE_TIME bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][13]" title="MAIN[2][29][13]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][11]">DCM[0]:  DRP[17] bit 11</a>
<a href="#virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[3]">DCM[0]:  DLL_SETTLE_TIME bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][12]" title="MAIN[2][28][12]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][9]">DCM[0]:  DRP[17] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[1]">DCM[0]:  DLL_SETTLE_TIME bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][12]" title="MAIN[2][29][12]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][8]">DCM[0]:  DRP[17] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-DLL_SETTLE_TIME[0]">DCM[0]:  DLL_SETTLE_TIME bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][11]" title="MAIN[2][28][11]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][6]">DCM[0]:  DRP[17] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD1_EN">DCM[0]:  DLL_ZD1_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][11]" title="MAIN[2][29][11]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][7]">DCM[0]:  DRP[17] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-PS_ENABLE">DCM[0]:  PS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][10]" title="MAIN[2][28][10]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][5]">DCM[0]:  DRP[17] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-DLL_ZD2_EN">DCM[0]:  DLL_ZD2_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][10]" title="MAIN[2][29][10]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][4]">DCM[0]:  DRP[17] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-PS_MODE[0]">DCM[0]:  PS_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][9]" title="MAIN[2][28][9]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][2]">DCM[0]:  DRP[17] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-DLL_FREQUENCY_MODE[0]">DCM[0]:  DLL_FREQUENCY_MODE bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][9]" title="MAIN[2][29][9]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][3]">DCM[0]:  DRP[17] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-DLL_FREQUENCY_MODE[1]">DCM[0]:  DLL_FREQUENCY_MODE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][8]" title="MAIN[2][28][8]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][1]">DCM[0]:  DRP[17] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-DLL_CLKIN_STOPPED_PWRD_EN_B">DCM[0]: ! DLL_CLKIN_STOPPED_PWRD_EN_B</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][8]" title="MAIN[2][29][8]">
<a href="#virtex5-CMT-DCM[0]-DRP[17][0]">DCM[0]:  DRP[17] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-DLL_CLKFB_STOPPED_PWRD_EN_B">DCM[0]: ! DLL_CLKFB_STOPPED_PWRD_EN_B</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][7]" title="MAIN[2][28][7]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][14]">DCM[0]:  DRP[16] bit 14</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[6]">DCM[0]:  CLKFX_MULTIPLY bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][7]" title="MAIN[2][29][7]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][15]">DCM[0]:  DRP[16] bit 15</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[7]">DCM[0]:  CLKFX_MULTIPLY bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][6]" title="MAIN[2][28][6]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][13]">DCM[0]:  DRP[16] bit 13</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[5]">DCM[0]:  CLKFX_MULTIPLY bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][6]" title="MAIN[2][29][6]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][12]">DCM[0]:  DRP[16] bit 12</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[4]">DCM[0]:  CLKFX_MULTIPLY bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][5]" title="MAIN[2][28][5]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][10]">DCM[0]:  DRP[16] bit 10</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[2]">DCM[0]:  CLKFX_MULTIPLY bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][5]" title="MAIN[2][29][5]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][11]">DCM[0]:  DRP[16] bit 11</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[3]">DCM[0]:  CLKFX_MULTIPLY bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][4]" title="MAIN[2][28][4]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][9]">DCM[0]:  DRP[16] bit 9</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[1]">DCM[0]:  CLKFX_MULTIPLY bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][4]" title="MAIN[2][29][4]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][8]">DCM[0]:  DRP[16] bit 8</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_MULTIPLY[0]">DCM[0]:  CLKFX_MULTIPLY bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][3]" title="MAIN[2][28][3]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][6]">DCM[0]:  DRP[16] bit 6</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_DIVIDE[6]">DCM[0]:  CLKFX_DIVIDE bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][3]" title="MAIN[2][29][3]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][7]">DCM[0]:  DRP[16] bit 7</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_DIVIDE[7]">DCM[0]:  CLKFX_DIVIDE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][2]" title="MAIN[2][28][2]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][5]">DCM[0]:  DRP[16] bit 5</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_DIVIDE[5]">DCM[0]:  CLKFX_DIVIDE bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][2]" title="MAIN[2][29][2]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][4]">DCM[0]:  DRP[16] bit 4</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_DIVIDE[4]">DCM[0]:  CLKFX_DIVIDE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][1]" title="MAIN[2][28][1]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][2]">DCM[0]:  DRP[16] bit 2</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_DIVIDE[2]">DCM[0]:  CLKFX_DIVIDE bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][1]" title="MAIN[2][29][1]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][3]">DCM[0]:  DRP[16] bit 3</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_DIVIDE[3]">DCM[0]:  CLKFX_DIVIDE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[2][28][0]" title="MAIN[2][28][0]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][1]">DCM[0]:  DRP[16] bit 1</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_DIVIDE[1]">DCM[0]:  CLKFX_DIVIDE bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[2][29][0]" title="MAIN[2][29][0]">
<a href="#virtex5-CMT-DCM[0]-DRP[16][0]">DCM[0]:  DRP[16] bit 0</a>
<a href="#virtex5-CMT-DCM[0]-CLKFX_DIVIDE[0]">DCM[0]:  CLKFX_DIVIDE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT rect MAIN[3]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][63]" title="MAIN[3][28][63]">
<a href="#virtex5-CMT-PLL-DRP[7][14]">PLL:  DRP[7] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_IN_DLY_MX_SEL[4]">PLL:  PLL_IN_DLY_MX_SEL bit 4</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][63]" title="MAIN[3][29][63]">
<a href="#virtex5-CMT-PLL-DRP[7][15]">PLL:  DRP[7] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][62]" title="MAIN[3][28][62]">
<a href="#virtex5-CMT-PLL-DRP[7][13]">PLL:  DRP[7] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_IN_DLY_MX_SEL[3]">PLL:  PLL_IN_DLY_MX_SEL bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][62]" title="MAIN[3][29][62]">
<a href="#virtex5-CMT-PLL-DRP[7][12]">PLL:  DRP[7] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_IN_DLY_MX_SEL[2]">PLL:  PLL_IN_DLY_MX_SEL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][61]" title="MAIN[3][28][61]">
<a href="#virtex5-CMT-PLL-DRP[7][10]">PLL:  DRP[7] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_IN_DLY_MX_SEL[0]">PLL:  PLL_IN_DLY_MX_SEL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][61]" title="MAIN[3][29][61]">
<a href="#virtex5-CMT-PLL-DRP[7][11]">PLL:  DRP[7] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_IN_DLY_MX_SEL[1]">PLL:  PLL_IN_DLY_MX_SEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][60]" title="MAIN[3][28][60]">
<a href="#virtex5-CMT-PLL-DRP[7][9]">PLL:  DRP[7] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_EN_DLY">PLL:  PLL_EN_DLY</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][60]" title="MAIN[3][29][60]">
<a href="#virtex5-CMT-PLL-DRP[7][8]">PLL:  DRP[7] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_IN_DLY_SET[8]">PLL:  PLL_IN_DLY_SET bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][59]" title="MAIN[3][28][59]">
<a href="#virtex5-CMT-PLL-DRP[7][6]">PLL:  DRP[7] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_IN_DLY_SET[6]">PLL:  PLL_IN_DLY_SET bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][59]" title="MAIN[3][29][59]">
<a href="#virtex5-CMT-PLL-DRP[7][7]">PLL:  DRP[7] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_IN_DLY_SET[7]">PLL:  PLL_IN_DLY_SET bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][58]" title="MAIN[3][28][58]">
<a href="#virtex5-CMT-PLL-DRP[7][5]">PLL:  DRP[7] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_IN_DLY_SET[5]">PLL:  PLL_IN_DLY_SET bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][58]" title="MAIN[3][29][58]">
<a href="#virtex5-CMT-PLL-DRP[7][4]">PLL:  DRP[7] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_IN_DLY_SET[4]">PLL:  PLL_IN_DLY_SET bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][57]" title="MAIN[3][28][57]">
<a href="#virtex5-CMT-PLL-DRP[7][2]">PLL:  DRP[7] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_IN_DLY_SET[2]">PLL:  PLL_IN_DLY_SET bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][57]" title="MAIN[3][29][57]">
<a href="#virtex5-CMT-PLL-DRP[7][3]">PLL:  DRP[7] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_IN_DLY_SET[3]">PLL:  PLL_IN_DLY_SET bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][56]" title="MAIN[3][28][56]">
<a href="#virtex5-CMT-PLL-DRP[7][1]">PLL:  DRP[7] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_IN_DLY_SET[1]">PLL:  PLL_IN_DLY_SET bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][56]" title="MAIN[3][29][56]">
<a href="#virtex5-CMT-PLL-DRP[7][0]">PLL:  DRP[7] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_IN_DLY_SET[0]">PLL:  PLL_IN_DLY_SET bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][55]" title="MAIN[3][28][55]">
<a href="#virtex5-CMT-PLL-DRP[6][14]">PLL:  DRP[6] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][55]" title="MAIN[3][29][55]">
<a href="#virtex5-CMT-PLL-DRP[6][15]">PLL:  DRP[6] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][54]" title="MAIN[3][28][54]">
<a href="#virtex5-CMT-PLL-DRP[6][13]">PLL:  DRP[6] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_EDGE">PLL:  PLL_DIVCLK_EDGE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][54]" title="MAIN[3][29][54]">
<a href="#virtex5-CMT-PLL-DRP[6][12]">PLL:  DRP[6] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_NOCOUNT">PLL:  PLL_DIVCLK_NOCOUNT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][53]" title="MAIN[3][28][53]">
<a href="#virtex5-CMT-PLL-DRP[6][10]">PLL:  DRP[6] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_HT[4]">PLL:  PLL_DIVCLK_HT bit 4</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][53]" title="MAIN[3][29][53]">
<a href="#virtex5-CMT-PLL-DRP[6][11]">PLL:  DRP[6] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_HT[5]">PLL:  PLL_DIVCLK_HT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][52]" title="MAIN[3][28][52]">
<a href="#virtex5-CMT-PLL-DRP[6][9]">PLL:  DRP[6] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_HT[3]">PLL:  PLL_DIVCLK_HT bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][52]" title="MAIN[3][29][52]">
<a href="#virtex5-CMT-PLL-DRP[6][8]">PLL:  DRP[6] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_HT[2]">PLL:  PLL_DIVCLK_HT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][51]" title="MAIN[3][28][51]">
<a href="#virtex5-CMT-PLL-DRP[6][6]">PLL:  DRP[6] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_HT[0]">PLL:  PLL_DIVCLK_HT bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][51]" title="MAIN[3][29][51]">
<a href="#virtex5-CMT-PLL-DRP[6][7]">PLL:  DRP[6] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_HT[1]">PLL:  PLL_DIVCLK_HT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][50]" title="MAIN[3][28][50]">
<a href="#virtex5-CMT-PLL-DRP[6][5]">PLL:  DRP[6] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_LT[5]">PLL:  PLL_DIVCLK_LT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][50]" title="MAIN[3][29][50]">
<a href="#virtex5-CMT-PLL-DRP[6][4]">PLL:  DRP[6] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_LT[4]">PLL:  PLL_DIVCLK_LT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][49]" title="MAIN[3][28][49]">
<a href="#virtex5-CMT-PLL-DRP[6][2]">PLL:  DRP[6] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_LT[2]">PLL:  PLL_DIVCLK_LT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][49]" title="MAIN[3][29][49]">
<a href="#virtex5-CMT-PLL-DRP[6][3]">PLL:  DRP[6] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_LT[3]">PLL:  PLL_DIVCLK_LT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][48]" title="MAIN[3][28][48]">
<a href="#virtex5-CMT-PLL-DRP[6][1]">PLL:  DRP[6] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_LT[1]">PLL:  PLL_DIVCLK_LT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][48]" title="MAIN[3][29][48]">
<a href="#virtex5-CMT-PLL-DRP[6][0]">PLL:  DRP[6] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_LT[0]">PLL:  PLL_DIVCLK_LT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][47]" title="MAIN[3][28][47]">
<a href="#virtex5-CMT-PLL-DRP[5][14]">PLL:  DRP[5] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[14]">PLL:  PLL_EN_CNTRL bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][47]" title="MAIN[3][29][47]">
<a href="#virtex5-CMT-PLL-DRP[5][15]">PLL:  DRP[5] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[15]">PLL:  PLL_EN_CNTRL bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][46]" title="MAIN[3][28][46]">
<a href="#virtex5-CMT-PLL-DRP[5][13]">PLL:  DRP[5] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[13]">PLL:  PLL_EN_CNTRL bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][46]" title="MAIN[3][29][46]">
<a href="#virtex5-CMT-PLL-DRP[5][12]">PLL:  DRP[5] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[12]">PLL:  PLL_EN_CNTRL bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][45]" title="MAIN[3][28][45]">
<a href="#virtex5-CMT-PLL-DRP[5][10]">PLL:  DRP[5] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[10]">PLL:  PLL_EN_CNTRL bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][45]" title="MAIN[3][29][45]">
<a href="#virtex5-CMT-PLL-DRP[5][11]">PLL:  DRP[5] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[11]">PLL:  PLL_EN_CNTRL bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][44]" title="MAIN[3][28][44]">
<a href="#virtex5-CMT-PLL-DRP[5][9]">PLL:  DRP[5] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[9]">PLL:  PLL_EN_CNTRL bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][44]" title="MAIN[3][29][44]">
<a href="#virtex5-CMT-PLL-DRP[5][8]">PLL:  DRP[5] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[8]">PLL:  PLL_EN_CNTRL bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][43]" title="MAIN[3][28][43]">
<a href="#virtex5-CMT-PLL-DRP[5][6]">PLL:  DRP[5] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[6]">PLL:  PLL_EN_CNTRL bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][43]" title="MAIN[3][29][43]">
<a href="#virtex5-CMT-PLL-DRP[5][7]">PLL:  DRP[5] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[7]">PLL:  PLL_EN_CNTRL bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][42]" title="MAIN[3][28][42]">
<a href="#virtex5-CMT-PLL-DRP[5][5]">PLL:  DRP[5] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[5]">PLL:  PLL_EN_CNTRL bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][42]" title="MAIN[3][29][42]">
<a href="#virtex5-CMT-PLL-DRP[5][4]">PLL:  DRP[5] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[4]">PLL:  PLL_EN_CNTRL bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][41]" title="MAIN[3][28][41]">
<a href="#virtex5-CMT-PLL-DRP[5][2]">PLL:  DRP[5] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[2]">PLL:  PLL_EN_CNTRL bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][41]" title="MAIN[3][29][41]">
<a href="#virtex5-CMT-PLL-DRP[5][3]">PLL:  DRP[5] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[3]">PLL:  PLL_EN_CNTRL bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][40]" title="MAIN[3][28][40]">
<a href="#virtex5-CMT-PLL-DRP[5][1]">PLL:  DRP[5] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[1]">PLL:  PLL_EN_CNTRL bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][40]" title="MAIN[3][29][40]">
<a href="#virtex5-CMT-PLL-DRP[5][0]">PLL:  DRP[5] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[0]">PLL:  PLL_EN_CNTRL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][39]" title="MAIN[3][28][39]">
<a href="#virtex5-CMT-PLL-DRP[4][14]">PLL:  DRP[4] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_EN_TCLK4">PLL:  PLL_EN_TCLK4</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][39]" title="MAIN[3][29][39]">
<a href="#virtex5-CMT-PLL-DRP[4][15]">PLL:  DRP[4] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_TCK4_SEL[0]">PLL: ! PLL_TCK4_SEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][38]" title="MAIN[3][28][38]">
<a href="#virtex5-CMT-PLL-DRP[4][13]">PLL:  DRP[4] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_EN_TCLK3">PLL:  PLL_EN_TCLK3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][38]" title="MAIN[3][29][38]">
<a href="#virtex5-CMT-PLL-DRP[4][12]">PLL:  DRP[4] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_EN_TCLK2">PLL:  PLL_EN_TCLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][37]" title="MAIN[3][28][37]">
<a href="#virtex5-CMT-PLL-DRP[4][10]">PLL:  DRP[4] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_EN_TCLK0">PLL:  PLL_EN_TCLK0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][37]" title="MAIN[3][29][37]">
<a href="#virtex5-CMT-PLL-DRP[4][11]">PLL:  DRP[4] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_EN_TCLK1">PLL:  PLL_EN_TCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][36]" title="MAIN[3][28][36]">
<a href="#virtex5-CMT-PLL-DRP[4][9]">PLL:  DRP[4] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_INTFB[1]">PLL:  PLL_INTFB bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][36]" title="MAIN[3][29][36]">
<a href="#virtex5-CMT-PLL-DRP[4][8]">PLL:  DRP[4] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_INTFB[0]">PLL:  PLL_INTFB bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][35]" title="MAIN[3][28][35]">
<a href="#virtex5-CMT-PLL-DRP[4][6]">PLL:  DRP[4] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_FLOCK[4]">PLL:  PLL_FLOCK bit 4</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][35]" title="MAIN[3][29][35]">
<a href="#virtex5-CMT-PLL-DRP[4][7]">PLL:  DRP[4] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_FLOCK[5]">PLL:  PLL_FLOCK bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][34]" title="MAIN[3][28][34]">
<a href="#virtex5-CMT-PLL-DRP[4][5]">PLL:  DRP[4] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_FLOCK[3]">PLL:  PLL_FLOCK bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][34]" title="MAIN[3][29][34]">
<a href="#virtex5-CMT-PLL-DRP[4][4]">PLL:  DRP[4] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_FLOCK[2]">PLL:  PLL_FLOCK bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][33]" title="MAIN[3][28][33]">
<a href="#virtex5-CMT-PLL-DRP[4][2]">PLL:  DRP[4] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_FLOCK[0]">PLL:  PLL_FLOCK bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][33]" title="MAIN[3][29][33]">
<a href="#virtex5-CMT-PLL-DRP[4][3]">PLL:  DRP[4] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_FLOCK[1]">PLL:  PLL_FLOCK bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][32]" title="MAIN[3][28][32]">
<a href="#virtex5-CMT-PLL-DRP[4][1]">PLL:  DRP[4] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_UNLOCK_CNT_RST_FAST">PLL:  PLL_UNLOCK_CNT_RST_FAST</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][32]" title="MAIN[3][29][32]">
<a href="#virtex5-CMT-PLL-DRP[4][0]">PLL:  DRP[4] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_CNT_RST_FAST">PLL:  PLL_LOCK_CNT_RST_FAST</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][31]" title="MAIN[3][28][31]">
<a href="#virtex5-CMT-PLL-DRP[3][14]">PLL:  DRP[3] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_UNLOCK_CNT[2]">PLL:  PLL_UNLOCK_CNT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][31]" title="MAIN[3][29][31]">
<a href="#virtex5-CMT-PLL-DRP[3][15]">PLL:  DRP[3] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_UNLOCK_CNT[3]">PLL:  PLL_UNLOCK_CNT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][30]" title="MAIN[3][28][30]">
<a href="#virtex5-CMT-PLL-DRP[3][13]">PLL:  DRP[3] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_UNLOCK_CNT[1]">PLL:  PLL_UNLOCK_CNT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][30]" title="MAIN[3][29][30]">
<a href="#virtex5-CMT-PLL-DRP[3][12]">PLL:  DRP[3] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_UNLOCK_CNT[0]">PLL:  PLL_UNLOCK_CNT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][29]" title="MAIN[3][28][29]">
<a href="#virtex5-CMT-PLL-DRP[3][10]">PLL:  DRP[3] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_INC_SLOCK">PLL:  PLL_INC_SLOCK</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][29]" title="MAIN[3][29][29]">
<a href="#virtex5-CMT-PLL-DRP[3][11]">PLL:  DRP[3] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_INC_FLOCK">PLL:  PLL_INC_FLOCK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][28]" title="MAIN[3][28][28]">
<a href="#virtex5-CMT-PLL-DRP[3][9]">PLL:  DRP[3] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_FB_P2[4]">PLL:  PLL_LOCK_FB_P2 bit 4</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][28]" title="MAIN[3][29][28]">
<a href="#virtex5-CMT-PLL-DRP[3][8]">PLL:  DRP[3] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_FB_P2[3]">PLL:  PLL_LOCK_FB_P2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][27]" title="MAIN[3][28][27]">
<a href="#virtex5-CMT-PLL-DRP[3][6]">PLL:  DRP[3] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_FB_P2[1]">PLL:  PLL_LOCK_FB_P2 bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][27]" title="MAIN[3][29][27]">
<a href="#virtex5-CMT-PLL-DRP[3][7]">PLL:  DRP[3] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_FB_P2[2]">PLL:  PLL_LOCK_FB_P2 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][26]" title="MAIN[3][28][26]">
<a href="#virtex5-CMT-PLL-DRP[3][5]">PLL:  DRP[3] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_FB_P2[0]">PLL:  PLL_LOCK_FB_P2 bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][26]" title="MAIN[3][29][26]">
<a href="#virtex5-CMT-PLL-DRP[3][4]">PLL:  DRP[3] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_FB_P1[4]">PLL:  PLL_LOCK_FB_P1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][25]" title="MAIN[3][28][25]">
<a href="#virtex5-CMT-PLL-DRP[3][2]">PLL:  DRP[3] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_FB_P1[2]">PLL:  PLL_LOCK_FB_P1 bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][25]" title="MAIN[3][29][25]">
<a href="#virtex5-CMT-PLL-DRP[3][3]">PLL:  DRP[3] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_FB_P1[3]">PLL:  PLL_LOCK_FB_P1 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][24]" title="MAIN[3][28][24]">
<a href="#virtex5-CMT-PLL-DRP[3][1]">PLL:  DRP[3] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_FB_P1[1]">PLL:  PLL_LOCK_FB_P1 bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][24]" title="MAIN[3][29][24]">
<a href="#virtex5-CMT-PLL-DRP[3][0]">PLL:  DRP[3] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_FB_P1[0]">PLL:  PLL_LOCK_FB_P1 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][23]" title="MAIN[3][28][23]">
<a href="#virtex5-CMT-PLL-DRP[2][14]">PLL:  DRP[2] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_REF_P2[3]">PLL:  PLL_LOCK_REF_P2 bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][23]" title="MAIN[3][29][23]">
<a href="#virtex5-CMT-PLL-DRP[2][15]">PLL:  DRP[2] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_REF_P2[4]">PLL:  PLL_LOCK_REF_P2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][22]" title="MAIN[3][28][22]">
<a href="#virtex5-CMT-PLL-DRP[2][13]">PLL:  DRP[2] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_REF_P2[2]">PLL:  PLL_LOCK_REF_P2 bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][22]" title="MAIN[3][29][22]">
<a href="#virtex5-CMT-PLL-DRP[2][12]">PLL:  DRP[2] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_REF_P2[1]">PLL:  PLL_LOCK_REF_P2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][21]" title="MAIN[3][28][21]">
<a href="#virtex5-CMT-PLL-DRP[2][10]">PLL:  DRP[2] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_REF_P1[4]">PLL:  PLL_LOCK_REF_P1 bit 4</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][21]" title="MAIN[3][29][21]">
<a href="#virtex5-CMT-PLL-DRP[2][11]">PLL:  DRP[2] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_REF_P2[0]">PLL:  PLL_LOCK_REF_P2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][20]" title="MAIN[3][28][20]">
<a href="#virtex5-CMT-PLL-DRP[2][9]">PLL:  DRP[2] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_REF_P1[3]">PLL:  PLL_LOCK_REF_P1 bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][20]" title="MAIN[3][29][20]">
<a href="#virtex5-CMT-PLL-DRP[2][8]">PLL:  DRP[2] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_REF_P1[2]">PLL:  PLL_LOCK_REF_P1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][19]" title="MAIN[3][28][19]">
<a href="#virtex5-CMT-PLL-DRP[2][6]">PLL:  DRP[2] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_REF_P1[0]">PLL:  PLL_LOCK_REF_P1 bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][19]" title="MAIN[3][29][19]">
<a href="#virtex5-CMT-PLL-DRP[2][7]">PLL:  DRP[2] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_REF_P1[1]">PLL:  PLL_LOCK_REF_P1 bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][18]" title="MAIN[3][28][18]">
<a href="#virtex5-CMT-PLL-DRP[2][5]">PLL:  DRP[2] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_CNT[5]">PLL:  PLL_LOCK_CNT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][18]" title="MAIN[3][29][18]">
<a href="#virtex5-CMT-PLL-DRP[2][4]">PLL:  DRP[2] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_CNT[4]">PLL:  PLL_LOCK_CNT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][17]" title="MAIN[3][28][17]">
<a href="#virtex5-CMT-PLL-DRP[2][2]">PLL:  DRP[2] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_CNT[2]">PLL:  PLL_LOCK_CNT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][17]" title="MAIN[3][29][17]">
<a href="#virtex5-CMT-PLL-DRP[2][3]">PLL:  DRP[2] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_CNT[3]">PLL:  PLL_LOCK_CNT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][16]" title="MAIN[3][28][16]">
<a href="#virtex5-CMT-PLL-DRP[2][1]">PLL:  DRP[2] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_CNT[1]">PLL:  PLL_LOCK_CNT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][16]" title="MAIN[3][29][16]">
<a href="#virtex5-CMT-PLL-DRP[2][0]">PLL:  DRP[2] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_LOCK_CNT[0]">PLL:  PLL_LOCK_CNT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][15]" title="MAIN[3][28][15]">
<a href="#virtex5-CMT-PLL-DRP[1][14]">PLL:  DRP[1] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][15]" title="MAIN[3][29][15]">
<a href="#virtex5-CMT-PLL-DRP[1][15]">PLL:  DRP[1] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_PWRD_CFG">PLL:  PLL_PWRD_CFG</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][14]" title="MAIN[3][28][14]">
<a href="#virtex5-CMT-PLL-DRP[1][13]">PLL:  DRP[1] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_PFD_CNTRL[3]">PLL:  PLL_PFD_CNTRL bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][14]" title="MAIN[3][29][14]">
<a href="#virtex5-CMT-PLL-DRP[1][12]">PLL:  DRP[1] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_PFD_CNTRL[2]">PLL:  PLL_PFD_CNTRL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][13]" title="MAIN[3][28][13]">
<a href="#virtex5-CMT-PLL-DRP[1][10]">PLL:  DRP[1] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_PFD_CNTRL[0]">PLL:  PLL_PFD_CNTRL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][13]" title="MAIN[3][29][13]">
<a href="#virtex5-CMT-PLL-DRP[1][11]">PLL:  DRP[1] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_PFD_CNTRL[1]">PLL:  PLL_PFD_CNTRL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][12]" title="MAIN[3][28][12]">
<a href="#virtex5-CMT-PLL-DRP[1][9]">PLL:  DRP[1] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_PFD_DLY[1]">PLL:  PLL_PFD_DLY bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][12]" title="MAIN[3][29][12]">
<a href="#virtex5-CMT-PLL-DRP[1][8]">PLL:  DRP[1] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_PFD_DLY[0]">PLL:  PLL_PFD_DLY bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][11]" title="MAIN[3][28][11]">
<a href="#virtex5-CMT-PLL-DRP[1][6]">PLL:  DRP[1] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_LFHF[0]">PLL:  PLL_LFHF bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][11]" title="MAIN[3][29][11]">
<a href="#virtex5-CMT-PLL-DRP[1][7]">PLL:  DRP[1] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_LFHF[1]">PLL:  PLL_LFHF bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][10]" title="MAIN[3][28][10]">
<a href="#virtex5-CMT-PLL-DRP[1][5]">PLL:  DRP[1] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CP_RES[1]">PLL:  PLL_CP_RES bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][10]" title="MAIN[3][29][10]">
<a href="#virtex5-CMT-PLL-DRP[1][4]">PLL:  DRP[1] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CP_RES[0]">PLL:  PLL_CP_RES bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][9]" title="MAIN[3][28][9]">
<a href="#virtex5-CMT-PLL-DRP[1][2]">PLL:  DRP[1] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CP[2]">PLL:  PLL_CP bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][9]" title="MAIN[3][29][9]">
<a href="#virtex5-CMT-PLL-DRP[1][3]">PLL:  DRP[1] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CP[3]">PLL:  PLL_CP bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][8]" title="MAIN[3][28][8]">
<a href="#virtex5-CMT-PLL-DRP[1][1]">PLL:  DRP[1] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CP[1]">PLL:  PLL_CP bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][8]" title="MAIN[3][29][8]">
<a href="#virtex5-CMT-PLL-DRP[1][0]">PLL:  DRP[1] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CP[0]">PLL:  PLL_CP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][7]" title="MAIN[3][28][7]">
<a href="#virtex5-CMT-PLL-DRP[0][14]">PLL:  DRP[0] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_CP_BIAS_TRIP_SHIFT">PLL:  PLL_CP_BIAS_TRIP_SHIFT</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][7]" title="MAIN[3][29][7]">
<a href="#virtex5-CMT-PLL-DRP[0][15]">PLL:  DRP[0] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_SEL_SLIPD">PLL:  PLL_SEL_SLIPD</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][6]" title="MAIN[3][28][6]">
<a href="#virtex5-CMT-PLL-DRP[0][13]">PLL:  DRP[0] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_MISC[3]">PLL:  PLL_MISC bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][6]" title="MAIN[3][29][6]">
<a href="#virtex5-CMT-PLL-DRP[0][12]">PLL:  DRP[0] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_MISC[2]">PLL:  PLL_MISC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][5]" title="MAIN[3][28][5]">
<a href="#virtex5-CMT-PLL-DRP[0][10]">PLL:  DRP[0] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_MISC[0]">PLL:  PLL_MISC bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][5]" title="MAIN[3][29][5]">
<a href="#virtex5-CMT-PLL-DRP[0][11]">PLL:  DRP[0] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_MISC[1]">PLL:  PLL_MISC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][4]" title="MAIN[3][28][4]">
<a href="#virtex5-CMT-PLL-DRP[0][9]">PLL:  DRP[0] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_RES[3]">PLL:  PLL_RES bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][4]" title="MAIN[3][29][4]">
<a href="#virtex5-CMT-PLL-DRP[0][8]">PLL:  DRP[0] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_RES[2]">PLL:  PLL_RES bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][3]" title="MAIN[3][28][3]">
<a href="#virtex5-CMT-PLL-DRP[0][6]">PLL:  DRP[0] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_RES[0]">PLL:  PLL_RES bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][3]" title="MAIN[3][29][3]">
<a href="#virtex5-CMT-PLL-DRP[0][7]">PLL:  DRP[0] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_RES[1]">PLL:  PLL_RES bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][2]" title="MAIN[3][28][2]">
<a href="#virtex5-CMT-PLL-DRP[0][5]">PLL:  DRP[0] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_VLFHIGH_DIS">PLL:  PLL_VLFHIGH_DIS</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][2]" title="MAIN[3][29][2]">
<a href="#virtex5-CMT-PLL-DRP[0][4]">PLL:  DRP[0] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_LF_NEN[1]">PLL:  PLL_LF_NEN bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][1]" title="MAIN[3][28][1]">
<a href="#virtex5-CMT-PLL-DRP[0][2]">PLL:  DRP[0] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_LF_PEN[1]">PLL:  PLL_LF_PEN bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][1]" title="MAIN[3][29][1]">
<a href="#virtex5-CMT-PLL-DRP[0][3]">PLL:  DRP[0] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_LF_NEN[0]">PLL:  PLL_LF_NEN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[3][28][0]" title="MAIN[3][28][0]">
<a href="#virtex5-CMT-PLL-DRP[0][1]">PLL:  DRP[0] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_LF_PEN[0]">PLL:  PLL_LF_PEN bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[3][29][0]" title="MAIN[3][29][0]">
<a href="#virtex5-CMT-PLL-DRP[0][0]">PLL:  DRP[0] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_MAN_LF_EN">PLL:  PLL_MAN_LF_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT rect MAIN[4]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][63]" title="MAIN[4][28][63]">
<a href="#virtex5-CMT-PLL-DRP[15][14]">PLL:  DRP[15] bit 14</a>
<a href="#virtex5-CMT-PLL-CLKOUT5_DESKEW_ADJUST[3]">PLL:  CLKOUT5_DESKEW_ADJUST bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][63]" title="MAIN[4][29][63]">
<a href="#virtex5-CMT-PLL-DRP[15][15]">PLL:  DRP[15] bit 15</a>
<a href="#virtex5-CMT-PLL-CLKOUT5_DESKEW_ADJUST[4]">PLL:  CLKOUT5_DESKEW_ADJUST bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][62]" title="MAIN[4][28][62]">
<a href="#virtex5-CMT-PLL-DRP[15][13]">PLL:  DRP[15] bit 13</a>
<a href="#virtex5-CMT-PLL-CLKOUT5_DESKEW_ADJUST[2]">PLL:  CLKOUT5_DESKEW_ADJUST bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][62]" title="MAIN[4][29][62]">
<a href="#virtex5-CMT-PLL-DRP[15][12]">PLL:  DRP[15] bit 12</a>
<a href="#virtex5-CMT-PLL-CLKOUT5_DESKEW_ADJUST[1]">PLL:  CLKOUT5_DESKEW_ADJUST bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][61]" title="MAIN[4][28][61]">
<a href="#virtex5-CMT-PLL-DRP[15][10]">PLL:  DRP[15] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][61]" title="MAIN[4][29][61]">
<a href="#virtex5-CMT-PLL-DRP[15][11]">PLL:  DRP[15] bit 11</a>
<a href="#virtex5-CMT-PLL-CLKOUT5_DESKEW_ADJUST[0]">PLL:  CLKOUT5_DESKEW_ADJUST bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][60]" title="MAIN[4][28][60]">
<a href="#virtex5-CMT-PLL-DRP[15][9]">PLL:  DRP[15] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_CLK5MX[1]">PLL:  PLL_CLK5MX bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][60]" title="MAIN[4][29][60]">
<a href="#virtex5-CMT-PLL-DRP[15][8]">PLL:  DRP[15] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_CLK5MX[0]">PLL:  PLL_CLK5MX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][59]" title="MAIN[4][28][59]">
<a href="#virtex5-CMT-PLL-DRP[15][6]">PLL:  DRP[15] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_NOCOUNT">PLL:  PLL_CLKOUT5_NOCOUNT</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][59]" title="MAIN[4][29][59]">
<a href="#virtex5-CMT-PLL-DRP[15][7]">PLL:  DRP[15] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_EDGE">PLL:  PLL_CLKOUT5_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][58]" title="MAIN[4][28][58]">
<a href="#virtex5-CMT-PLL-DRP[15][5]">PLL:  DRP[15] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_DT[5]">PLL:  PLL_CLKOUT5_DT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][58]" title="MAIN[4][29][58]">
<a href="#virtex5-CMT-PLL-DRP[15][4]">PLL:  DRP[15] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_DT[4]">PLL:  PLL_CLKOUT5_DT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][57]" title="MAIN[4][28][57]">
<a href="#virtex5-CMT-PLL-DRP[15][2]">PLL:  DRP[15] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_DT[2]">PLL:  PLL_CLKOUT5_DT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][57]" title="MAIN[4][29][57]">
<a href="#virtex5-CMT-PLL-DRP[15][3]">PLL:  DRP[15] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_DT[3]">PLL:  PLL_CLKOUT5_DT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][56]" title="MAIN[4][28][56]">
<a href="#virtex5-CMT-PLL-DRP[15][1]">PLL:  DRP[15] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_DT[1]">PLL:  PLL_CLKOUT5_DT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][56]" title="MAIN[4][29][56]">
<a href="#virtex5-CMT-PLL-DRP[15][0]">PLL:  DRP[15] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_DT[0]">PLL:  PLL_CLKOUT5_DT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][55]" title="MAIN[4][28][55]">
<a href="#virtex5-CMT-PLL-DRP[14][14]">PLL:  DRP[14] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_PM[1]">PLL:  PLL_CLKOUT5_PM bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][55]" title="MAIN[4][29][55]">
<a href="#virtex5-CMT-PLL-DRP[14][15]">PLL:  DRP[14] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_PM[2]">PLL:  PLL_CLKOUT5_PM bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][54]" title="MAIN[4][28][54]">
<a href="#virtex5-CMT-PLL-DRP[14][13]">PLL:  DRP[14] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_PM[0]">PLL:  PLL_CLKOUT5_PM bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][54]" title="MAIN[4][29][54]">
<a href="#virtex5-CMT-PLL-DRP[14][12]">PLL:  DRP[14] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_EN">PLL:  PLL_CLKOUT5_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][53]" title="MAIN[4][28][53]">
<a href="#virtex5-CMT-PLL-DRP[14][10]">PLL:  DRP[14] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_HT[4]">PLL:  PLL_CLKOUT5_HT bit 4</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][53]" title="MAIN[4][29][53]">
<a href="#virtex5-CMT-PLL-DRP[14][11]">PLL:  DRP[14] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_HT[5]">PLL:  PLL_CLKOUT5_HT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][52]" title="MAIN[4][28][52]">
<a href="#virtex5-CMT-PLL-DRP[14][9]">PLL:  DRP[14] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_HT[3]">PLL:  PLL_CLKOUT5_HT bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][52]" title="MAIN[4][29][52]">
<a href="#virtex5-CMT-PLL-DRP[14][8]">PLL:  DRP[14] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_HT[2]">PLL:  PLL_CLKOUT5_HT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][51]" title="MAIN[4][28][51]">
<a href="#virtex5-CMT-PLL-DRP[14][6]">PLL:  DRP[14] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_HT[0]">PLL:  PLL_CLKOUT5_HT bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][51]" title="MAIN[4][29][51]">
<a href="#virtex5-CMT-PLL-DRP[14][7]">PLL:  DRP[14] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_HT[1]">PLL:  PLL_CLKOUT5_HT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][50]" title="MAIN[4][28][50]">
<a href="#virtex5-CMT-PLL-DRP[14][5]">PLL:  DRP[14] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_LT[5]">PLL:  PLL_CLKOUT5_LT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][50]" title="MAIN[4][29][50]">
<a href="#virtex5-CMT-PLL-DRP[14][4]">PLL:  DRP[14] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_LT[4]">PLL:  PLL_CLKOUT5_LT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][49]" title="MAIN[4][28][49]">
<a href="#virtex5-CMT-PLL-DRP[14][2]">PLL:  DRP[14] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_LT[2]">PLL:  PLL_CLKOUT5_LT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][49]" title="MAIN[4][29][49]">
<a href="#virtex5-CMT-PLL-DRP[14][3]">PLL:  DRP[14] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_LT[3]">PLL:  PLL_CLKOUT5_LT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][48]" title="MAIN[4][28][48]">
<a href="#virtex5-CMT-PLL-DRP[14][1]">PLL:  DRP[14] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_LT[1]">PLL:  PLL_CLKOUT5_LT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][48]" title="MAIN[4][29][48]">
<a href="#virtex5-CMT-PLL-DRP[14][0]">PLL:  DRP[14] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT5_LT[0]">PLL:  PLL_CLKOUT5_LT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][47]" title="MAIN[4][28][47]">
<a href="#virtex5-CMT-PLL-DRP[13][14]">PLL:  DRP[13] bit 14</a>
<a href="#virtex5-CMT-PLL-CLKFBOUT_DESKEW_ADJUST[3]">PLL:  CLKFBOUT_DESKEW_ADJUST bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][47]" title="MAIN[4][29][47]">
<a href="#virtex5-CMT-PLL-DRP[13][15]">PLL:  DRP[13] bit 15</a>
<a href="#virtex5-CMT-PLL-CLKFBOUT_DESKEW_ADJUST[4]">PLL:  CLKFBOUT_DESKEW_ADJUST bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][46]" title="MAIN[4][28][46]">
<a href="#virtex5-CMT-PLL-DRP[13][13]">PLL:  DRP[13] bit 13</a>
<a href="#virtex5-CMT-PLL-CLKFBOUT_DESKEW_ADJUST[2]">PLL:  CLKFBOUT_DESKEW_ADJUST bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][46]" title="MAIN[4][29][46]">
<a href="#virtex5-CMT-PLL-DRP[13][12]">PLL:  DRP[13] bit 12</a>
<a href="#virtex5-CMT-PLL-CLKFBOUT_DESKEW_ADJUST[1]">PLL:  CLKFBOUT_DESKEW_ADJUST bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][45]" title="MAIN[4][28][45]">
<a href="#virtex5-CMT-PLL-DRP[13][10]">PLL:  DRP[13] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_NBTI_EN">PLL:  PLL_NBTI_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][45]" title="MAIN[4][29][45]">
<a href="#virtex5-CMT-PLL-DRP[13][11]">PLL:  DRP[13] bit 11</a>
<a href="#virtex5-CMT-PLL-CLKFBOUT_DESKEW_ADJUST[0]">PLL:  CLKFBOUT_DESKEW_ADJUST bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][44]" title="MAIN[4][28][44]">
<a href="#virtex5-CMT-PLL-DRP[13][9]">PLL:  DRP[13] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBMX[1]">PLL:  PLL_CLKFBMX bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][44]" title="MAIN[4][29][44]">
<a href="#virtex5-CMT-PLL-DRP[13][8]">PLL:  DRP[13] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBMX[0]">PLL:  PLL_CLKFBMX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][43]" title="MAIN[4][28][43]">
<a href="#virtex5-CMT-PLL-DRP[13][6]">PLL:  DRP[13] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_NOCOUNT">PLL:  PLL_CLKFBOUT_NOCOUNT</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][43]" title="MAIN[4][29][43]">
<a href="#virtex5-CMT-PLL-DRP[13][7]">PLL:  DRP[13] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_EDGE">PLL:  PLL_CLKFBOUT_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][42]" title="MAIN[4][28][42]">
<a href="#virtex5-CMT-PLL-DRP[13][5]">PLL:  DRP[13] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_DT[5]">PLL:  PLL_CLKFBOUT_DT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][42]" title="MAIN[4][29][42]">
<a href="#virtex5-CMT-PLL-DRP[13][4]">PLL:  DRP[13] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_DT[4]">PLL:  PLL_CLKFBOUT_DT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][41]" title="MAIN[4][28][41]">
<a href="#virtex5-CMT-PLL-DRP[13][2]">PLL:  DRP[13] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_DT[2]">PLL:  PLL_CLKFBOUT_DT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][41]" title="MAIN[4][29][41]">
<a href="#virtex5-CMT-PLL-DRP[13][3]">PLL:  DRP[13] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_DT[3]">PLL:  PLL_CLKFBOUT_DT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][40]" title="MAIN[4][28][40]">
<a href="#virtex5-CMT-PLL-DRP[13][1]">PLL:  DRP[13] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_DT[1]">PLL:  PLL_CLKFBOUT_DT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][40]" title="MAIN[4][29][40]">
<a href="#virtex5-CMT-PLL-DRP[13][0]">PLL:  DRP[13] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_DT[0]">PLL:  PLL_CLKFBOUT_DT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][39]" title="MAIN[4][28][39]">
<a href="#virtex5-CMT-PLL-DRP[12][14]">PLL:  DRP[12] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_PM[1]">PLL:  PLL_CLKFBOUT_PM bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][39]" title="MAIN[4][29][39]">
<a href="#virtex5-CMT-PLL-DRP[12][15]">PLL:  DRP[12] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_PM[2]">PLL:  PLL_CLKFBOUT_PM bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][38]" title="MAIN[4][28][38]">
<a href="#virtex5-CMT-PLL-DRP[12][13]">PLL:  DRP[12] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_PM[0]">PLL:  PLL_CLKFBOUT_PM bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][38]" title="MAIN[4][29][38]">
<a href="#virtex5-CMT-PLL-DRP[12][12]">PLL:  DRP[12] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_EN">PLL:  PLL_CLKFBOUT_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][37]" title="MAIN[4][28][37]">
<a href="#virtex5-CMT-PLL-DRP[12][10]">PLL:  DRP[12] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_HT[4]">PLL:  PLL_CLKFBOUT_HT bit 4</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][37]" title="MAIN[4][29][37]">
<a href="#virtex5-CMT-PLL-DRP[12][11]">PLL:  DRP[12] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_HT[5]">PLL:  PLL_CLKFBOUT_HT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][36]" title="MAIN[4][28][36]">
<a href="#virtex5-CMT-PLL-DRP[12][9]">PLL:  DRP[12] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_HT[3]">PLL:  PLL_CLKFBOUT_HT bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][36]" title="MAIN[4][29][36]">
<a href="#virtex5-CMT-PLL-DRP[12][8]">PLL:  DRP[12] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_HT[2]">PLL:  PLL_CLKFBOUT_HT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][35]" title="MAIN[4][28][35]">
<a href="#virtex5-CMT-PLL-DRP[12][6]">PLL:  DRP[12] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_HT[0]">PLL:  PLL_CLKFBOUT_HT bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][35]" title="MAIN[4][29][35]">
<a href="#virtex5-CMT-PLL-DRP[12][7]">PLL:  DRP[12] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_HT[1]">PLL:  PLL_CLKFBOUT_HT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][34]" title="MAIN[4][28][34]">
<a href="#virtex5-CMT-PLL-DRP[12][5]">PLL:  DRP[12] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_LT[5]">PLL:  PLL_CLKFBOUT_LT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][34]" title="MAIN[4][29][34]">
<a href="#virtex5-CMT-PLL-DRP[12][4]">PLL:  DRP[12] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_LT[4]">PLL:  PLL_CLKFBOUT_LT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][33]" title="MAIN[4][28][33]">
<a href="#virtex5-CMT-PLL-DRP[12][2]">PLL:  DRP[12] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_LT[2]">PLL:  PLL_CLKFBOUT_LT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][33]" title="MAIN[4][29][33]">
<a href="#virtex5-CMT-PLL-DRP[12][3]">PLL:  DRP[12] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_LT[3]">PLL:  PLL_CLKFBOUT_LT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][32]" title="MAIN[4][28][32]">
<a href="#virtex5-CMT-PLL-DRP[12][1]">PLL:  DRP[12] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_LT[1]">PLL:  PLL_CLKFBOUT_LT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][32]" title="MAIN[4][29][32]">
<a href="#virtex5-CMT-PLL-DRP[12][0]">PLL:  DRP[12] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT_LT[0]">PLL:  PLL_CLKFBOUT_LT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][31]" title="MAIN[4][28][31]">
<a href="#virtex5-CMT-PLL-DRP[11][14]">PLL:  DRP[11] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[46]">PLL:  PLL_EN_CNTRL bit 46</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][31]" title="MAIN[4][29][31]">
<a href="#virtex5-CMT-PLL-DRP[11][15]">PLL:  DRP[11] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[47]">PLL:  PLL_EN_CNTRL bit 47</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][30]" title="MAIN[4][28][30]">
<a href="#virtex5-CMT-PLL-DRP[11][13]">PLL:  DRP[11] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[45]">PLL:  PLL_EN_CNTRL bit 45</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][30]" title="MAIN[4][29][30]">
<a href="#virtex5-CMT-PLL-DRP[11][12]">PLL:  DRP[11] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[44]">PLL:  PLL_EN_CNTRL bit 44</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][29]" title="MAIN[4][28][29]">
<a href="#virtex5-CMT-PLL-DRP[11][10]">PLL:  DRP[11] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[42]">PLL:  PLL_EN_CNTRL bit 42</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][29]" title="MAIN[4][29][29]">
<a href="#virtex5-CMT-PLL-DRP[11][11]">PLL:  DRP[11] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[43]">PLL:  PLL_EN_CNTRL bit 43</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][28]" title="MAIN[4][28][28]">
<a href="#virtex5-CMT-PLL-DRP[11][9]">PLL:  DRP[11] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[41]">PLL:  PLL_EN_CNTRL bit 41</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][28]" title="MAIN[4][29][28]">
<a href="#virtex5-CMT-PLL-DRP[11][8]">PLL:  DRP[11] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[40]">PLL:  PLL_EN_CNTRL bit 40</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][27]" title="MAIN[4][28][27]">
<a href="#virtex5-CMT-PLL-DRP[11][6]">PLL:  DRP[11] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[38]">PLL:  PLL_EN_CNTRL bit 38</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][27]" title="MAIN[4][29][27]">
<a href="#virtex5-CMT-PLL-DRP[11][7]">PLL:  DRP[11] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[39]">PLL:  PLL_EN_CNTRL bit 39</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][26]" title="MAIN[4][28][26]">
<a href="#virtex5-CMT-PLL-DRP[11][5]">PLL:  DRP[11] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[37]">PLL:  PLL_EN_CNTRL bit 37</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][26]" title="MAIN[4][29][26]">
<a href="#virtex5-CMT-PLL-DRP[11][4]">PLL:  DRP[11] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[36]">PLL:  PLL_EN_CNTRL bit 36</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][25]" title="MAIN[4][28][25]">
<a href="#virtex5-CMT-PLL-DRP[11][2]">PLL:  DRP[11] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[34]">PLL:  PLL_EN_CNTRL bit 34</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][25]" title="MAIN[4][29][25]">
<a href="#virtex5-CMT-PLL-DRP[11][3]">PLL:  DRP[11] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[35]">PLL:  PLL_EN_CNTRL bit 35</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][24]" title="MAIN[4][28][24]">
<a href="#virtex5-CMT-PLL-DRP[11][1]">PLL:  DRP[11] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[33]">PLL:  PLL_EN_CNTRL bit 33</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][24]" title="MAIN[4][29][24]">
<a href="#virtex5-CMT-PLL-DRP[11][0]">PLL:  DRP[11] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[32]">PLL:  PLL_EN_CNTRL bit 32</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][23]" title="MAIN[4][28][23]">
<a href="#virtex5-CMT-PLL-DRP[10][14]">PLL:  DRP[10] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_DT[4]">PLL:  PLL_DIVCLK_DT bit 4</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][23]" title="MAIN[4][29][23]">
<a href="#virtex5-CMT-PLL-DRP[10][15]">PLL:  DRP[10] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_DT[5]">PLL:  PLL_DIVCLK_DT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][22]" title="MAIN[4][28][22]">
<a href="#virtex5-CMT-PLL-DRP[10][13]">PLL:  DRP[10] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_DT[3]">PLL:  PLL_DIVCLK_DT bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][22]" title="MAIN[4][29][22]">
<a href="#virtex5-CMT-PLL-DRP[10][12]">PLL:  DRP[10] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_DT[2]">PLL:  PLL_DIVCLK_DT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][21]" title="MAIN[4][28][21]">
<a href="#virtex5-CMT-PLL-DRP[10][10]">PLL:  DRP[10] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_DT[0]">PLL:  PLL_DIVCLK_DT bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][21]" title="MAIN[4][29][21]">
<a href="#virtex5-CMT-PLL-DRP[10][11]">PLL:  DRP[10] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_DIVCLK_DT[1]">PLL:  PLL_DIVCLK_DT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][20]" title="MAIN[4][28][20]">
<a href="#virtex5-CMT-PLL-DRP[10][9]">PLL:  DRP[10] bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][20]" title="MAIN[4][29][20]">
<a href="#virtex5-CMT-PLL-DRP[10][8]">PLL:  DRP[10] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][19]" title="MAIN[4][28][19]">
<a href="#virtex5-CMT-PLL-DRP[10][6]">PLL:  DRP[10] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_NOCOUNT">PLL:  PLL_CLKFBOUT2_NOCOUNT</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][19]" title="MAIN[4][29][19]">
<a href="#virtex5-CMT-PLL-DRP[10][7]">PLL:  DRP[10] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_EDGE">PLL:  PLL_CLKFBOUT2_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][18]" title="MAIN[4][28][18]">
<a href="#virtex5-CMT-PLL-DRP[10][5]">PLL:  DRP[10] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_DT[5]">PLL:  PLL_CLKFBOUT2_DT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][18]" title="MAIN[4][29][18]">
<a href="#virtex5-CMT-PLL-DRP[10][4]">PLL:  DRP[10] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_DT[4]">PLL:  PLL_CLKFBOUT2_DT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][17]" title="MAIN[4][28][17]">
<a href="#virtex5-CMT-PLL-DRP[10][2]">PLL:  DRP[10] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_DT[2]">PLL:  PLL_CLKFBOUT2_DT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][17]" title="MAIN[4][29][17]">
<a href="#virtex5-CMT-PLL-DRP[10][3]">PLL:  DRP[10] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_DT[3]">PLL:  PLL_CLKFBOUT2_DT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][16]" title="MAIN[4][28][16]">
<a href="#virtex5-CMT-PLL-DRP[10][1]">PLL:  DRP[10] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_DT[1]">PLL:  PLL_CLKFBOUT2_DT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][16]" title="MAIN[4][29][16]">
<a href="#virtex5-CMT-PLL-DRP[10][0]">PLL:  DRP[10] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_DT[0]">PLL:  PLL_CLKFBOUT2_DT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][15]" title="MAIN[4][28][15]">
<a href="#virtex5-CMT-PLL-DRP[9][14]">PLL:  DRP[9] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][15]" title="MAIN[4][29][15]">
<a href="#virtex5-CMT-PLL-DRP[9][15]">PLL:  DRP[9] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][14]" title="MAIN[4][28][14]">
<a href="#virtex5-CMT-PLL-DRP[9][13]">PLL:  DRP[9] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][14]" title="MAIN[4][29][14]">
<a href="#virtex5-CMT-PLL-DRP[9][12]">PLL:  DRP[9] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][13]" title="MAIN[4][28][13]">
<a href="#virtex5-CMT-PLL-DRP[9][10]">PLL:  DRP[9] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_HT[4]">PLL:  PLL_CLKFBOUT2_HT bit 4</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][13]" title="MAIN[4][29][13]">
<a href="#virtex5-CMT-PLL-DRP[9][11]">PLL:  DRP[9] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_HT[5]">PLL:  PLL_CLKFBOUT2_HT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][12]" title="MAIN[4][28][12]">
<a href="#virtex5-CMT-PLL-DRP[9][9]">PLL:  DRP[9] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_HT[3]">PLL:  PLL_CLKFBOUT2_HT bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][12]" title="MAIN[4][29][12]">
<a href="#virtex5-CMT-PLL-DRP[9][8]">PLL:  DRP[9] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_HT[2]">PLL:  PLL_CLKFBOUT2_HT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][11]" title="MAIN[4][28][11]">
<a href="#virtex5-CMT-PLL-DRP[9][6]">PLL:  DRP[9] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_HT[0]">PLL:  PLL_CLKFBOUT2_HT bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][11]" title="MAIN[4][29][11]">
<a href="#virtex5-CMT-PLL-DRP[9][7]">PLL:  DRP[9] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_HT[1]">PLL:  PLL_CLKFBOUT2_HT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][10]" title="MAIN[4][28][10]">
<a href="#virtex5-CMT-PLL-DRP[9][5]">PLL:  DRP[9] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_LT[5]">PLL:  PLL_CLKFBOUT2_LT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][10]" title="MAIN[4][29][10]">
<a href="#virtex5-CMT-PLL-DRP[9][4]">PLL:  DRP[9] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_LT[4]">PLL:  PLL_CLKFBOUT2_LT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][9]" title="MAIN[4][28][9]">
<a href="#virtex5-CMT-PLL-DRP[9][2]">PLL:  DRP[9] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_LT[2]">PLL:  PLL_CLKFBOUT2_LT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][9]" title="MAIN[4][29][9]">
<a href="#virtex5-CMT-PLL-DRP[9][3]">PLL:  DRP[9] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_LT[3]">PLL:  PLL_CLKFBOUT2_LT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][8]" title="MAIN[4][28][8]">
<a href="#virtex5-CMT-PLL-DRP[9][1]">PLL:  DRP[9] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_LT[1]">PLL:  PLL_CLKFBOUT2_LT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][8]" title="MAIN[4][29][8]">
<a href="#virtex5-CMT-PLL-DRP[9][0]">PLL:  DRP[9] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKFBOUT2_LT[0]">PLL:  PLL_CLKFBOUT2_LT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][7]" title="MAIN[4][28][7]">
<a href="#virtex5-CMT-PLL-DRP[8][14]">PLL:  DRP[8] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[30]">PLL:  PLL_EN_CNTRL bit 30</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][7]" title="MAIN[4][29][7]">
<a href="#virtex5-CMT-PLL-DRP[8][15]">PLL:  DRP[8] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[31]">PLL:  PLL_EN_CNTRL bit 31</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][6]" title="MAIN[4][28][6]">
<a href="#virtex5-CMT-PLL-DRP[8][13]">PLL:  DRP[8] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[29]">PLL:  PLL_EN_CNTRL bit 29</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][6]" title="MAIN[4][29][6]">
<a href="#virtex5-CMT-PLL-DRP[8][12]">PLL:  DRP[8] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[28]">PLL:  PLL_EN_CNTRL bit 28</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][5]" title="MAIN[4][28][5]">
<a href="#virtex5-CMT-PLL-DRP[8][10]">PLL:  DRP[8] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[26]">PLL:  PLL_EN_CNTRL bit 26</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][5]" title="MAIN[4][29][5]">
<a href="#virtex5-CMT-PLL-DRP[8][11]">PLL:  DRP[8] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[27]">PLL:  PLL_EN_CNTRL bit 27</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][4]" title="MAIN[4][28][4]">
<a href="#virtex5-CMT-PLL-DRP[8][9]">PLL:  DRP[8] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[25]">PLL:  PLL_EN_CNTRL bit 25</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][4]" title="MAIN[4][29][4]">
<a href="#virtex5-CMT-PLL-DRP[8][8]">PLL:  DRP[8] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[24]">PLL:  PLL_EN_CNTRL bit 24</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][3]" title="MAIN[4][28][3]">
<a href="#virtex5-CMT-PLL-DRP[8][6]">PLL:  DRP[8] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[22]">PLL:  PLL_EN_CNTRL bit 22</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][3]" title="MAIN[4][29][3]">
<a href="#virtex5-CMT-PLL-DRP[8][7]">PLL:  DRP[8] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[23]">PLL:  PLL_EN_CNTRL bit 23</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][2]" title="MAIN[4][28][2]">
<a href="#virtex5-CMT-PLL-DRP[8][5]">PLL:  DRP[8] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[21]">PLL:  PLL_EN_CNTRL bit 21</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][2]" title="MAIN[4][29][2]">
<a href="#virtex5-CMT-PLL-DRP[8][4]">PLL:  DRP[8] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[20]">PLL:  PLL_EN_CNTRL bit 20</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][1]" title="MAIN[4][28][1]">
<a href="#virtex5-CMT-PLL-DRP[8][2]">PLL:  DRP[8] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[18]">PLL:  PLL_EN_CNTRL bit 18</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][1]" title="MAIN[4][29][1]">
<a href="#virtex5-CMT-PLL-DRP[8][3]">PLL:  DRP[8] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[19]">PLL:  PLL_EN_CNTRL bit 19</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[4][28][0]" title="MAIN[4][28][0]">
<a href="#virtex5-CMT-PLL-DRP[8][1]">PLL:  DRP[8] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[17]">PLL:  PLL_EN_CNTRL bit 17</a>
</td>
<td id="virtex5-CMT-bit-MAIN[4][29][0]" title="MAIN[4][29][0]">
<a href="#virtex5-CMT-PLL-DRP[8][0]">PLL:  DRP[8] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[16]">PLL:  PLL_EN_CNTRL bit 16</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT rect MAIN[5]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][63]" title="MAIN[5][28][63]">
<a href="#virtex5-CMT-PLL-DRP[23][14]">PLL:  DRP[23] bit 14</a>
<a href="#virtex5-CMT-PLL-CLKOUT2_DESKEW_ADJUST[3]">PLL:  CLKOUT2_DESKEW_ADJUST bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][63]" title="MAIN[5][29][63]">
<a href="#virtex5-CMT-PLL-DRP[23][15]">PLL:  DRP[23] bit 15</a>
<a href="#virtex5-CMT-PLL-CLKOUT2_DESKEW_ADJUST[4]">PLL:  CLKOUT2_DESKEW_ADJUST bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][62]" title="MAIN[5][28][62]">
<a href="#virtex5-CMT-PLL-DRP[23][13]">PLL:  DRP[23] bit 13</a>
<a href="#virtex5-CMT-PLL-CLKOUT2_DESKEW_ADJUST[2]">PLL:  CLKOUT2_DESKEW_ADJUST bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][62]" title="MAIN[5][29][62]">
<a href="#virtex5-CMT-PLL-DRP[23][12]">PLL:  DRP[23] bit 12</a>
<a href="#virtex5-CMT-PLL-CLKOUT2_DESKEW_ADJUST[1]">PLL:  CLKOUT2_DESKEW_ADJUST bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][61]" title="MAIN[5][28][61]">
<a href="#virtex5-CMT-PLL-DRP[23][10]">PLL:  DRP[23] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][61]" title="MAIN[5][29][61]">
<a href="#virtex5-CMT-PLL-DRP[23][11]">PLL:  DRP[23] bit 11</a>
<a href="#virtex5-CMT-PLL-CLKOUT2_DESKEW_ADJUST[0]">PLL:  CLKOUT2_DESKEW_ADJUST bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][60]" title="MAIN[5][28][60]">
<a href="#virtex5-CMT-PLL-DRP[23][9]">PLL:  DRP[23] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_CLK2MX[1]">PLL:  PLL_CLK2MX bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][60]" title="MAIN[5][29][60]">
<a href="#virtex5-CMT-PLL-DRP[23][8]">PLL:  DRP[23] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_CLK2MX[0]">PLL:  PLL_CLK2MX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][59]" title="MAIN[5][28][59]">
<a href="#virtex5-CMT-PLL-DRP[23][6]">PLL:  DRP[23] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_NOCOUNT">PLL:  PLL_CLKOUT2_NOCOUNT</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][59]" title="MAIN[5][29][59]">
<a href="#virtex5-CMT-PLL-DRP[23][7]">PLL:  DRP[23] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_EDGE">PLL:  PLL_CLKOUT2_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][58]" title="MAIN[5][28][58]">
<a href="#virtex5-CMT-PLL-DRP[23][5]">PLL:  DRP[23] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_DT[5]">PLL:  PLL_CLKOUT2_DT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][58]" title="MAIN[5][29][58]">
<a href="#virtex5-CMT-PLL-DRP[23][4]">PLL:  DRP[23] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_DT[4]">PLL:  PLL_CLKOUT2_DT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][57]" title="MAIN[5][28][57]">
<a href="#virtex5-CMT-PLL-DRP[23][2]">PLL:  DRP[23] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_DT[2]">PLL:  PLL_CLKOUT2_DT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][57]" title="MAIN[5][29][57]">
<a href="#virtex5-CMT-PLL-DRP[23][3]">PLL:  DRP[23] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_DT[3]">PLL:  PLL_CLKOUT2_DT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][56]" title="MAIN[5][28][56]">
<a href="#virtex5-CMT-PLL-DRP[23][1]">PLL:  DRP[23] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_DT[1]">PLL:  PLL_CLKOUT2_DT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][56]" title="MAIN[5][29][56]">
<a href="#virtex5-CMT-PLL-DRP[23][0]">PLL:  DRP[23] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_DT[0]">PLL:  PLL_CLKOUT2_DT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][55]" title="MAIN[5][28][55]">
<a href="#virtex5-CMT-PLL-DRP[22][14]">PLL:  DRP[22] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_PM[1]">PLL:  PLL_CLKOUT2_PM bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][55]" title="MAIN[5][29][55]">
<a href="#virtex5-CMT-PLL-DRP[22][15]">PLL:  DRP[22] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_PM[2]">PLL:  PLL_CLKOUT2_PM bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][54]" title="MAIN[5][28][54]">
<a href="#virtex5-CMT-PLL-DRP[22][13]">PLL:  DRP[22] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_PM[0]">PLL:  PLL_CLKOUT2_PM bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][54]" title="MAIN[5][29][54]">
<a href="#virtex5-CMT-PLL-DRP[22][12]">PLL:  DRP[22] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_EN">PLL:  PLL_CLKOUT2_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][53]" title="MAIN[5][28][53]">
<a href="#virtex5-CMT-PLL-DRP[22][10]">PLL:  DRP[22] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_HT[4]">PLL:  PLL_CLKOUT2_HT bit 4</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][53]" title="MAIN[5][29][53]">
<a href="#virtex5-CMT-PLL-DRP[22][11]">PLL:  DRP[22] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_HT[5]">PLL:  PLL_CLKOUT2_HT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][52]" title="MAIN[5][28][52]">
<a href="#virtex5-CMT-PLL-DRP[22][9]">PLL:  DRP[22] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_HT[3]">PLL:  PLL_CLKOUT2_HT bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][52]" title="MAIN[5][29][52]">
<a href="#virtex5-CMT-PLL-DRP[22][8]">PLL:  DRP[22] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_HT[2]">PLL:  PLL_CLKOUT2_HT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][51]" title="MAIN[5][28][51]">
<a href="#virtex5-CMT-PLL-DRP[22][6]">PLL:  DRP[22] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_HT[0]">PLL:  PLL_CLKOUT2_HT bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][51]" title="MAIN[5][29][51]">
<a href="#virtex5-CMT-PLL-DRP[22][7]">PLL:  DRP[22] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_HT[1]">PLL:  PLL_CLKOUT2_HT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][50]" title="MAIN[5][28][50]">
<a href="#virtex5-CMT-PLL-DRP[22][5]">PLL:  DRP[22] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_LT[5]">PLL:  PLL_CLKOUT2_LT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][50]" title="MAIN[5][29][50]">
<a href="#virtex5-CMT-PLL-DRP[22][4]">PLL:  DRP[22] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_LT[4]">PLL:  PLL_CLKOUT2_LT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][49]" title="MAIN[5][28][49]">
<a href="#virtex5-CMT-PLL-DRP[22][2]">PLL:  DRP[22] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_LT[2]">PLL:  PLL_CLKOUT2_LT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][49]" title="MAIN[5][29][49]">
<a href="#virtex5-CMT-PLL-DRP[22][3]">PLL:  DRP[22] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_LT[3]">PLL:  PLL_CLKOUT2_LT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][48]" title="MAIN[5][28][48]">
<a href="#virtex5-CMT-PLL-DRP[22][1]">PLL:  DRP[22] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_LT[1]">PLL:  PLL_CLKOUT2_LT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][48]" title="MAIN[5][29][48]">
<a href="#virtex5-CMT-PLL-DRP[22][0]">PLL:  DRP[22] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT2_LT[0]">PLL:  PLL_CLKOUT2_LT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][47]" title="MAIN[5][28][47]">
<a href="#virtex5-CMT-PLL-DRP[21][14]">PLL:  DRP[21] bit 14</a>
<a href="#virtex5-CMT-PLL-CLKOUT3_DESKEW_ADJUST[3]">PLL:  CLKOUT3_DESKEW_ADJUST bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][47]" title="MAIN[5][29][47]">
<a href="#virtex5-CMT-PLL-DRP[21][15]">PLL:  DRP[21] bit 15</a>
<a href="#virtex5-CMT-PLL-CLKOUT3_DESKEW_ADJUST[4]">PLL:  CLKOUT3_DESKEW_ADJUST bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][46]" title="MAIN[5][28][46]">
<a href="#virtex5-CMT-PLL-DRP[21][13]">PLL:  DRP[21] bit 13</a>
<a href="#virtex5-CMT-PLL-CLKOUT3_DESKEW_ADJUST[2]">PLL:  CLKOUT3_DESKEW_ADJUST bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][46]" title="MAIN[5][29][46]">
<a href="#virtex5-CMT-PLL-DRP[21][12]">PLL:  DRP[21] bit 12</a>
<a href="#virtex5-CMT-PLL-CLKOUT3_DESKEW_ADJUST[1]">PLL:  CLKOUT3_DESKEW_ADJUST bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][45]" title="MAIN[5][28][45]">
<a href="#virtex5-CMT-PLL-DRP[21][10]">PLL:  DRP[21] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][45]" title="MAIN[5][29][45]">
<a href="#virtex5-CMT-PLL-DRP[21][11]">PLL:  DRP[21] bit 11</a>
<a href="#virtex5-CMT-PLL-CLKOUT3_DESKEW_ADJUST[0]">PLL:  CLKOUT3_DESKEW_ADJUST bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][44]" title="MAIN[5][28][44]">
<a href="#virtex5-CMT-PLL-DRP[21][9]">PLL:  DRP[21] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_CLK3MX[1]">PLL:  PLL_CLK3MX bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][44]" title="MAIN[5][29][44]">
<a href="#virtex5-CMT-PLL-DRP[21][8]">PLL:  DRP[21] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_CLK3MX[0]">PLL:  PLL_CLK3MX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][43]" title="MAIN[5][28][43]">
<a href="#virtex5-CMT-PLL-DRP[21][6]">PLL:  DRP[21] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_NOCOUNT">PLL:  PLL_CLKOUT3_NOCOUNT</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][43]" title="MAIN[5][29][43]">
<a href="#virtex5-CMT-PLL-DRP[21][7]">PLL:  DRP[21] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_EDGE">PLL:  PLL_CLKOUT3_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][42]" title="MAIN[5][28][42]">
<a href="#virtex5-CMT-PLL-DRP[21][5]">PLL:  DRP[21] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_DT[5]">PLL:  PLL_CLKOUT3_DT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][42]" title="MAIN[5][29][42]">
<a href="#virtex5-CMT-PLL-DRP[21][4]">PLL:  DRP[21] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_DT[4]">PLL:  PLL_CLKOUT3_DT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][41]" title="MAIN[5][28][41]">
<a href="#virtex5-CMT-PLL-DRP[21][2]">PLL:  DRP[21] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_DT[2]">PLL:  PLL_CLKOUT3_DT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][41]" title="MAIN[5][29][41]">
<a href="#virtex5-CMT-PLL-DRP[21][3]">PLL:  DRP[21] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_DT[3]">PLL:  PLL_CLKOUT3_DT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][40]" title="MAIN[5][28][40]">
<a href="#virtex5-CMT-PLL-DRP[21][1]">PLL:  DRP[21] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_DT[1]">PLL:  PLL_CLKOUT3_DT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][40]" title="MAIN[5][29][40]">
<a href="#virtex5-CMT-PLL-DRP[21][0]">PLL:  DRP[21] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_DT[0]">PLL:  PLL_CLKOUT3_DT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][39]" title="MAIN[5][28][39]">
<a href="#virtex5-CMT-PLL-DRP[20][14]">PLL:  DRP[20] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_PM[1]">PLL:  PLL_CLKOUT3_PM bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][39]" title="MAIN[5][29][39]">
<a href="#virtex5-CMT-PLL-DRP[20][15]">PLL:  DRP[20] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_PM[2]">PLL:  PLL_CLKOUT3_PM bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][38]" title="MAIN[5][28][38]">
<a href="#virtex5-CMT-PLL-DRP[20][13]">PLL:  DRP[20] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_PM[0]">PLL:  PLL_CLKOUT3_PM bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][38]" title="MAIN[5][29][38]">
<a href="#virtex5-CMT-PLL-DRP[20][12]">PLL:  DRP[20] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_EN">PLL:  PLL_CLKOUT3_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][37]" title="MAIN[5][28][37]">
<a href="#virtex5-CMT-PLL-DRP[20][10]">PLL:  DRP[20] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_HT[4]">PLL:  PLL_CLKOUT3_HT bit 4</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][37]" title="MAIN[5][29][37]">
<a href="#virtex5-CMT-PLL-DRP[20][11]">PLL:  DRP[20] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_HT[5]">PLL:  PLL_CLKOUT3_HT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][36]" title="MAIN[5][28][36]">
<a href="#virtex5-CMT-PLL-DRP[20][9]">PLL:  DRP[20] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_HT[3]">PLL:  PLL_CLKOUT3_HT bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][36]" title="MAIN[5][29][36]">
<a href="#virtex5-CMT-PLL-DRP[20][8]">PLL:  DRP[20] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_HT[2]">PLL:  PLL_CLKOUT3_HT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][35]" title="MAIN[5][28][35]">
<a href="#virtex5-CMT-PLL-DRP[20][6]">PLL:  DRP[20] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_HT[0]">PLL:  PLL_CLKOUT3_HT bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][35]" title="MAIN[5][29][35]">
<a href="#virtex5-CMT-PLL-DRP[20][7]">PLL:  DRP[20] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_HT[1]">PLL:  PLL_CLKOUT3_HT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][34]" title="MAIN[5][28][34]">
<a href="#virtex5-CMT-PLL-DRP[20][5]">PLL:  DRP[20] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_LT[5]">PLL:  PLL_CLKOUT3_LT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][34]" title="MAIN[5][29][34]">
<a href="#virtex5-CMT-PLL-DRP[20][4]">PLL:  DRP[20] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_LT[4]">PLL:  PLL_CLKOUT3_LT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][33]" title="MAIN[5][28][33]">
<a href="#virtex5-CMT-PLL-DRP[20][2]">PLL:  DRP[20] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_LT[2]">PLL:  PLL_CLKOUT3_LT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][33]" title="MAIN[5][29][33]">
<a href="#virtex5-CMT-PLL-DRP[20][3]">PLL:  DRP[20] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_LT[3]">PLL:  PLL_CLKOUT3_LT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][32]" title="MAIN[5][28][32]">
<a href="#virtex5-CMT-PLL-DRP[20][1]">PLL:  DRP[20] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_LT[1]">PLL:  PLL_CLKOUT3_LT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][32]" title="MAIN[5][29][32]">
<a href="#virtex5-CMT-PLL-DRP[20][0]">PLL:  DRP[20] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT3_LT[0]">PLL:  PLL_CLKOUT3_LT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][31]" title="MAIN[5][28][31]">
<a href="#virtex5-CMT-PLL-DRP[19][14]">PLL:  DRP[19] bit 14</a>
<a href="#virtex5-CMT-PLL-CLKOUT4_DESKEW_ADJUST[3]">PLL:  CLKOUT4_DESKEW_ADJUST bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][31]" title="MAIN[5][29][31]">
<a href="#virtex5-CMT-PLL-DRP[19][15]">PLL:  DRP[19] bit 15</a>
<a href="#virtex5-CMT-PLL-CLKOUT4_DESKEW_ADJUST[4]">PLL:  CLKOUT4_DESKEW_ADJUST bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][30]" title="MAIN[5][28][30]">
<a href="#virtex5-CMT-PLL-DRP[19][13]">PLL:  DRP[19] bit 13</a>
<a href="#virtex5-CMT-PLL-CLKOUT4_DESKEW_ADJUST[2]">PLL:  CLKOUT4_DESKEW_ADJUST bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][30]" title="MAIN[5][29][30]">
<a href="#virtex5-CMT-PLL-DRP[19][12]">PLL:  DRP[19] bit 12</a>
<a href="#virtex5-CMT-PLL-CLKOUT4_DESKEW_ADJUST[1]">PLL:  CLKOUT4_DESKEW_ADJUST bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][29]" title="MAIN[5][28][29]">
<a href="#virtex5-CMT-PLL-DRP[19][10]">PLL:  DRP[19] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][29]" title="MAIN[5][29][29]">
<a href="#virtex5-CMT-PLL-DRP[19][11]">PLL:  DRP[19] bit 11</a>
<a href="#virtex5-CMT-PLL-CLKOUT4_DESKEW_ADJUST[0]">PLL:  CLKOUT4_DESKEW_ADJUST bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][28]" title="MAIN[5][28][28]">
<a href="#virtex5-CMT-PLL-DRP[19][9]">PLL:  DRP[19] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_CLK4MX[1]">PLL:  PLL_CLK4MX bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][28]" title="MAIN[5][29][28]">
<a href="#virtex5-CMT-PLL-DRP[19][8]">PLL:  DRP[19] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_CLK4MX[0]">PLL:  PLL_CLK4MX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][27]" title="MAIN[5][28][27]">
<a href="#virtex5-CMT-PLL-DRP[19][6]">PLL:  DRP[19] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_NOCOUNT">PLL:  PLL_CLKOUT4_NOCOUNT</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][27]" title="MAIN[5][29][27]">
<a href="#virtex5-CMT-PLL-DRP[19][7]">PLL:  DRP[19] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_EDGE">PLL:  PLL_CLKOUT4_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][26]" title="MAIN[5][28][26]">
<a href="#virtex5-CMT-PLL-DRP[19][5]">PLL:  DRP[19] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_DT[5]">PLL:  PLL_CLKOUT4_DT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][26]" title="MAIN[5][29][26]">
<a href="#virtex5-CMT-PLL-DRP[19][4]">PLL:  DRP[19] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_DT[4]">PLL:  PLL_CLKOUT4_DT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][25]" title="MAIN[5][28][25]">
<a href="#virtex5-CMT-PLL-DRP[19][2]">PLL:  DRP[19] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_DT[2]">PLL:  PLL_CLKOUT4_DT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][25]" title="MAIN[5][29][25]">
<a href="#virtex5-CMT-PLL-DRP[19][3]">PLL:  DRP[19] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_DT[3]">PLL:  PLL_CLKOUT4_DT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][24]" title="MAIN[5][28][24]">
<a href="#virtex5-CMT-PLL-DRP[19][1]">PLL:  DRP[19] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_DT[1]">PLL:  PLL_CLKOUT4_DT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][24]" title="MAIN[5][29][24]">
<a href="#virtex5-CMT-PLL-DRP[19][0]">PLL:  DRP[19] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_DT[0]">PLL:  PLL_CLKOUT4_DT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][23]" title="MAIN[5][28][23]">
<a href="#virtex5-CMT-PLL-DRP[18][14]">PLL:  DRP[18] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_PM[1]">PLL:  PLL_CLKOUT4_PM bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][23]" title="MAIN[5][29][23]">
<a href="#virtex5-CMT-PLL-DRP[18][15]">PLL:  DRP[18] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_PM[2]">PLL:  PLL_CLKOUT4_PM bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][22]" title="MAIN[5][28][22]">
<a href="#virtex5-CMT-PLL-DRP[18][13]">PLL:  DRP[18] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_PM[0]">PLL:  PLL_CLKOUT4_PM bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][22]" title="MAIN[5][29][22]">
<a href="#virtex5-CMT-PLL-DRP[18][12]">PLL:  DRP[18] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_EN">PLL:  PLL_CLKOUT4_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][21]" title="MAIN[5][28][21]">
<a href="#virtex5-CMT-PLL-DRP[18][10]">PLL:  DRP[18] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_HT[4]">PLL:  PLL_CLKOUT4_HT bit 4</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][21]" title="MAIN[5][29][21]">
<a href="#virtex5-CMT-PLL-DRP[18][11]">PLL:  DRP[18] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_HT[5]">PLL:  PLL_CLKOUT4_HT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][20]" title="MAIN[5][28][20]">
<a href="#virtex5-CMT-PLL-DRP[18][9]">PLL:  DRP[18] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_HT[3]">PLL:  PLL_CLKOUT4_HT bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][20]" title="MAIN[5][29][20]">
<a href="#virtex5-CMT-PLL-DRP[18][8]">PLL:  DRP[18] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_HT[2]">PLL:  PLL_CLKOUT4_HT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][19]" title="MAIN[5][28][19]">
<a href="#virtex5-CMT-PLL-DRP[18][6]">PLL:  DRP[18] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_HT[0]">PLL:  PLL_CLKOUT4_HT bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][19]" title="MAIN[5][29][19]">
<a href="#virtex5-CMT-PLL-DRP[18][7]">PLL:  DRP[18] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_HT[1]">PLL:  PLL_CLKOUT4_HT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][18]" title="MAIN[5][28][18]">
<a href="#virtex5-CMT-PLL-DRP[18][5]">PLL:  DRP[18] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_LT[5]">PLL:  PLL_CLKOUT4_LT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][18]" title="MAIN[5][29][18]">
<a href="#virtex5-CMT-PLL-DRP[18][4]">PLL:  DRP[18] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_LT[4]">PLL:  PLL_CLKOUT4_LT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][17]" title="MAIN[5][28][17]">
<a href="#virtex5-CMT-PLL-DRP[18][2]">PLL:  DRP[18] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_LT[2]">PLL:  PLL_CLKOUT4_LT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][17]" title="MAIN[5][29][17]">
<a href="#virtex5-CMT-PLL-DRP[18][3]">PLL:  DRP[18] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_LT[3]">PLL:  PLL_CLKOUT4_LT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][16]" title="MAIN[5][28][16]">
<a href="#virtex5-CMT-PLL-DRP[18][1]">PLL:  DRP[18] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_LT[1]">PLL:  PLL_CLKOUT4_LT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][16]" title="MAIN[5][29][16]">
<a href="#virtex5-CMT-PLL-DRP[18][0]">PLL:  DRP[18] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT4_LT[0]">PLL:  PLL_CLKOUT4_LT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][15]" title="MAIN[5][28][15]">
<a href="#virtex5-CMT-PLL-DRP[17][14]">PLL:  DRP[17] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_PMCD_MODE">PLL:  PLL_PMCD_MODE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][15]" title="MAIN[5][29][15]">
<a href="#virtex5-CMT-PLL-DRP[17][15]">PLL:  DRP[17] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_EN">PLL:  PLL_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][14]" title="MAIN[5][28][14]">
<a href="#virtex5-CMT-PLL-DRP[17][13]">PLL:  DRP[17] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[77]">PLL:  PLL_EN_CNTRL bit 77</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][14]" title="MAIN[5][29][14]">
<a href="#virtex5-CMT-PLL-DRP[17][12]">PLL:  DRP[17] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[76]">PLL:  PLL_EN_CNTRL bit 76</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][13]" title="MAIN[5][28][13]">
<a href="#virtex5-CMT-PLL-DRP[17][10]">PLL:  DRP[17] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[74]">PLL:  PLL_EN_CNTRL bit 74</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][13]" title="MAIN[5][29][13]">
<a href="#virtex5-CMT-PLL-DRP[17][11]">PLL:  DRP[17] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[75]">PLL:  PLL_EN_CNTRL bit 75</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][12]" title="MAIN[5][28][12]">
<a href="#virtex5-CMT-PLL-DRP[17][9]">PLL:  DRP[17] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[73]">PLL:  PLL_EN_CNTRL bit 73</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][12]" title="MAIN[5][29][12]">
<a href="#virtex5-CMT-PLL-DRP[17][8]">PLL:  DRP[17] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[72]">PLL:  PLL_EN_CNTRL bit 72</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][11]" title="MAIN[5][28][11]">
<a href="#virtex5-CMT-PLL-DRP[17][6]">PLL:  DRP[17] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[70]">PLL:  PLL_EN_CNTRL bit 70</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][11]" title="MAIN[5][29][11]">
<a href="#virtex5-CMT-PLL-DRP[17][7]">PLL:  DRP[17] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[71]">PLL:  PLL_EN_CNTRL bit 71</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][10]" title="MAIN[5][28][10]">
<a href="#virtex5-CMT-PLL-DRP[17][5]">PLL:  DRP[17] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[69]">PLL:  PLL_EN_CNTRL bit 69</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][10]" title="MAIN[5][29][10]">
<a href="#virtex5-CMT-PLL-DRP[17][4]">PLL:  DRP[17] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[68]">PLL:  PLL_EN_CNTRL bit 68</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][9]" title="MAIN[5][28][9]">
<a href="#virtex5-CMT-PLL-DRP[17][2]">PLL:  DRP[17] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[66]">PLL:  PLL_EN_CNTRL bit 66</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][9]" title="MAIN[5][29][9]">
<a href="#virtex5-CMT-PLL-DRP[17][3]">PLL:  DRP[17] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[67]">PLL:  PLL_EN_CNTRL bit 67</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][8]" title="MAIN[5][28][8]">
<a href="#virtex5-CMT-PLL-DRP[17][1]">PLL:  DRP[17] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[65]">PLL:  PLL_EN_CNTRL bit 65</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][8]" title="MAIN[5][29][8]">
<a href="#virtex5-CMT-PLL-DRP[17][0]">PLL:  DRP[17] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[64]">PLL:  PLL_EN_CNTRL bit 64</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][7]" title="MAIN[5][28][7]">
<a href="#virtex5-CMT-PLL-DRP[16][14]">PLL:  DRP[16] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[62]">PLL:  PLL_EN_CNTRL bit 62</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][7]" title="MAIN[5][29][7]">
<a href="#virtex5-CMT-PLL-DRP[16][15]">PLL:  DRP[16] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[63]">PLL:  PLL_EN_CNTRL bit 63</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][6]" title="MAIN[5][28][6]">
<a href="#virtex5-CMT-PLL-DRP[16][13]">PLL:  DRP[16] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[61]">PLL:  PLL_EN_CNTRL bit 61</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][6]" title="MAIN[5][29][6]">
<a href="#virtex5-CMT-PLL-DRP[16][12]">PLL:  DRP[16] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[60]">PLL:  PLL_EN_CNTRL bit 60</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][5]" title="MAIN[5][28][5]">
<a href="#virtex5-CMT-PLL-DRP[16][10]">PLL:  DRP[16] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[58]">PLL:  PLL_EN_CNTRL bit 58</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][5]" title="MAIN[5][29][5]">
<a href="#virtex5-CMT-PLL-DRP[16][11]">PLL:  DRP[16] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[59]">PLL:  PLL_EN_CNTRL bit 59</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][4]" title="MAIN[5][28][4]">
<a href="#virtex5-CMT-PLL-DRP[16][9]">PLL:  DRP[16] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[57]">PLL:  PLL_EN_CNTRL bit 57</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][4]" title="MAIN[5][29][4]">
<a href="#virtex5-CMT-PLL-DRP[16][8]">PLL:  DRP[16] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[56]">PLL:  PLL_EN_CNTRL bit 56</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][3]" title="MAIN[5][28][3]">
<a href="#virtex5-CMT-PLL-DRP[16][6]">PLL:  DRP[16] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[54]">PLL:  PLL_EN_CNTRL bit 54</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][3]" title="MAIN[5][29][3]">
<a href="#virtex5-CMT-PLL-DRP[16][7]">PLL:  DRP[16] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[55]">PLL:  PLL_EN_CNTRL bit 55</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][2]" title="MAIN[5][28][2]">
<a href="#virtex5-CMT-PLL-DRP[16][5]">PLL:  DRP[16] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[53]">PLL:  PLL_EN_CNTRL bit 53</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][2]" title="MAIN[5][29][2]">
<a href="#virtex5-CMT-PLL-DRP[16][4]">PLL:  DRP[16] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[52]">PLL:  PLL_EN_CNTRL bit 52</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][1]" title="MAIN[5][28][1]">
<a href="#virtex5-CMT-PLL-DRP[16][2]">PLL:  DRP[16] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[50]">PLL:  PLL_EN_CNTRL bit 50</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][1]" title="MAIN[5][29][1]">
<a href="#virtex5-CMT-PLL-DRP[16][3]">PLL:  DRP[16] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[51]">PLL:  PLL_EN_CNTRL bit 51</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[5][28][0]" title="MAIN[5][28][0]">
<a href="#virtex5-CMT-PLL-DRP[16][1]">PLL:  DRP[16] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[49]">PLL:  PLL_EN_CNTRL bit 49</a>
</td>
<td id="virtex5-CMT-bit-MAIN[5][29][0]" title="MAIN[5][29][0]">
<a href="#virtex5-CMT-PLL-DRP[16][0]">PLL:  DRP[16] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_EN_CNTRL[48]">PLL:  PLL_EN_CNTRL bit 48</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT rect MAIN[6]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][63]" title="MAIN[6][28][63]">
<a href="#virtex5-CMT-PLL-DRP[31][14]">PLL:  DRP[31] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_AVDD_COMP_SET[0]">PLL:  PLL_AVDD_COMP_SET bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][63]" title="MAIN[6][29][63]">
<a href="#virtex5-CMT-PLL-DRP[31][15]">PLL:  DRP[31] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_AVDD_COMP_SET[1]">PLL:  PLL_AVDD_COMP_SET bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][62]" title="MAIN[6][28][62]">
<a href="#virtex5-CMT-PLL-DRP[31][13]">PLL:  DRP[31] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_AVDD_VBG_PD[1]">PLL:  PLL_AVDD_VBG_PD bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][62]" title="MAIN[6][29][62]">
<a href="#virtex5-CMT-PLL-DRP[31][12]">PLL:  DRP[31] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_AVDD_VBG_PD[0]">PLL:  PLL_AVDD_VBG_PD bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][61]" title="MAIN[6][28][61]">
<a href="#virtex5-CMT-PLL-DRP[31][10]">PLL:  DRP[31] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_AVDD_VBG_SEL[2]">PLL:  PLL_AVDD_VBG_SEL bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][61]" title="MAIN[6][29][61]">
<a href="#virtex5-CMT-PLL-DRP[31][11]">PLL:  DRP[31] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_AVDD_VBG_SEL[3]">PLL:  PLL_AVDD_VBG_SEL bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][60]" title="MAIN[6][28][60]">
<a href="#virtex5-CMT-PLL-DRP[31][9]">PLL:  DRP[31] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_AVDD_VBG_SEL[1]">PLL:  PLL_AVDD_VBG_SEL bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][60]" title="MAIN[6][29][60]">
<a href="#virtex5-CMT-PLL-DRP[31][8]">PLL:  DRP[31] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_AVDD_VBG_SEL[0]">PLL:  PLL_AVDD_VBG_SEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][59]" title="MAIN[6][28][59]">
<a href="#virtex5-CMT-PLL-DRP[31][6]">PLL:  DRP[31] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_DVDD_COMP_SET[0]">PLL:  PLL_DVDD_COMP_SET bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][59]" title="MAIN[6][29][59]">
<a href="#virtex5-CMT-PLL-DRP[31][7]">PLL:  DRP[31] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_DVDD_COMP_SET[1]">PLL:  PLL_DVDD_COMP_SET bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][58]" title="MAIN[6][28][58]">
<a href="#virtex5-CMT-PLL-DRP[31][5]">PLL:  DRP[31] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_DVDD_VBG_PD[1]">PLL:  PLL_DVDD_VBG_PD bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][58]" title="MAIN[6][29][58]">
<a href="#virtex5-CMT-PLL-DRP[31][4]">PLL:  DRP[31] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_DVDD_VBG_PD[0]">PLL:  PLL_DVDD_VBG_PD bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][57]" title="MAIN[6][28][57]">
<a href="#virtex5-CMT-PLL-DRP[31][2]">PLL:  DRP[31] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_DVDD_VBG_SEL[2]">PLL:  PLL_DVDD_VBG_SEL bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][57]" title="MAIN[6][29][57]">
<a href="#virtex5-CMT-PLL-DRP[31][3]">PLL:  DRP[31] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_DVDD_VBG_SEL[3]">PLL:  PLL_DVDD_VBG_SEL bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][56]" title="MAIN[6][28][56]">
<a href="#virtex5-CMT-PLL-DRP[31][1]">PLL:  DRP[31] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_DVDD_VBG_SEL[1]">PLL:  PLL_DVDD_VBG_SEL bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][56]" title="MAIN[6][29][56]">
<a href="#virtex5-CMT-PLL-DRP[31][0]">PLL:  DRP[31] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_DVDD_VBG_SEL[0]">PLL:  PLL_DVDD_VBG_SEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][55]" title="MAIN[6][28][55]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_PLL_SKEWCLKIN2-2">SPEC_INT: mux CELL[0].OMUX_PLL_SKEWCLKIN2 bit 2</a>
<a href="#virtex5-CMT-PLL-DRP[30][14]">PLL:  DRP[30] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][55]" title="MAIN[6][29][55]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_PLL_SKEWCLKIN2-1">SPEC_INT: mux CELL[0].OMUX_PLL_SKEWCLKIN2 bit 1</a>
<a href="#virtex5-CMT-PLL-DRP[30][15]">PLL:  DRP[30] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][54]" title="MAIN[6][28][54]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_PLL_SKEWCLKIN2-0">SPEC_INT: mux CELL[0].OMUX_PLL_SKEWCLKIN2 bit 0</a>
<a href="#virtex5-CMT-PLL-DRP[30][13]">PLL:  DRP[30] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][54]" title="MAIN[6][29][54]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_PLL_SKEWCLKIN1-2">SPEC_INT: mux CELL[0].OMUX_PLL_SKEWCLKIN1 bit 2</a>
<a href="#virtex5-CMT-PLL-DRP[30][12]">PLL:  DRP[30] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][53]" title="MAIN[6][28][53]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_PLL_SKEWCLKIN1-1">SPEC_INT: mux CELL[0].OMUX_PLL_SKEWCLKIN1 bit 1</a>
<a href="#virtex5-CMT-PLL-DRP[30][10]">PLL:  DRP[30] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][53]" title="MAIN[6][29][53]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_PLL_SKEWCLKIN1-0">SPEC_INT: mux CELL[0].OMUX_PLL_SKEWCLKIN1 bit 0</a>
<a href="#virtex5-CMT-PLL-DRP[30][11]">PLL:  DRP[30] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][52]" title="MAIN[6][28][52]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKFB-3">SPEC_INT: mux CELL[0].IMUX_PLL_CLKFB bit 3</a>
<a href="#virtex5-CMT-PLL-DRP[30][9]">PLL:  DRP[30] bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][52]" title="MAIN[6][29][52]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKFB-4">SPEC_INT: mux CELL[0].IMUX_PLL_CLKFB bit 4</a>
<a href="#virtex5-CMT-PLL-DRP[30][8]">PLL:  DRP[30] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][51]" title="MAIN[6][28][51]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKFB-2">SPEC_INT: mux CELL[0].IMUX_PLL_CLKFB bit 2</a>
<a href="#virtex5-CMT-PLL-DRP[30][6]">PLL:  DRP[30] bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][51]" title="MAIN[6][29][51]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKFB-1">SPEC_INT: mux CELL[0].IMUX_PLL_CLKFB bit 1</a>
<a href="#virtex5-CMT-PLL-DRP[30][7]">PLL:  DRP[30] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][50]" title="MAIN[6][28][50]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKFB-0">SPEC_INT: mux CELL[0].IMUX_PLL_CLKFB bit 0</a>
<a href="#virtex5-CMT-PLL-DRP[30][5]">PLL:  DRP[30] bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][50]" title="MAIN[6][29][50]">
<a href="#virtex5-CMT-PLL-DRP[30][4]">PLL:  DRP[30] bit 4</a>
<a href="#virtex5-CMT-PLL-CLKINSEL_STATIC_VAL[0]">PLL:  CLKINSEL_STATIC_VAL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][49]" title="MAIN[6][28][49]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKIN1-CELL[0].IMUX_PLL_CLKIN2-3">SPEC_INT: pair mux (CELL[0].IMUX_PLL_CLKIN1, CELL[0].IMUX_PLL_CLKIN2) bit 3</a>
<a href="#virtex5-CMT-PLL-DRP[30][2]">PLL:  DRP[30] bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][49]" title="MAIN[6][29][49]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKIN1-CELL[0].IMUX_PLL_CLKIN2-2">SPEC_INT: pair mux (CELL[0].IMUX_PLL_CLKIN1, CELL[0].IMUX_PLL_CLKIN2) bit 2</a>
<a href="#virtex5-CMT-PLL-DRP[30][3]">PLL:  DRP[30] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][48]" title="MAIN[6][28][48]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKIN1-CELL[0].IMUX_PLL_CLKIN2-0">SPEC_INT: pair mux (CELL[0].IMUX_PLL_CLKIN1, CELL[0].IMUX_PLL_CLKIN2) bit 0</a>
<a href="#virtex5-CMT-PLL-DRP[30][1]">PLL:  DRP[30] bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][48]" title="MAIN[6][29][48]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_PLL_CLKIN1-CELL[0].IMUX_PLL_CLKIN2-1">SPEC_INT: pair mux (CELL[0].IMUX_PLL_CLKIN1, CELL[0].IMUX_PLL_CLKIN2) bit 1</a>
<a href="#virtex5-CMT-PLL-DRP[30][0]">PLL:  DRP[30] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][47]" title="MAIN[6][28][47]">
<a href="#virtex5-CMT-PLL-inpinv-SKEWSTB">PLL: invert SKEWSTB</a>
<a href="#virtex5-CMT-PLL-DRP[29][14]">PLL:  DRP[29] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][47]" title="MAIN[6][29][47]">
<a href="#virtex5-CMT-PLL-inpinv-SKEWRST">PLL: invert SKEWRST</a>
<a href="#virtex5-CMT-PLL-DRP[29][15]">PLL:  DRP[29] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][46]" title="MAIN[6][28][46]">
<a href="#virtex5-CMT-PLL-inpinv-SKEWCLKIN2">PLL: invert SKEWCLKIN2</a>
<a href="#virtex5-CMT-PLL-DRP[29][13]">PLL:  DRP[29] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][46]" title="MAIN[6][29][46]">
<a href="#virtex5-CMT-PLL-inpinv-SKEWCLKIN1">PLL: invert SKEWCLKIN1</a>
<a href="#virtex5-CMT-PLL-DRP[29][12]">PLL:  DRP[29] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][45]" title="MAIN[6][28][45]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OUT_CMT[10]-2">SPEC_INT: mux CELL[0].OUT_CMT[10] bit 2</a>
<a href="#virtex5-CMT-PLL-DRP[29][10]">PLL:  DRP[29] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][45]" title="MAIN[6][29][45]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OUT_CMT[10]-1">SPEC_INT: mux CELL[0].OUT_CMT[10] bit 1</a>
<a href="#virtex5-CMT-PLL-DRP[29][11]">PLL:  DRP[29] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][44]" title="MAIN[6][28][44]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OUT_CMT[10]-0">SPEC_INT: mux CELL[0].OUT_CMT[10] bit 0</a>
<a href="#virtex5-CMT-PLL-DRP[29][9]">PLL:  DRP[29] bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][44]" title="MAIN[6][29][44]">
<a href="#virtex5-CMT-PLL-inpinv-CLKINSEL">PLL: !invert CLKINSEL</a>
<a href="#virtex5-CMT-PLL-DRP[29][8]">PLL:  DRP[29] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][43]" title="MAIN[6][28][43]">
<a href="#virtex5-CMT-PLL-DRP[29][6]">PLL:  DRP[29] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKCNTRL[0]">PLL: ! PLL_CLKCNTRL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][43]" title="MAIN[6][29][43]">
<a href="#virtex5-CMT-PLL-DRP[29][7]">PLL:  DRP[29] bit 7</a>
<a href="#virtex5-CMT-PLL-CLKINSEL_MODE_DYNAMIC">PLL:  CLKINSEL_MODE_DYNAMIC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][42]" title="MAIN[6][28][42]">
<a href="#virtex5-CMT-PLL-inpinv-ENOUTSYNC">PLL: invert ENOUTSYNC</a>
<a href="#virtex5-CMT-PLL-DRP[29][5]">PLL:  DRP[29] bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][42]" title="MAIN[6][29][42]">
<a href="#virtex5-CMT-PLL-inpinv-CLKBRST">PLL: invert CLKBRST</a>
<a href="#virtex5-CMT-PLL-DRP[29][4]">PLL:  DRP[29] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][41]" title="MAIN[6][28][41]">
<a href="#virtex5-CMT-PLL-inpinv-MANPULF">PLL: invert MANPULF</a>
<a href="#virtex5-CMT-PLL-DRP[29][2]">PLL:  DRP[29] bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][41]" title="MAIN[6][29][41]">
<a href="#virtex5-CMT-PLL-inpinv-REL">PLL: invert REL</a>
<a href="#virtex5-CMT-PLL-DRP[29][3]">PLL:  DRP[29] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][40]" title="MAIN[6][28][40]">
<a href="#virtex5-CMT-PLL-inpinv-MANPDLF">PLL: invert MANPDLF</a>
<a href="#virtex5-CMT-PLL-DRP[29][1]">PLL:  DRP[29] bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][40]" title="MAIN[6][29][40]">
<a href="#virtex5-CMT-PLL-inpinv-RST">PLL: invert RST</a>
<a href="#virtex5-CMT-PLL-DRP[29][0]">PLL:  DRP[29] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][39]" title="MAIN[6][28][39]">
<a href="#virtex5-CMT-PLL-DRP[28][14]">PLL:  DRP[28] bit 14</a>
<a href="#virtex5-CMT-PLL-CLKOUT0_DESKEW_ADJUST[3]">PLL:  CLKOUT0_DESKEW_ADJUST bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][39]" title="MAIN[6][29][39]">
<a href="#virtex5-CMT-PLL-DRP[28][15]">PLL:  DRP[28] bit 15</a>
<a href="#virtex5-CMT-PLL-CLKOUT0_DESKEW_ADJUST[4]">PLL:  CLKOUT0_DESKEW_ADJUST bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][38]" title="MAIN[6][28][38]">
<a href="#virtex5-CMT-PLL-DRP[28][13]">PLL:  DRP[28] bit 13</a>
<a href="#virtex5-CMT-PLL-CLKOUT0_DESKEW_ADJUST[2]">PLL:  CLKOUT0_DESKEW_ADJUST bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][38]" title="MAIN[6][29][38]">
<a href="#virtex5-CMT-PLL-DRP[28][12]">PLL:  DRP[28] bit 12</a>
<a href="#virtex5-CMT-PLL-CLKOUT0_DESKEW_ADJUST[1]">PLL:  CLKOUT0_DESKEW_ADJUST bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][37]" title="MAIN[6][28][37]">
<a href="#virtex5-CMT-PLL-DRP[28][10]">PLL:  DRP[28] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][37]" title="MAIN[6][29][37]">
<a href="#virtex5-CMT-PLL-DRP[28][11]">PLL:  DRP[28] bit 11</a>
<a href="#virtex5-CMT-PLL-CLKOUT0_DESKEW_ADJUST[0]">PLL:  CLKOUT0_DESKEW_ADJUST bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][36]" title="MAIN[6][28][36]">
<a href="#virtex5-CMT-PLL-DRP[28][9]">PLL:  DRP[28] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_CLK0MX[1]">PLL:  PLL_CLK0MX bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][36]" title="MAIN[6][29][36]">
<a href="#virtex5-CMT-PLL-DRP[28][8]">PLL:  DRP[28] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_CLK0MX[0]">PLL:  PLL_CLK0MX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][35]" title="MAIN[6][28][35]">
<a href="#virtex5-CMT-PLL-DRP[28][6]">PLL:  DRP[28] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_NOCOUNT">PLL:  PLL_CLKOUT0_NOCOUNT</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][35]" title="MAIN[6][29][35]">
<a href="#virtex5-CMT-PLL-DRP[28][7]">PLL:  DRP[28] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_EDGE">PLL:  PLL_CLKOUT0_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][34]" title="MAIN[6][28][34]">
<a href="#virtex5-CMT-PLL-DRP[28][5]">PLL:  DRP[28] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_DT[5]">PLL:  PLL_CLKOUT0_DT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][34]" title="MAIN[6][29][34]">
<a href="#virtex5-CMT-PLL-DRP[28][4]">PLL:  DRP[28] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_DT[4]">PLL:  PLL_CLKOUT0_DT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][33]" title="MAIN[6][28][33]">
<a href="#virtex5-CMT-PLL-DRP[28][2]">PLL:  DRP[28] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_DT[2]">PLL:  PLL_CLKOUT0_DT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][33]" title="MAIN[6][29][33]">
<a href="#virtex5-CMT-PLL-DRP[28][3]">PLL:  DRP[28] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_DT[3]">PLL:  PLL_CLKOUT0_DT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][32]" title="MAIN[6][28][32]">
<a href="#virtex5-CMT-PLL-DRP[28][1]">PLL:  DRP[28] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_DT[1]">PLL:  PLL_CLKOUT0_DT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][32]" title="MAIN[6][29][32]">
<a href="#virtex5-CMT-PLL-DRP[28][0]">PLL:  DRP[28] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_DT[0]">PLL:  PLL_CLKOUT0_DT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][31]" title="MAIN[6][28][31]">
<a href="#virtex5-CMT-PLL-DRP[27][14]">PLL:  DRP[27] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_PM[1]">PLL:  PLL_CLKOUT0_PM bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][31]" title="MAIN[6][29][31]">
<a href="#virtex5-CMT-PLL-DRP[27][15]">PLL:  DRP[27] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_PM[2]">PLL:  PLL_CLKOUT0_PM bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][30]" title="MAIN[6][28][30]">
<a href="#virtex5-CMT-PLL-DRP[27][13]">PLL:  DRP[27] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_PM[0]">PLL:  PLL_CLKOUT0_PM bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][30]" title="MAIN[6][29][30]">
<a href="#virtex5-CMT-PLL-DRP[27][12]">PLL:  DRP[27] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_EN">PLL:  PLL_CLKOUT0_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][29]" title="MAIN[6][28][29]">
<a href="#virtex5-CMT-PLL-DRP[27][10]">PLL:  DRP[27] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_HT[4]">PLL:  PLL_CLKOUT0_HT bit 4</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][29]" title="MAIN[6][29][29]">
<a href="#virtex5-CMT-PLL-DRP[27][11]">PLL:  DRP[27] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_HT[5]">PLL:  PLL_CLKOUT0_HT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][28]" title="MAIN[6][28][28]">
<a href="#virtex5-CMT-PLL-DRP[27][9]">PLL:  DRP[27] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_HT[3]">PLL:  PLL_CLKOUT0_HT bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][28]" title="MAIN[6][29][28]">
<a href="#virtex5-CMT-PLL-DRP[27][8]">PLL:  DRP[27] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_HT[2]">PLL:  PLL_CLKOUT0_HT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][27]" title="MAIN[6][28][27]">
<a href="#virtex5-CMT-PLL-DRP[27][6]">PLL:  DRP[27] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_HT[0]">PLL:  PLL_CLKOUT0_HT bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][27]" title="MAIN[6][29][27]">
<a href="#virtex5-CMT-PLL-DRP[27][7]">PLL:  DRP[27] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_HT[1]">PLL:  PLL_CLKOUT0_HT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][26]" title="MAIN[6][28][26]">
<a href="#virtex5-CMT-PLL-DRP[27][5]">PLL:  DRP[27] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_LT[5]">PLL:  PLL_CLKOUT0_LT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][26]" title="MAIN[6][29][26]">
<a href="#virtex5-CMT-PLL-DRP[27][4]">PLL:  DRP[27] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_LT[4]">PLL:  PLL_CLKOUT0_LT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][25]" title="MAIN[6][28][25]">
<a href="#virtex5-CMT-PLL-DRP[27][2]">PLL:  DRP[27] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_LT[2]">PLL:  PLL_CLKOUT0_LT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][25]" title="MAIN[6][29][25]">
<a href="#virtex5-CMT-PLL-DRP[27][3]">PLL:  DRP[27] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_LT[3]">PLL:  PLL_CLKOUT0_LT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][24]" title="MAIN[6][28][24]">
<a href="#virtex5-CMT-PLL-DRP[27][1]">PLL:  DRP[27] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_LT[1]">PLL:  PLL_CLKOUT0_LT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][24]" title="MAIN[6][29][24]">
<a href="#virtex5-CMT-PLL-DRP[27][0]">PLL:  DRP[27] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT0_LT[0]">PLL:  PLL_CLKOUT0_LT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][23]" title="MAIN[6][28][23]">
<a href="#virtex5-CMT-PLL-DRP[26][14]">PLL:  DRP[26] bit 14</a>
<a href="#virtex5-CMT-PLL-CLKOUT1_DESKEW_ADJUST[3]">PLL:  CLKOUT1_DESKEW_ADJUST bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][23]" title="MAIN[6][29][23]">
<a href="#virtex5-CMT-PLL-DRP[26][15]">PLL:  DRP[26] bit 15</a>
<a href="#virtex5-CMT-PLL-CLKOUT1_DESKEW_ADJUST[4]">PLL:  CLKOUT1_DESKEW_ADJUST bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][22]" title="MAIN[6][28][22]">
<a href="#virtex5-CMT-PLL-DRP[26][13]">PLL:  DRP[26] bit 13</a>
<a href="#virtex5-CMT-PLL-CLKOUT1_DESKEW_ADJUST[2]">PLL:  CLKOUT1_DESKEW_ADJUST bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][22]" title="MAIN[6][29][22]">
<a href="#virtex5-CMT-PLL-DRP[26][12]">PLL:  DRP[26] bit 12</a>
<a href="#virtex5-CMT-PLL-CLKOUT1_DESKEW_ADJUST[1]">PLL:  CLKOUT1_DESKEW_ADJUST bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][21]" title="MAIN[6][28][21]">
<a href="#virtex5-CMT-PLL-DRP[26][10]">PLL:  DRP[26] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][21]" title="MAIN[6][29][21]">
<a href="#virtex5-CMT-PLL-DRP[26][11]">PLL:  DRP[26] bit 11</a>
<a href="#virtex5-CMT-PLL-CLKOUT1_DESKEW_ADJUST[0]">PLL:  CLKOUT1_DESKEW_ADJUST bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][20]" title="MAIN[6][28][20]">
<a href="#virtex5-CMT-PLL-DRP[26][9]">PLL:  DRP[26] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_CLK1MX[1]">PLL:  PLL_CLK1MX bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][20]" title="MAIN[6][29][20]">
<a href="#virtex5-CMT-PLL-DRP[26][8]">PLL:  DRP[26] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_CLK1MX[0]">PLL:  PLL_CLK1MX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][19]" title="MAIN[6][28][19]">
<a href="#virtex5-CMT-PLL-DRP[26][6]">PLL:  DRP[26] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_NOCOUNT">PLL:  PLL_CLKOUT1_NOCOUNT</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][19]" title="MAIN[6][29][19]">
<a href="#virtex5-CMT-PLL-DRP[26][7]">PLL:  DRP[26] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_EDGE">PLL:  PLL_CLKOUT1_EDGE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][18]" title="MAIN[6][28][18]">
<a href="#virtex5-CMT-PLL-DRP[26][5]">PLL:  DRP[26] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_DT[5]">PLL:  PLL_CLKOUT1_DT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][18]" title="MAIN[6][29][18]">
<a href="#virtex5-CMT-PLL-DRP[26][4]">PLL:  DRP[26] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_DT[4]">PLL:  PLL_CLKOUT1_DT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][17]" title="MAIN[6][28][17]">
<a href="#virtex5-CMT-PLL-DRP[26][2]">PLL:  DRP[26] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_DT[2]">PLL:  PLL_CLKOUT1_DT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][17]" title="MAIN[6][29][17]">
<a href="#virtex5-CMT-PLL-DRP[26][3]">PLL:  DRP[26] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_DT[3]">PLL:  PLL_CLKOUT1_DT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][16]" title="MAIN[6][28][16]">
<a href="#virtex5-CMT-PLL-DRP[26][1]">PLL:  DRP[26] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_DT[1]">PLL:  PLL_CLKOUT1_DT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][16]" title="MAIN[6][29][16]">
<a href="#virtex5-CMT-PLL-DRP[26][0]">PLL:  DRP[26] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_DT[0]">PLL:  PLL_CLKOUT1_DT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][15]" title="MAIN[6][28][15]">
<a href="#virtex5-CMT-PLL-DRP[25][14]">PLL:  DRP[25] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_PM[1]">PLL:  PLL_CLKOUT1_PM bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][15]" title="MAIN[6][29][15]">
<a href="#virtex5-CMT-PLL-DRP[25][15]">PLL:  DRP[25] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_PM[2]">PLL:  PLL_CLKOUT1_PM bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][14]" title="MAIN[6][28][14]">
<a href="#virtex5-CMT-PLL-DRP[25][13]">PLL:  DRP[25] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_PM[0]">PLL:  PLL_CLKOUT1_PM bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][14]" title="MAIN[6][29][14]">
<a href="#virtex5-CMT-PLL-DRP[25][12]">PLL:  DRP[25] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_EN">PLL:  PLL_CLKOUT1_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][13]" title="MAIN[6][28][13]">
<a href="#virtex5-CMT-PLL-DRP[25][10]">PLL:  DRP[25] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_HT[4]">PLL:  PLL_CLKOUT1_HT bit 4</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][13]" title="MAIN[6][29][13]">
<a href="#virtex5-CMT-PLL-DRP[25][11]">PLL:  DRP[25] bit 11</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_HT[5]">PLL:  PLL_CLKOUT1_HT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][12]" title="MAIN[6][28][12]">
<a href="#virtex5-CMT-PLL-DRP[25][9]">PLL:  DRP[25] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_HT[3]">PLL:  PLL_CLKOUT1_HT bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][12]" title="MAIN[6][29][12]">
<a href="#virtex5-CMT-PLL-DRP[25][8]">PLL:  DRP[25] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_HT[2]">PLL:  PLL_CLKOUT1_HT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][11]" title="MAIN[6][28][11]">
<a href="#virtex5-CMT-PLL-DRP[25][6]">PLL:  DRP[25] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_HT[0]">PLL:  PLL_CLKOUT1_HT bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][11]" title="MAIN[6][29][11]">
<a href="#virtex5-CMT-PLL-DRP[25][7]">PLL:  DRP[25] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_HT[1]">PLL:  PLL_CLKOUT1_HT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][10]" title="MAIN[6][28][10]">
<a href="#virtex5-CMT-PLL-DRP[25][5]">PLL:  DRP[25] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_LT[5]">PLL:  PLL_CLKOUT1_LT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][10]" title="MAIN[6][29][10]">
<a href="#virtex5-CMT-PLL-DRP[25][4]">PLL:  DRP[25] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_LT[4]">PLL:  PLL_CLKOUT1_LT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][9]" title="MAIN[6][28][9]">
<a href="#virtex5-CMT-PLL-DRP[25][2]">PLL:  DRP[25] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_LT[2]">PLL:  PLL_CLKOUT1_LT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][9]" title="MAIN[6][29][9]">
<a href="#virtex5-CMT-PLL-DRP[25][3]">PLL:  DRP[25] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_LT[3]">PLL:  PLL_CLKOUT1_LT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][8]" title="MAIN[6][28][8]">
<a href="#virtex5-CMT-PLL-DRP[25][1]">PLL:  DRP[25] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_LT[1]">PLL:  PLL_CLKOUT1_LT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][8]" title="MAIN[6][29][8]">
<a href="#virtex5-CMT-PLL-DRP[25][0]">PLL:  DRP[25] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_CLKOUT1_LT[0]">PLL:  PLL_CLKOUT1_LT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][7]" title="MAIN[6][28][7]">
<a href="#virtex5-CMT-PLL-DRP[24][14]">PLL:  DRP[24] bit 14</a>
<a href="#virtex5-CMT-PLL-PLL_CLKBURST_CNT[1]">PLL:  PLL_CLKBURST_CNT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][7]" title="MAIN[6][29][7]">
<a href="#virtex5-CMT-PLL-DRP[24][15]">PLL:  DRP[24] bit 15</a>
<a href="#virtex5-CMT-PLL-PLL_CLKBURST_CNT[2]">PLL:  PLL_CLKBURST_CNT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][6]" title="MAIN[6][28][6]">
<a href="#virtex5-CMT-PLL-DRP[24][13]">PLL:  DRP[24] bit 13</a>
<a href="#virtex5-CMT-PLL-PLL_CLKBURST_CNT[0]">PLL:  PLL_CLKBURST_CNT bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][6]" title="MAIN[6][29][6]">
<a href="#virtex5-CMT-PLL-DRP[24][12]">PLL:  DRP[24] bit 12</a>
<a href="#virtex5-CMT-PLL-PLL_CLKBURST_ENABLE">PLL:  PLL_CLKBURST_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][5]" title="MAIN[6][28][5]">
<a href="#virtex5-CMT-PLL-DRP[24][10]">PLL:  DRP[24] bit 10</a>
<a href="#virtex5-CMT-PLL-PLL_EN_VCO7">PLL:  PLL_EN_VCO7</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][5]" title="MAIN[6][29][5]">
<a href="#virtex5-CMT-PLL-DRP[24][11]">PLL:  DRP[24] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][4]" title="MAIN[6][28][4]">
<a href="#virtex5-CMT-PLL-DRP[24][9]">PLL:  DRP[24] bit 9</a>
<a href="#virtex5-CMT-PLL-PLL_EN_VCO6">PLL:  PLL_EN_VCO6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][4]" title="MAIN[6][29][4]">
<a href="#virtex5-CMT-PLL-DRP[24][8]">PLL:  DRP[24] bit 8</a>
<a href="#virtex5-CMT-PLL-PLL_EN_VCO5">PLL:  PLL_EN_VCO5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][3]" title="MAIN[6][28][3]">
<a href="#virtex5-CMT-PLL-DRP[24][6]">PLL:  DRP[24] bit 6</a>
<a href="#virtex5-CMT-PLL-PLL_EN_VCO3">PLL:  PLL_EN_VCO3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][3]" title="MAIN[6][29][3]">
<a href="#virtex5-CMT-PLL-DRP[24][7]">PLL:  DRP[24] bit 7</a>
<a href="#virtex5-CMT-PLL-PLL_EN_VCO4">PLL:  PLL_EN_VCO4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][2]" title="MAIN[6][28][2]">
<a href="#virtex5-CMT-PLL-DRP[24][5]">PLL:  DRP[24] bit 5</a>
<a href="#virtex5-CMT-PLL-PLL_EN_VCO2">PLL:  PLL_EN_VCO2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][2]" title="MAIN[6][29][2]">
<a href="#virtex5-CMT-PLL-DRP[24][4]">PLL:  DRP[24] bit 4</a>
<a href="#virtex5-CMT-PLL-PLL_EN_VCO1">PLL:  PLL_EN_VCO1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][1]" title="MAIN[6][28][1]">
<a href="#virtex5-CMT-PLL-DRP[24][2]">PLL:  DRP[24] bit 2</a>
<a href="#virtex5-CMT-PLL-PLL_EN_VCO_DIV6">PLL:  PLL_EN_VCO_DIV6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][1]" title="MAIN[6][29][1]">
<a href="#virtex5-CMT-PLL-DRP[24][3]">PLL:  DRP[24] bit 3</a>
<a href="#virtex5-CMT-PLL-PLL_EN_VCO0">PLL:  PLL_EN_VCO0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[6][28][0]" title="MAIN[6][28][0]">
<a href="#virtex5-CMT-PLL-DRP[24][1]">PLL:  DRP[24] bit 1</a>
<a href="#virtex5-CMT-PLL-PLL_EN_VCO_DIV1">PLL:  PLL_EN_VCO_DIV1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[6][29][0]" title="MAIN[6][29][0]">
<a href="#virtex5-CMT-PLL-DRP[24][0]">PLL:  DRP[24] bit 0</a>
<a href="#virtex5-CMT-PLL-PLL_DIRECT_PATH_CNTRL">PLL:  PLL_DIRECT_PATH_CNTRL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT rect MAIN[7]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][63]" title="MAIN[7][28][63]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][14]">DCM[1]:  DRP[7] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-DFS_AVE_FREQ_SAMPLE_INTERVAL[1]">DCM[1]:  DFS_AVE_FREQ_SAMPLE_INTERVAL bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][63]" title="MAIN[7][29][63]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][15]">DCM[1]:  DRP[7] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-DFS_AVE_FREQ_SAMPLE_INTERVAL[2]">DCM[1]:  DFS_AVE_FREQ_SAMPLE_INTERVAL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][62]" title="MAIN[7][28][62]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][13]">DCM[1]:  DRP[7] bit 13</a>
<a href="#virtex5-CMT-DCM[1]-DFS_AVE_FREQ_SAMPLE_INTERVAL[0]">DCM[1]:  DFS_AVE_FREQ_SAMPLE_INTERVAL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][62]" title="MAIN[7][29][62]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][12]">DCM[1]:  DRP[7] bit 12</a>
<a href="#virtex5-CMT-DCM[1]-DFS_CUSTOM_FAST_SYNC[3]">DCM[1]:  DFS_CUSTOM_FAST_SYNC bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][61]" title="MAIN[7][28][61]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][10]">DCM[1]:  DRP[7] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-DFS_CUSTOM_FAST_SYNC[1]">DCM[1]:  DFS_CUSTOM_FAST_SYNC bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][61]" title="MAIN[7][29][61]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][11]">DCM[1]:  DRP[7] bit 11</a>
<a href="#virtex5-CMT-DCM[1]-DFS_CUSTOM_FAST_SYNC[2]">DCM[1]:  DFS_CUSTOM_FAST_SYNC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][60]" title="MAIN[7][28][60]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][9]">DCM[1]:  DRP[7] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-DFS_CUSTOM_FAST_SYNC[0]">DCM[1]:  DFS_CUSTOM_FAST_SYNC bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][60]" title="MAIN[7][29][60]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][8]">DCM[1]:  DRP[7] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-DCM_CLKDV_CLKFX_ALIGNMENT">DCM[1]:  DCM_CLKDV_CLKFX_ALIGNMENT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][59]" title="MAIN[7][28][59]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][6]">DCM[1]:  DRP[7] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-DFS_MPW_LOW">DCM[1]:  DFS_MPW_LOW</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][59]" title="MAIN[7][29][59]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][7]">DCM[1]:  DRP[7] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-DFS_MPW_HIGH">DCM[1]:  DFS_MPW_HIGH</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][58]" title="MAIN[7][28][58]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][5]">DCM[1]:  DRP[7] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-DCM_UNUSED_TAPS_POWERDOWN[0]">DCM[1]:  DCM_UNUSED_TAPS_POWERDOWN bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][58]" title="MAIN[7][29][58]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][4]">DCM[1]:  DRP[7] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DFS_EN_RELRST_B">DCM[1]: ! DFS_EN_RELRST_B</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][57]" title="MAIN[7][28][57]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][2]">DCM[1]:  DRP[7] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-OUT_CONCUR_ENABLE">DCM[1]:  OUT_CONCUR_ENABLE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][57]" title="MAIN[7][29][57]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][3]">DCM[1]:  DRP[7] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DFS_OUTPUT_PSDLY_ON_CONCUR">DCM[1]:  DFS_OUTPUT_PSDLY_ON_CONCUR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][56]" title="MAIN[7][28][56]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][1]">DCM[1]:  DRP[7] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-OUT_CLKFX180_ENABLE">DCM[1]:  OUT_CLKFX180_ENABLE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][56]" title="MAIN[7][29][56]">
<a href="#virtex5-CMT-DCM[1]-DRP[7][0]">DCM[1]:  DRP[7] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-OUT_CLKFX_ENABLE">DCM[1]:  OUT_CLKFX_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][55]" title="MAIN[7][28][55]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][14]">DCM[1]:  DRP[6] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][55]" title="MAIN[7][29][55]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][15]">DCM[1]:  DRP[6] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][54]" title="MAIN[7][28][54]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][13]">DCM[1]:  DRP[6] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][54]" title="MAIN[7][29][54]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][12]">DCM[1]:  DRP[6] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][53]" title="MAIN[7][28][53]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][10]">DCM[1]:  DRP[6] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][53]" title="MAIN[7][29][53]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][11]">DCM[1]:  DRP[6] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][52]" title="MAIN[7][28][52]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][9]">DCM[1]:  DRP[6] bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][52]" title="MAIN[7][29][52]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][8]">DCM[1]:  DRP[6] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][51]" title="MAIN[7][28][51]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][6]">DCM[1]:  DRP[6] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TWEAK[6]">DCM[1]:  DFS_TWEAK bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][51]" title="MAIN[7][29][51]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][7]">DCM[1]:  DRP[6] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TWEAK[7]">DCM[1]:  DFS_TWEAK bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][50]" title="MAIN[7][28][50]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][5]">DCM[1]:  DRP[6] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TWEAK[5]">DCM[1]:  DFS_TWEAK bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][50]" title="MAIN[7][29][50]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][4]">DCM[1]:  DRP[6] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TWEAK[4]">DCM[1]:  DFS_TWEAK bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][49]" title="MAIN[7][28][49]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][2]">DCM[1]:  DRP[6] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TWEAK[2]">DCM[1]:  DFS_TWEAK bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][49]" title="MAIN[7][29][49]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][3]">DCM[1]:  DRP[6] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TWEAK[3]">DCM[1]:  DFS_TWEAK bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][48]" title="MAIN[7][28][48]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][1]">DCM[1]:  DRP[6] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TWEAK[1]">DCM[1]:  DFS_TWEAK bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][48]" title="MAIN[7][29][48]">
<a href="#virtex5-CMT-DCM[1]-DRP[6][0]">DCM[1]:  DRP[6] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TWEAK[0]">DCM[1]:  DFS_TWEAK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][47]" title="MAIN[7][28][47]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][14]">DCM[1]:  DRP[5] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][47]" title="MAIN[7][29][47]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][15]">DCM[1]:  DRP[5] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][46]" title="MAIN[7][28][46]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][13]">DCM[1]:  DRP[5] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][46]" title="MAIN[7][29][46]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][12]">DCM[1]:  DRP[5] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][45]" title="MAIN[7][28][45]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][10]">DCM[1]:  DRP[5] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TAPTRIM[10]">DCM[1]:  DFS_TAPTRIM bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][45]" title="MAIN[7][29][45]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][11]">DCM[1]:  DRP[5] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][44]" title="MAIN[7][28][44]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][9]">DCM[1]:  DRP[5] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TAPTRIM[9]">DCM[1]:  DFS_TAPTRIM bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][44]" title="MAIN[7][29][44]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][8]">DCM[1]:  DRP[5] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TAPTRIM[8]">DCM[1]:  DFS_TAPTRIM bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][43]" title="MAIN[7][28][43]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][6]">DCM[1]:  DRP[5] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TAPTRIM[6]">DCM[1]:  DFS_TAPTRIM bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][43]" title="MAIN[7][29][43]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][7]">DCM[1]:  DRP[5] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TAPTRIM[7]">DCM[1]:  DFS_TAPTRIM bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][42]" title="MAIN[7][28][42]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][5]">DCM[1]:  DRP[5] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TAPTRIM[5]">DCM[1]:  DFS_TAPTRIM bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][42]" title="MAIN[7][29][42]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][4]">DCM[1]:  DRP[5] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TAPTRIM[4]">DCM[1]:  DFS_TAPTRIM bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][41]" title="MAIN[7][28][41]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][2]">DCM[1]:  DRP[5] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TAPTRIM[2]">DCM[1]:  DFS_TAPTRIM bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][41]" title="MAIN[7][29][41]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][3]">DCM[1]:  DRP[5] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TAPTRIM[3]">DCM[1]:  DFS_TAPTRIM bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][40]" title="MAIN[7][28][40]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][1]">DCM[1]:  DRP[5] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TAPTRIM[1]">DCM[1]:  DFS_TAPTRIM bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][40]" title="MAIN[7][29][40]">
<a href="#virtex5-CMT-DCM[1]-DRP[5][0]">DCM[1]:  DRP[5] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DFS_TAPTRIM[0]">DCM[1]:  DFS_TAPTRIM bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][39]" title="MAIN[7][28][39]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][14]">DCM[1]:  DRP[4] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-DFS_EN">DCM[1]:  DFS_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][39]" title="MAIN[7][29][39]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][15]">DCM[1]:  DRP[4] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-DFS_FAST_UPDATE">DCM[1]:  DFS_FAST_UPDATE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][38]" title="MAIN[7][28][38]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][13]">DCM[1]:  DRP[4] bit 13</a>
<a href="#virtex5-CMT-DCM[1]-DFS_SYNC_TO_DLL">DCM[1]:  DFS_SYNC_TO_DLL</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][38]" title="MAIN[7][29][38]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][12]">DCM[1]:  DRP[4] bit 12</a>
<a href="#virtex5-CMT-DCM[1]-DCM_CLKFB_IODLY_MUXINSEL[0]">DCM[1]:  DCM_CLKFB_IODLY_MUXINSEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][37]" title="MAIN[7][28][37]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][10]">DCM[1]:  DRP[4] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-CLKIN_DIVIDE_BY_2">DCM[1]:  CLKIN_DIVIDE_BY_2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][37]" title="MAIN[7][29][37]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][11]">DCM[1]:  DRP[4] bit 11</a>
<a href="#virtex5-CMT-DCM[1]-DCM_CLKIN_IODLY_MUXINSEL[0]">DCM[1]:  DCM_CLKIN_IODLY_MUXINSEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][36]" title="MAIN[7][28][36]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][9]">DCM[1]:  DRP[4] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-DCM_WAIT_PLL">DCM[1]:  DCM_WAIT_PLL</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][36]" title="MAIN[7][29][36]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][8]">DCM[1]:  DRP[4] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-DFS_SYNTH_CLOCK_SPEED[2]">DCM[1]:  DFS_SYNTH_CLOCK_SPEED bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][35]" title="MAIN[7][28][35]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][6]">DCM[1]:  DRP[4] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-DFS_SYNTH_CLOCK_SPEED[0]">DCM[1]:  DFS_SYNTH_CLOCK_SPEED bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][35]" title="MAIN[7][29][35]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][7]">DCM[1]:  DRP[4] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-DFS_SYNTH_CLOCK_SPEED[1]">DCM[1]:  DFS_SYNTH_CLOCK_SPEED bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][34]" title="MAIN[7][28][34]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][5]">DCM[1]:  DRP[4] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-DLL_SYNTH_CLOCK_SPEED[1]">DCM[1]:  DLL_SYNTH_CLOCK_SPEED bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][34]" title="MAIN[7][29][34]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][4]">DCM[1]:  DRP[4] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DLL_SYNTH_CLOCK_SPEED[0]">DCM[1]:  DLL_SYNTH_CLOCK_SPEED bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][33]" title="MAIN[7][28][33]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][2]">DCM[1]:  DRP[4] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-DCM_EXT_FB_EN">DCM[1]:  DCM_EXT_FB_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][33]" title="MAIN[7][29][33]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][3]">DCM[1]:  DRP[4] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DCM_USE_REG_READY">DCM[1]:  DCM_USE_REG_READY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][32]" title="MAIN[7][28][32]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][1]">DCM[1]:  DRP[4] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DCM_COM_PWC_FB_EN">DCM[1]:  DCM_COM_PWC_FB_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][32]" title="MAIN[7][29][32]">
<a href="#virtex5-CMT-DCM[1]-DRP[4][0]">DCM[1]:  DRP[4] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DCM_COM_PWC_REF_EN">DCM[1]:  DCM_COM_PWC_REF_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][31]" title="MAIN[7][28][31]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][14]">DCM[1]:  DRP[3] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-DCM_COM_PWC_FB_TAP[1]">DCM[1]:  DCM_COM_PWC_FB_TAP bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][31]" title="MAIN[7][29][31]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][15]">DCM[1]:  DRP[3] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-DCM_COM_PWC_FB_TAP[2]">DCM[1]:  DCM_COM_PWC_FB_TAP bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][30]" title="MAIN[7][28][30]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][13]">DCM[1]:  DRP[3] bit 13</a>
<a href="#virtex5-CMT-DCM[1]-DCM_COM_PWC_FB_TAP[0]">DCM[1]:  DCM_COM_PWC_FB_TAP bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][30]" title="MAIN[7][29][30]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][12]">DCM[1]:  DRP[3] bit 12</a>
<a href="#virtex5-CMT-DCM[1]-DCM_COM_PWC_REF_TAP[2]">DCM[1]:  DCM_COM_PWC_REF_TAP bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][29]" title="MAIN[7][28][29]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][10]">DCM[1]:  DRP[3] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-DCM_COM_PWC_REF_TAP[0]">DCM[1]:  DCM_COM_PWC_REF_TAP bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][29]" title="MAIN[7][29][29]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][11]">DCM[1]:  DRP[3] bit 11</a>
<a href="#virtex5-CMT-DCM[1]-DCM_COM_PWC_REF_TAP[1]">DCM[1]:  DCM_COM_PWC_REF_TAP bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][28]" title="MAIN[7][28][28]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][9]">DCM[1]:  DRP[3] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-DCM_PLL_RST_DCM">DCM[1]:  DCM_PLL_RST_DCM</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][28]" title="MAIN[7][29][28]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][8]">DCM[1]:  DRP[3] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][27]" title="MAIN[7][28][27]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][6]">DCM[1]:  DRP[3] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-DESKEW_ADJUST[3]">DCM[1]:  DESKEW_ADJUST bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][27]" title="MAIN[7][29][27]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][7]">DCM[1]:  DRP[3] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-DESKEW_ADJUST[4]">DCM[1]:  DESKEW_ADJUST bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][26]" title="MAIN[7][28][26]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][5]">DCM[1]:  DRP[3] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-DESKEW_ADJUST[2]">DCM[1]:  DESKEW_ADJUST bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][26]" title="MAIN[7][29][26]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][4]">DCM[1]:  DRP[3] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DESKEW_ADJUST[1]">DCM[1]:  DESKEW_ADJUST bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][25]" title="MAIN[7][28][25]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][2]">DCM[1]:  DRP[3] bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][25]" title="MAIN[7][29][25]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][3]">DCM[1]:  DRP[3] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DESKEW_ADJUST[0]">DCM[1]:  DESKEW_ADJUST bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][24]" title="MAIN[7][28][24]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][1]">DCM[1]:  DRP[3] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DCM_CLKIN_IODLY_MUXOUT_SEL[0]">DCM[1]:  DCM_CLKIN_IODLY_MUXOUT_SEL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][24]" title="MAIN[7][29][24]">
<a href="#virtex5-CMT-DCM[1]-DRP[3][0]">DCM[1]:  DRP[3] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DCM_CLKFB_IODLY_MUXOUT_SEL[0]">DCM[1]:  DCM_CLKFB_IODLY_MUXOUT_SEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][23]" title="MAIN[7][28][23]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][14]">DCM[1]:  DRP[2] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-DFS_PWRD_CLKIN_STOP_STICKY_B">DCM[1]: ! DFS_PWRD_CLKIN_STOP_STICKY_B</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][23]" title="MAIN[7][29][23]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][15]">DCM[1]:  DRP[2] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-DFS_PWRD_CLKIN_STOP_B">DCM[1]: ! DFS_PWRD_CLKIN_STOP_B</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][22]" title="MAIN[7][28][22]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][13]">DCM[1]:  DRP[2] bit 13</a>
<a href="#virtex5-CMT-DCM[1]-DFS_PWRD_REPLY_TIMES_OUT_B">DCM[1]: ! DFS_PWRD_REPLY_TIMES_OUT_B</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][22]" title="MAIN[7][29][22]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][12]">DCM[1]:  DRP[2] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][21]" title="MAIN[7][28][21]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][10]">DCM[1]:  DRP[2] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-DFS_HF_TRIM_CAL[1]">DCM[1]:  DFS_HF_TRIM_CAL bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][21]" title="MAIN[7][29][21]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][11]">DCM[1]:  DRP[2] bit 11</a>
<a href="#virtex5-CMT-DCM[1]-DFS_HF_TRIM_CAL[2]">DCM[1]:  DFS_HF_TRIM_CAL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][20]" title="MAIN[7][28][20]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][9]">DCM[1]:  DRP[2] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-DFS_HF_TRIM_CAL[0]">DCM[1]:  DFS_HF_TRIM_CAL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][20]" title="MAIN[7][29][20]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][8]">DCM[1]:  DRP[2] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-DFS_REF_ON_FX">DCM[1]:  DFS_REF_ON_FX</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][19]" title="MAIN[7][28][19]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][6]">DCM[1]:  DRP[2] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-DFS_JF_LOWER_LIMIT[3]">DCM[1]:  DFS_JF_LOWER_LIMIT bit 3</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][19]" title="MAIN[7][29][19]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][7]">DCM[1]:  DRP[2] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-DFS_OSC_ON_FX">DCM[1]:  DFS_OSC_ON_FX</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][18]" title="MAIN[7][28][18]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][5]">DCM[1]:  DRP[2] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-DFS_JF_LOWER_LIMIT[2]">DCM[1]:  DFS_JF_LOWER_LIMIT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][18]" title="MAIN[7][29][18]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][4]">DCM[1]:  DRP[2] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DFS_JF_LOWER_LIMIT[1]">DCM[1]:  DFS_JF_LOWER_LIMIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][17]" title="MAIN[7][28][17]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][2]">DCM[1]:  DRP[2] bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][17]" title="MAIN[7][29][17]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][3]">DCM[1]:  DRP[2] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DFS_JF_LOWER_LIMIT[0]">DCM[1]:  DFS_JF_LOWER_LIMIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][16]" title="MAIN[7][28][16]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][1]">DCM[1]:  DRP[2] bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][16]" title="MAIN[7][29][16]">
<a href="#virtex5-CMT-DCM[1]-DRP[2][0]">DCM[1]:  DRP[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][15]" title="MAIN[7][28][15]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][14]">DCM[1]:  DRP[1] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-DFS_HARDSYNC_B[0]">DCM[1]:  DFS_HARDSYNC_B bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][15]" title="MAIN[7][29][15]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][15]">DCM[1]:  DRP[1] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-DFS_HARDSYNC_B[1]">DCM[1]:  DFS_HARDSYNC_B bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][14]" title="MAIN[7][28][14]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][13]">DCM[1]:  DRP[1] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][14]" title="MAIN[7][29][14]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][12]">DCM[1]:  DRP[1] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][13]" title="MAIN[7][28][13]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][10]">DCM[1]:  DRP[1] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][13]" title="MAIN[7][29][13]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][11]">DCM[1]:  DRP[1] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][12]" title="MAIN[7][28][12]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][9]">DCM[1]:  DRP[1] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-DFS_EARLY_LOCK">DCM[1]:  DFS_EARLY_LOCK</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][12]" title="MAIN[7][29][12]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][8]">DCM[1]:  DRP[1] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-DFS_AVE_FREQ_GAIN[2]">DCM[1]:  DFS_AVE_FREQ_GAIN bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][11]" title="MAIN[7][28][11]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][6]">DCM[1]:  DRP[1] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-DFS_AVE_FREQ_GAIN[1]">DCM[1]:  DFS_AVE_FREQ_GAIN bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][11]" title="MAIN[7][29][11]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][7]">DCM[1]:  DRP[1] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-DFS_AVE_FREQ_GAIN[0]">DCM[1]:  DFS_AVE_FREQ_GAIN bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][10]" title="MAIN[7][28][10]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][5]">DCM[1]:  DRP[1] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-DFS_SYNTH_FAST_SYNCH[1]">DCM[1]:  DFS_SYNTH_FAST_SYNCH bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][10]" title="MAIN[7][29][10]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][4]">DCM[1]:  DRP[1] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DFS_SYNTH_FAST_SYNCH[0]">DCM[1]:  DFS_SYNTH_FAST_SYNCH bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][9]" title="MAIN[7][28][9]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][2]">DCM[1]:  DRP[1] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-DFS_FREQUENCY_MODE[0]">DCM[1]:  DFS_FREQUENCY_MODE bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][9]" title="MAIN[7][29][9]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][3]">DCM[1]:  DRP[1] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DFS_CFG_BYPASS">DCM[1]:  DFS_CFG_BYPASS</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][8]" title="MAIN[7][28][8]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][1]">DCM[1]:  DRP[1] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DFS_OSCILLATOR_MODE[0]">DCM[1]:  DFS_OSCILLATOR_MODE bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][8]" title="MAIN[7][29][8]">
<a href="#virtex5-CMT-DCM[1]-DRP[1][0]">DCM[1]:  DRP[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][7]" title="MAIN[7][28][7]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][14]">DCM[1]:  DRP[0] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][7]" title="MAIN[7][29][7]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][15]">DCM[1]:  DRP[0] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][6]" title="MAIN[7][28][6]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][13]">DCM[1]:  DRP[0] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][6]" title="MAIN[7][29][6]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][12]">DCM[1]:  DRP[0] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][5]" title="MAIN[7][28][5]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][10]">DCM[1]:  DRP[0] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][5]" title="MAIN[7][29][5]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][11]">DCM[1]:  DRP[0] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][4]" title="MAIN[7][28][4]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][9]">DCM[1]:  DRP[0] bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][4]" title="MAIN[7][29][4]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][8]">DCM[1]:  DRP[0] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][3]" title="MAIN[7][28][3]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][6]">DCM[1]:  DRP[0] bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][3]" title="MAIN[7][29][3]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][7]">DCM[1]:  DRP[0] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][2]" title="MAIN[7][28][2]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][5]">DCM[1]:  DRP[0] bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][2]" title="MAIN[7][29][2]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][4]">DCM[1]:  DRP[0] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][1]" title="MAIN[7][28][1]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][2]">DCM[1]:  DRP[0] bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][1]" title="MAIN[7][29][1]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][3]">DCM[1]:  DRP[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[7][28][0]" title="MAIN[7][28][0]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][1]">DCM[1]:  DRP[0] bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[7][29][0]" title="MAIN[7][29][0]">
<a href="#virtex5-CMT-DCM[1]-DRP[0][0]">DCM[1]:  DRP[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT rect MAIN[8]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][63]" title="MAIN[8][28][63]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][14]">DCM[1]:  DRP[15] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[14]">DCM[1]:  FACTORY_JF bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][63]" title="MAIN[8][29][63]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][15]">DCM[1]:  DRP[15] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[15]">DCM[1]:  FACTORY_JF bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][62]" title="MAIN[8][28][62]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][13]">DCM[1]:  DRP[15] bit 13</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[13]">DCM[1]:  FACTORY_JF bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][62]" title="MAIN[8][29][62]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][12]">DCM[1]:  DRP[15] bit 12</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[12]">DCM[1]:  FACTORY_JF bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][61]" title="MAIN[8][28][61]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][10]">DCM[1]:  DRP[15] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[10]">DCM[1]:  FACTORY_JF bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][61]" title="MAIN[8][29][61]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][11]">DCM[1]:  DRP[15] bit 11</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[11]">DCM[1]:  FACTORY_JF bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][60]" title="MAIN[8][28][60]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][9]">DCM[1]:  DRP[15] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[9]">DCM[1]:  FACTORY_JF bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][60]" title="MAIN[8][29][60]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][8]">DCM[1]:  DRP[15] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[8]">DCM[1]:  FACTORY_JF bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][59]" title="MAIN[8][28][59]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][6]">DCM[1]:  DRP[15] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[6]">DCM[1]:  FACTORY_JF bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][59]" title="MAIN[8][29][59]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][7]">DCM[1]:  DRP[15] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[7]">DCM[1]:  FACTORY_JF bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][58]" title="MAIN[8][28][58]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][5]">DCM[1]:  DRP[15] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[5]">DCM[1]:  FACTORY_JF bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][58]" title="MAIN[8][29][58]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][4]">DCM[1]:  DRP[15] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[4]">DCM[1]:  FACTORY_JF bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][57]" title="MAIN[8][28][57]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][2]">DCM[1]:  DRP[15] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[2]">DCM[1]:  FACTORY_JF bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][57]" title="MAIN[8][29][57]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][3]">DCM[1]:  DRP[15] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[3]">DCM[1]:  FACTORY_JF bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][56]" title="MAIN[8][28][56]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][1]">DCM[1]:  DRP[15] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[1]">DCM[1]:  FACTORY_JF bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][56]" title="MAIN[8][29][56]">
<a href="#virtex5-CMT-DCM[1]-DRP[15][0]">DCM[1]:  DRP[15] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-FACTORY_JF[0]">DCM[1]:  FACTORY_JF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][55]" title="MAIN[8][28][55]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][14]">DCM[1]:  DRP[14] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[6]">DCM[1]:  DLL_DESKEW_MAXTAP bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][55]" title="MAIN[8][29][55]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][15]">DCM[1]:  DRP[14] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[7]">DCM[1]:  DLL_DESKEW_MAXTAP bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][54]" title="MAIN[8][28][54]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][13]">DCM[1]:  DRP[14] bit 13</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[5]">DCM[1]:  DLL_DESKEW_MAXTAP bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][54]" title="MAIN[8][29][54]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][12]">DCM[1]:  DRP[14] bit 12</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[4]">DCM[1]:  DLL_DESKEW_MAXTAP bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][53]" title="MAIN[8][28][53]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][10]">DCM[1]:  DRP[14] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[2]">DCM[1]:  DLL_DESKEW_MAXTAP bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][53]" title="MAIN[8][29][53]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][11]">DCM[1]:  DRP[14] bit 11</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[3]">DCM[1]:  DLL_DESKEW_MAXTAP bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][52]" title="MAIN[8][28][52]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][9]">DCM[1]:  DRP[14] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[1]">DCM[1]:  DLL_DESKEW_MAXTAP bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][52]" title="MAIN[8][29][52]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][8]">DCM[1]:  DRP[14] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MAXTAP[0]">DCM[1]:  DLL_DESKEW_MAXTAP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][51]" title="MAIN[8][28][51]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][6]">DCM[1]:  DRP[14] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[6]">DCM[1]:  DLL_DESKEW_MINTAP bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][51]" title="MAIN[8][29][51]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][7]">DCM[1]:  DRP[14] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[7]">DCM[1]:  DLL_DESKEW_MINTAP bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][50]" title="MAIN[8][28][50]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][5]">DCM[1]:  DRP[14] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[5]">DCM[1]:  DLL_DESKEW_MINTAP bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][50]" title="MAIN[8][29][50]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][4]">DCM[1]:  DRP[14] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[4]">DCM[1]:  DLL_DESKEW_MINTAP bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][49]" title="MAIN[8][28][49]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][2]">DCM[1]:  DRP[14] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[2]">DCM[1]:  DLL_DESKEW_MINTAP bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][49]" title="MAIN[8][29][49]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][3]">DCM[1]:  DRP[14] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[3]">DCM[1]:  DLL_DESKEW_MINTAP bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][48]" title="MAIN[8][28][48]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][1]">DCM[1]:  DRP[14] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[1]">DCM[1]:  DLL_DESKEW_MINTAP bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][48]" title="MAIN[8][29][48]">
<a href="#virtex5-CMT-DCM[1]-DRP[14][0]">DCM[1]:  DRP[14] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_MINTAP[0]">DCM[1]:  DLL_DESKEW_MINTAP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][47]" title="MAIN[8][28][47]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][14]">DCM[1]:  DRP[13] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[6]">DCM[1]:  DLL_ZD1_TAP_INIT bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][47]" title="MAIN[8][29][47]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][15]">DCM[1]:  DRP[13] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[7]">DCM[1]:  DLL_ZD1_TAP_INIT bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][46]" title="MAIN[8][28][46]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][13]">DCM[1]:  DRP[13] bit 13</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[5]">DCM[1]:  DLL_ZD1_TAP_INIT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][46]" title="MAIN[8][29][46]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][12]">DCM[1]:  DRP[13] bit 12</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[4]">DCM[1]:  DLL_ZD1_TAP_INIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][45]" title="MAIN[8][28][45]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][10]">DCM[1]:  DRP[13] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[2]">DCM[1]:  DLL_ZD1_TAP_INIT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][45]" title="MAIN[8][29][45]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][11]">DCM[1]:  DRP[13] bit 11</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[3]">DCM[1]:  DLL_ZD1_TAP_INIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][44]" title="MAIN[8][28][44]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][9]">DCM[1]:  DRP[13] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[1]">DCM[1]:  DLL_ZD1_TAP_INIT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][44]" title="MAIN[8][29][44]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][8]">DCM[1]:  DRP[13] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_TAP_INIT[0]">DCM[1]:  DLL_ZD1_TAP_INIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][43]" title="MAIN[8][28][43]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][6]">DCM[1]:  DRP[13] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD2_TAP_INIT[6]">DCM[1]:  DLL_ZD2_TAP_INIT bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][43]" title="MAIN[8][29][43]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][7]">DCM[1]:  DRP[13] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][42]" title="MAIN[8][28][42]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][5]">DCM[1]:  DRP[13] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD2_TAP_INIT[5]">DCM[1]:  DLL_ZD2_TAP_INIT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][42]" title="MAIN[8][29][42]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][4]">DCM[1]:  DRP[13] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD2_TAP_INIT[4]">DCM[1]:  DLL_ZD2_TAP_INIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][41]" title="MAIN[8][28][41]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][2]">DCM[1]:  DRP[13] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD2_TAP_INIT[2]">DCM[1]:  DLL_ZD2_TAP_INIT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][41]" title="MAIN[8][29][41]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][3]">DCM[1]:  DRP[13] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD2_TAP_INIT[3]">DCM[1]:  DLL_ZD2_TAP_INIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][40]" title="MAIN[8][28][40]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][1]">DCM[1]:  DRP[13] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD2_TAP_INIT[1]">DCM[1]:  DLL_ZD2_TAP_INIT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][40]" title="MAIN[8][29][40]">
<a href="#virtex5-CMT-DCM[1]-DRP[13][0]">DCM[1]:  DRP[13] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD2_TAP_INIT[0]">DCM[1]:  DLL_ZD2_TAP_INIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][39]" title="MAIN[8][28][39]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][14]">DCM[1]:  DRP[12] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-DCM_UNUSED_TAPS_POWERDOWN[1]">DCM[1]:  DCM_UNUSED_TAPS_POWERDOWN bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][39]" title="MAIN[8][29][39]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][15]">DCM[1]:  DRP[12] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][38]" title="MAIN[8][28][38]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][13]">DCM[1]:  DRP[12] bit 13</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_JF_OVERFLOW_HOLD">DCM[1]:  DLL_ZD1_JF_OVERFLOW_HOLD</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][38]" title="MAIN[8][29][38]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][12]">DCM[1]:  DRP[12] bit 12</a>
<a href="#virtex5-CMT-DCM[1]-DCM_UNUSED_TAPS_POWERDOWN[3]">DCM[1]:  DCM_UNUSED_TAPS_POWERDOWN bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][37]" title="MAIN[8][28][37]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][10]">DCM[1]:  DRP[12] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DESKEW_LOCK_BY1">DCM[1]:  DLL_DESKEW_LOCK_BY1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][37]" title="MAIN[8][29][37]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][11]">DCM[1]:  DRP[12] bit 11</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD2_JF_OVERFLOW_HOLD">DCM[1]:  DLL_ZD2_JF_OVERFLOW_HOLD</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][36]" title="MAIN[8][28][36]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][9]">DCM[1]:  DRP[12] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-DLL_PERIOD_LOCK_BY1">DCM[1]:  DLL_PERIOD_LOCK_BY1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][36]" title="MAIN[8][29][36]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][8]">DCM[1]:  DRP[12] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_PHASE_SEL_INIT[1]">DCM[1]:  DLL_ZD1_PHASE_SEL_INIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][35]" title="MAIN[8][28][35]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][6]">DCM[1]:  DRP[12] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-DLL_PWRD_ON_SCANMODE_B">DCM[1]: ! DLL_PWRD_ON_SCANMODE_B</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][35]" title="MAIN[8][29][35]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][7]">DCM[1]:  DRP[12] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_PHASE_SEL_INIT[0]">DCM[1]:  DLL_ZD1_PHASE_SEL_INIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][34]" title="MAIN[8][28][34]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][5]">DCM[1]:  DRP[12] bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][34]" title="MAIN[8][29][34]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][4]">DCM[1]:  DRP[12] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DLL_TAPINIT_CTL[2]">DCM[1]:  DLL_TAPINIT_CTL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][33]" title="MAIN[8][28][33]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][2]">DCM[1]:  DRP[12] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-DLL_TAPINIT_CTL[0]">DCM[1]:  DLL_TAPINIT_CTL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][33]" title="MAIN[8][29][33]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][3]">DCM[1]:  DRP[12] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DLL_TAPINIT_CTL[1]">DCM[1]:  DLL_TAPINIT_CTL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][32]" title="MAIN[8][28][32]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][1]">DCM[1]:  DRP[12] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DCM_SCANMODE">DCM[1]:  DCM_SCANMODE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][32]" title="MAIN[8][29][32]">
<a href="#virtex5-CMT-DCM[1]-DRP[12][0]">DCM[1]:  DRP[12] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DCM_UNUSED_TAPS_POWERDOWN[2]">DCM[1]:  DCM_UNUSED_TAPS_POWERDOWN bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][31]" title="MAIN[8][28][31]">
<a href="#virtex5-CMT-DCM[1]-DRP[11][14]">DCM[1]:  DRP[11] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][31]" title="MAIN[8][29][31]">
<a href="#virtex5-CMT-DCM[1]-DRP[11][15]">DCM[1]:  DRP[11] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][30]" title="MAIN[8][28][30]">
<a href="#virtex5-CMT-DCM[1]-DRP[11][13]">DCM[1]:  DRP[11] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][30]" title="MAIN[8][29][30]">
<a href="#virtex5-CMT-DCM[1]-DRP[11][12]">DCM[1]:  DRP[11] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][29]" title="MAIN[8][28][29]">
<a href="#virtex5-CMT-DCM[1]-DRP[11][10]">DCM[1]:  DRP[11] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][29]" title="MAIN[8][29][29]">
<a href="#virtex5-CMT-DCM[1]-DRP[11][11]">DCM[1]:  DRP[11] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][28]" title="MAIN[8][28][28]">
<a href="#virtex5-CMT-DCM[1]-DRP[11][9]">DCM[1]:  DRP[11] bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][28]" title="MAIN[8][29][28]">
<a href="#virtex5-CMT-DCM[1]-DRP[11][8]">DCM[1]:  DRP[11] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][27]" title="MAIN[8][28][27]">
<a href="#virtex5-CMT-DCM[1]-inpinv-PSINCDEC">DCM[1]: invert PSINCDEC</a>
<a href="#virtex5-CMT-DCM[1]-DRP[11][6]">DCM[1]:  DRP[11] bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][27]" title="MAIN[8][29][27]">
<a href="#virtex5-CMT-DCM[1]-inpinv-PSEN">DCM[1]: invert PSEN</a>
<a href="#virtex5-CMT-DCM[1]-DRP[11][7]">DCM[1]:  DRP[11] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][26]" title="MAIN[8][28][26]">
<a href="#virtex5-CMT-DCM[1]-inpinv-RST">DCM[1]: invert RST</a>
<a href="#virtex5-CMT-DCM[1]-DRP[11][5]">DCM[1]:  DRP[11] bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][26]" title="MAIN[8][29][26]">
<a href="#virtex5-CMT-DCM[1]-DRP[11][4]">DCM[1]:  DRP[11] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LOCK_BY1">DCM[1]:  DLL_PHASE_SHIFT_LOCK_BY1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][25]" title="MAIN[8][28][25]">
<a href="#virtex5-CMT-DCM[1]-DRP[11][2]">DCM[1]:  DRP[11] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-PS_CENTERED">DCM[1]:  PS_CENTERED</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][25]" title="MAIN[8][29][25]">
<a href="#virtex5-CMT-DCM[1]-DRP[11][3]">DCM[1]:  DRP[11] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-PS_DIRECT">DCM[1]:  PS_DIRECT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][24]" title="MAIN[8][28][24]">
<a href="#virtex5-CMT-DCM[1]-DRP[11][1]">DCM[1]:  DRP[11] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_CALIBRATION[1]">DCM[1]:  DLL_PHASE_SHIFT_CALIBRATION bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][24]" title="MAIN[8][29][24]">
<a href="#virtex5-CMT-DCM[1]-DRP[11][0]">DCM[1]:  DRP[11] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_CALIBRATION[0]">DCM[1]:  DLL_PHASE_SHIFT_CALIBRATION bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][23]" title="MAIN[8][28][23]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][14]">DCM[1]:  DRP[10] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][23]" title="MAIN[8][29][23]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][15]">DCM[1]:  DRP[10] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][22]" title="MAIN[8][28][22]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][13]">DCM[1]:  DRP[10] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][22]" title="MAIN[8][29][22]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][12]">DCM[1]:  DRP[10] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][21]" title="MAIN[8][28][21]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][10]">DCM[1]:  DRP[10] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][21]" title="MAIN[8][29][21]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][11]">DCM[1]:  DRP[10] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][20]" title="MAIN[8][28][20]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][9]">DCM[1]:  DRP[10] bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][20]" title="MAIN[8][29][20]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][8]">DCM[1]:  DRP[10] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][19]" title="MAIN[8][28][19]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][6]">DCM[1]:  DRP[10] bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][19]" title="MAIN[8][29][19]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][7]">DCM[1]:  DRP[10] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][18]" title="MAIN[8][28][18]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][5]">DCM[1]:  DRP[10] bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][18]" title="MAIN[8][29][18]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][4]">DCM[1]:  DRP[10] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][17]" title="MAIN[8][28][17]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][2]">DCM[1]:  DRP[10] bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][17]" title="MAIN[8][29][17]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][3]">DCM[1]:  DRP[10] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][16]" title="MAIN[8][28][16]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][1]">DCM[1]:  DRP[10] bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][16]" title="MAIN[8][29][16]">
<a href="#virtex5-CMT-DCM[1]-DRP[10][0]">DCM[1]:  DRP[10] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][15]" title="MAIN[8][28][15]">
<a href="#virtex5-CMT-DCM[1]-DRP[9][14]">DCM[1]:  DRP[9] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][15]" title="MAIN[8][29][15]">
<a href="#virtex5-CMT-DCM[1]-DRP[9][15]">DCM[1]:  DRP[9] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-DCM_REG_PWRD_CFG">DCM[1]:  DCM_REG_PWRD_CFG</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][14]" title="MAIN[8][28][14]">
<a href="#virtex5-CMT-DCM[1]-DRP[9][13]">DCM[1]:  DRP[9] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][14]" title="MAIN[8][29][14]">
<a href="#virtex5-CMT-DCM[1]-DRP[9][12]">DCM[1]:  DRP[9] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][13]" title="MAIN[8][28][13]">
<a href="#virtex5-CMT-DCM[1]-DRP[9][10]">DCM[1]:  DRP[9] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][13]" title="MAIN[8][29][13]">
<a href="#virtex5-CMT-DCM[1]-DRP[9][11]">DCM[1]:  DRP[9] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][12]" title="MAIN[8][28][12]">
<a href="#virtex5-CMT-DCM[1]-DRP[9][9]">DCM[1]:  DRP[9] bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][12]" title="MAIN[8][29][12]">
<a href="#virtex5-CMT-DCM[1]-DRP[9][8]">DCM[1]:  DRP[9] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][11]" title="MAIN[8][28][11]">
<a href="#virtex5-CMT-DCM[1]-DRP[9][6]">DCM[1]:  DRP[9] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-CLKIN_CLKFB_ENABLE">DCM[1]:  CLKIN_CLKFB_ENABLE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][11]" title="MAIN[8][29][11]">
<a href="#virtex5-CMT-DCM[1]-DRP[9][7]">DCM[1]:  DRP[9] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][10]" title="MAIN[8][28][10]">
<a href="#virtex5-CMT-DCM[1]-inpinv-SKEWRST">DCM[1]: invert SKEWRST</a>
<a href="#virtex5-CMT-DCM[1]-DRP[9][5]">DCM[1]:  DRP[9] bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][10]" title="MAIN[8][29][10]">
<a href="#virtex5-CMT-DCM[1]-inpinv-SKEWIN">DCM[1]: invert SKEWIN</a>
<a href="#virtex5-CMT-DCM[1]-DRP[9][4]">DCM[1]:  DRP[9] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][9]" title="MAIN[8][28][9]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[1]-2">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN2[1] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-DRP[9][2]">DCM[1]:  DRP[9] bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][9]" title="MAIN[8][29][9]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[1]-3">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN2[1] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DRP[9][3]">DCM[1]:  DRP[9] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][8]" title="MAIN[8][28][8]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[1]-1">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN2[1] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DRP[9][1]">DCM[1]:  DRP[9] bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][8]" title="MAIN[8][29][8]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN2[1]-0">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN2[1] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DRP[9][0]">DCM[1]:  DRP[9] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][7]" title="MAIN[8][28][7]">
<a href="#virtex5-CMT-DCM[1]-inpinv-SKEWCLKIN1">DCM[1]: invert SKEWCLKIN1</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][14]">DCM[1]:  DRP[8] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][7]" title="MAIN[8][29][7]">
<a href="#virtex5-CMT-DCM[1]-inpinv-SKEWCLKIN2">DCM[1]: invert SKEWCLKIN2</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][15]">DCM[1]:  DRP[8] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][6]" title="MAIN[8][28][6]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[1]-3">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN1[1] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][13]">DCM[1]:  DRP[8] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][6]" title="MAIN[8][29][6]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[1]-2">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN1[1] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][12]">DCM[1]:  DRP[8] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][5]" title="MAIN[8][28][5]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[1]-0">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN1[1] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][10]">DCM[1]:  DRP[8] bit 10</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][5]" title="MAIN[8][29][5]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].OMUX_DCM_SKEWCLKIN1[1]-1">SPEC_INT: mux CELL[0].OMUX_DCM_SKEWCLKIN1[1] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][11]">DCM[1]:  DRP[8] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][4]" title="MAIN[8][28][4]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[1]-3">SPEC_INT: mux CELL[0].IMUX_DCM_CLKFB[1] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][9]">DCM[1]:  DRP[8] bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][4]" title="MAIN[8][29][4]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[1]-4">SPEC_INT: mux CELL[0].IMUX_DCM_CLKFB[1] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][8]">DCM[1]:  DRP[8] bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][3]" title="MAIN[8][28][3]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[1]-2">SPEC_INT: mux CELL[0].IMUX_DCM_CLKFB[1] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][6]">DCM[1]:  DRP[8] bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][3]" title="MAIN[8][29][3]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[1]-1">SPEC_INT: mux CELL[0].IMUX_DCM_CLKFB[1] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][7]">DCM[1]:  DRP[8] bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][2]" title="MAIN[8][28][2]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKFB[1]-0">SPEC_INT: mux CELL[0].IMUX_DCM_CLKFB[1] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][5]">DCM[1]:  DRP[8] bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][2]" title="MAIN[8][29][2]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[1]-4">SPEC_INT: mux CELL[0].IMUX_DCM_CLKIN[1] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][4]">DCM[1]:  DRP[8] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][1]" title="MAIN[8][28][1]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[1]-3">SPEC_INT: mux CELL[0].IMUX_DCM_CLKIN[1] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][2]">DCM[1]:  DRP[8] bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][1]" title="MAIN[8][29][1]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[1]-2">SPEC_INT: mux CELL[0].IMUX_DCM_CLKIN[1] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][3]">DCM[1]:  DRP[8] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[8][28][0]" title="MAIN[8][28][0]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[1]-0">SPEC_INT: mux CELL[0].IMUX_DCM_CLKIN[1] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][1]">DCM[1]:  DRP[8] bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[8][29][0]" title="MAIN[8][29][0]">
<a href="#virtex5-CMT-SPEC_INT-mux-CELL[0].IMUX_DCM_CLKIN[1]-1">SPEC_INT: mux CELL[0].IMUX_DCM_CLKIN[1] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DRP[8][0]">DCM[1]:  DRP[8] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex5 CMT rect MAIN[9]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][63]" title="MAIN[9][28][63]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][14]">DCM[1]:  DRP[23] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-DCM_COMMON_MSB_SEL[1]">DCM[1]:  DCM_COMMON_MSB_SEL bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][63]" title="MAIN[9][29][63]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][15]">DCM[1]:  DRP[23] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-DCM_VSPLY_VALID_ACC[1]">DCM[1]:  DCM_VSPLY_VALID_ACC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][62]" title="MAIN[9][28][62]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][13]">DCM[1]:  DRP[23] bit 13</a>
<a href="#virtex5-CMT-DCM[1]-DCM_COMMON_MSB_SEL[0]">DCM[1]:  DCM_COMMON_MSB_SEL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][62]" title="MAIN[9][29][62]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][12]">DCM[1]:  DRP[23] bit 12</a>
<a href="#virtex5-CMT-DCM[1]-DCM_VBG_PD[1]">DCM[1]:  DCM_VBG_PD bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][61]" title="MAIN[9][28][61]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][10]">DCM[1]:  DRP[23] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-DCM_POWERDOWN_COMMON_EN_B">DCM[1]: ! DCM_POWERDOWN_COMMON_EN_B</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][61]" title="MAIN[9][29][61]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][11]">DCM[1]:  DRP[23] bit 11</a>
<a href="#virtex5-CMT-DCM[1]-DCM_VBG_PD[0]">DCM[1]:  DCM_VBG_PD bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][60]" title="MAIN[9][28][60]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][9]">DCM[1]:  DRP[23] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD2_PWC_EN">DCM[1]:  DLL_ZD2_PWC_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][60]" title="MAIN[9][29][60]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][8]">DCM[1]:  DRP[23] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-DCM_VBG_SEL[3]">DCM[1]:  DCM_VBG_SEL bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][59]" title="MAIN[9][28][59]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][6]">DCM[1]:  DRP[23] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-DLL_PWRD_STICKY_B">DCM[1]: ! DLL_PWRD_STICKY_B</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][59]" title="MAIN[9][29][59]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][7]">DCM[1]:  DRP[23] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-DCM_VBG_SEL[2]">DCM[1]:  DCM_VBG_SEL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][58]" title="MAIN[9][28][58]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][5]">DCM[1]:  DRP[23] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ETPP_HOLD">DCM[1]:  DLL_ETPP_HOLD</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][58]" title="MAIN[9][29][58]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][4]">DCM[1]:  DRP[23] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DCM_VBG_SEL[1]">DCM[1]:  DCM_VBG_SEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][57]" title="MAIN[9][28][57]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][2]">DCM[1]:  DRP[23] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-STARTUP_WAIT">DCM[1]:  STARTUP_WAIT</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][57]" title="MAIN[9][29][57]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][3]">DCM[1]:  DRP[23] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DCM_VBG_SEL[0]">DCM[1]:  DCM_VBG_SEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][56]" title="MAIN[9][28][56]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][1]">DCM[1]:  DRP[23] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_PWC_EN">DCM[1]:  DLL_ZD1_PWC_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][56]" title="MAIN[9][29][56]">
<a href="#virtex5-CMT-DCM[1]-DRP[23][0]">DCM[1]:  DRP[23] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DCM_VSPLY_VALID_ACC[0]">DCM[1]:  DCM_VSPLY_VALID_ACC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][55]" title="MAIN[9][28][55]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][14]">DCM[1]:  DRP[22] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_PWC_TAP[2]">DCM[1]:  DLL_ZD1_PWC_TAP bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][55]" title="MAIN[9][29][55]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][15]">DCM[1]:  DRP[22] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-DCM_VREG_ENABLE">DCM[1]:  DCM_VREG_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][54]" title="MAIN[9][28][54]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][13]">DCM[1]:  DRP[22] bit 13</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_PWC_TAP[1]">DCM[1]:  DLL_ZD1_PWC_TAP bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][54]" title="MAIN[9][29][54]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][12]">DCM[1]:  DRP[22] bit 12</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_PWC_TAP[0]">DCM[1]:  DLL_ZD1_PWC_TAP bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][53]" title="MAIN[9][28][53]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][10]">DCM[1]:  DRP[22] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD2_PWC_TAP[1]">DCM[1]:  DLL_ZD2_PWC_TAP bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][53]" title="MAIN[9][29][53]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][11]">DCM[1]:  DRP[22] bit 11</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD2_PWC_TAP[2]">DCM[1]:  DLL_ZD2_PWC_TAP bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][52]" title="MAIN[9][28][52]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][9]">DCM[1]:  DRP[22] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD2_PWC_TAP[0]">DCM[1]:  DLL_ZD2_PWC_TAP bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][52]" title="MAIN[9][29][52]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][8]">DCM[1]:  DRP[22] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[8]">DCM[1]:  DLL_PHASE_SHIFT_LFC bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][51]" title="MAIN[9][28][51]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][6]">DCM[1]:  DRP[22] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[6]">DCM[1]:  DLL_PHASE_SHIFT_LFC bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][51]" title="MAIN[9][29][51]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][7]">DCM[1]:  DRP[22] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[7]">DCM[1]:  DLL_PHASE_SHIFT_LFC bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][50]" title="MAIN[9][28][50]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][5]">DCM[1]:  DRP[22] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[5]">DCM[1]:  DLL_PHASE_SHIFT_LFC bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][50]" title="MAIN[9][29][50]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][4]">DCM[1]:  DRP[22] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[4]">DCM[1]:  DLL_PHASE_SHIFT_LFC bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][49]" title="MAIN[9][28][49]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][2]">DCM[1]:  DRP[22] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[2]">DCM[1]:  DLL_PHASE_SHIFT_LFC bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][49]" title="MAIN[9][29][49]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][3]">DCM[1]:  DRP[22] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[3]">DCM[1]:  DLL_PHASE_SHIFT_LFC bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][48]" title="MAIN[9][28][48]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][1]">DCM[1]:  DRP[22] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[1]">DCM[1]:  DLL_PHASE_SHIFT_LFC bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][48]" title="MAIN[9][29][48]">
<a href="#virtex5-CMT-DCM[1]-DRP[22][0]">DCM[1]:  DRP[22] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DLL_PHASE_SHIFT_LFC[0]">DCM[1]:  DLL_PHASE_SHIFT_LFC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][47]" title="MAIN[9][28][47]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][14]">DCM[1]:  DRP[21] bit 14</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][47]" title="MAIN[9][29][47]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][15]">DCM[1]:  DRP[21] bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][46]" title="MAIN[9][28][46]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][13]">DCM[1]:  DRP[21] bit 13</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][46]" title="MAIN[9][29][46]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][12]">DCM[1]:  DRP[21] bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][45]" title="MAIN[9][28][45]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][10]">DCM[1]:  DRP[21] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-PHASE_SHIFT_NEGATIVE">DCM[1]:  PHASE_SHIFT_NEGATIVE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][45]" title="MAIN[9][29][45]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][11]">DCM[1]:  DRP[21] bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][44]" title="MAIN[9][28][44]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][9]">DCM[1]:  DRP[21] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-PHASE_SHIFT[9]">DCM[1]:  PHASE_SHIFT bit 9</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][44]" title="MAIN[9][29][44]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][8]">DCM[1]:  DRP[21] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-PHASE_SHIFT[8]">DCM[1]:  PHASE_SHIFT bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][43]" title="MAIN[9][28][43]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][6]">DCM[1]:  DRP[21] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-PHASE_SHIFT[6]">DCM[1]:  PHASE_SHIFT bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][43]" title="MAIN[9][29][43]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][7]">DCM[1]:  DRP[21] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-PHASE_SHIFT[7]">DCM[1]:  PHASE_SHIFT bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][42]" title="MAIN[9][28][42]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][5]">DCM[1]:  DRP[21] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-PHASE_SHIFT[5]">DCM[1]:  PHASE_SHIFT bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][42]" title="MAIN[9][29][42]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][4]">DCM[1]:  DRP[21] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-PHASE_SHIFT[4]">DCM[1]:  PHASE_SHIFT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][41]" title="MAIN[9][28][41]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][2]">DCM[1]:  DRP[21] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-PHASE_SHIFT[2]">DCM[1]:  PHASE_SHIFT bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][41]" title="MAIN[9][29][41]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][3]">DCM[1]:  DRP[21] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-PHASE_SHIFT[3]">DCM[1]:  PHASE_SHIFT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][40]" title="MAIN[9][28][40]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][1]">DCM[1]:  DRP[21] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-PHASE_SHIFT[1]">DCM[1]:  PHASE_SHIFT bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][40]" title="MAIN[9][29][40]">
<a href="#virtex5-CMT-DCM[1]-DRP[21][0]">DCM[1]:  DRP[21] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-PHASE_SHIFT[0]">DCM[1]:  PHASE_SHIFT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][39]" title="MAIN[9][28][39]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][14]">DCM[1]:  DRP[20] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-DLL_TEST_MUX_SEL[0]">DCM[1]:  DLL_TEST_MUX_SEL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][39]" title="MAIN[9][29][39]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][15]">DCM[1]:  DRP[20] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-DLL_TEST_MUX_SEL[1]">DCM[1]:  DLL_TEST_MUX_SEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][38]" title="MAIN[9][28][38]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][13]">DCM[1]:  DRP[20] bit 13</a>
<a href="#virtex5-CMT-DCM[1]-DCM_TRIM_CAL[2]">DCM[1]:  DCM_TRIM_CAL bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][38]" title="MAIN[9][29][38]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][12]">DCM[1]:  DRP[20] bit 12</a>
<a href="#virtex5-CMT-DCM[1]-DCM_TRIM_CAL[1]">DCM[1]:  DCM_TRIM_CAL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][37]" title="MAIN[9][28][37]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][10]">DCM[1]:  DRP[20] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-OUT_CLKDV_ENABLE">DCM[1]:  OUT_CLKDV_ENABLE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][37]" title="MAIN[9][29][37]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][11]">DCM[1]:  DRP[20] bit 11</a>
<a href="#virtex5-CMT-DCM[1]-DCM_TRIM_CAL[0]">DCM[1]:  DCM_TRIM_CAL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][36]" title="MAIN[9][28][36]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][9]">DCM[1]:  DRP[20] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-OUT_CLK2X180_ENABLE">DCM[1]:  OUT_CLK2X180_ENABLE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][36]" title="MAIN[9][29][36]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][8]">DCM[1]:  DRP[20] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-OUT_CLK2X_ENABLE">DCM[1]:  OUT_CLK2X_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][35]" title="MAIN[9][28][35]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][6]">DCM[1]:  DRP[20] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-OUT_CLK180_ENABLE">DCM[1]:  OUT_CLK180_ENABLE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][35]" title="MAIN[9][29][35]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][7]">DCM[1]:  DRP[20] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-OUT_CLK270_ENABLE">DCM[1]:  OUT_CLK270_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][34]" title="MAIN[9][28][34]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][5]">DCM[1]:  DRP[20] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-OUT_CLK90_ENABLE">DCM[1]:  OUT_CLK90_ENABLE</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][34]" title="MAIN[9][29][34]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][4]">DCM[1]:  DRP[20] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-OUT_CLK0_ENABLE">DCM[1]:  OUT_CLK0_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][33]" title="MAIN[9][28][33]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][2]">DCM[1]:  DRP[20] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-DCM_CLKLOST_EN">DCM[1]:  DCM_CLKLOST_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][33]" title="MAIN[9][29][33]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][3]">DCM[1]:  DRP[20] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DCM_LOCK_HIGH_B">DCM[1]: ! DCM_LOCK_HIGH_B</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][32]" title="MAIN[9][28][32]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][1]">DCM[1]:  DRP[20] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DLL_FDBKLOST_EN">DCM[1]:  DLL_FDBKLOST_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][32]" title="MAIN[9][29][32]">
<a href="#virtex5-CMT-DCM[1]-DRP[20][0]">DCM[1]:  DRP[20] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_MODE[0]">DCM[1]:  CLKDV_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][31]" title="MAIN[9][28][31]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][14]">DCM[1]:  DRP[19] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_PHASE_FALL[0]">DCM[1]:  CLKDV_PHASE_FALL bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][31]" title="MAIN[9][29][31]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][15]">DCM[1]:  DRP[19] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_PHASE_FALL[1]">DCM[1]:  CLKDV_PHASE_FALL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][30]" title="MAIN[9][28][30]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][13]">DCM[1]:  DRP[19] bit 13</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_PHASE_RISE[1]">DCM[1]:  CLKDV_PHASE_RISE bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][30]" title="MAIN[9][29][30]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][12]">DCM[1]:  DRP[19] bit 12</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_PHASE_RISE[0]">DCM[1]:  CLKDV_PHASE_RISE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][29]" title="MAIN[9][28][29]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][10]">DCM[1]:  DRP[19] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL_2[2]">DCM[1]:  CLKDV_COUNT_FALL_2 bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][29]" title="MAIN[9][29][29]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][11]">DCM[1]:  DRP[19] bit 11</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL_2[3]">DCM[1]:  CLKDV_COUNT_FALL_2 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][28]" title="MAIN[9][28][28]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][9]">DCM[1]:  DRP[19] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL_2[1]">DCM[1]:  CLKDV_COUNT_FALL_2 bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][28]" title="MAIN[9][29][28]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][8]">DCM[1]:  DRP[19] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL_2[0]">DCM[1]:  CLKDV_COUNT_FALL_2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][27]" title="MAIN[9][28][27]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][6]">DCM[1]:  DRP[19] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL[2]">DCM[1]:  CLKDV_COUNT_FALL bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][27]" title="MAIN[9][29][27]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][7]">DCM[1]:  DRP[19] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL[3]">DCM[1]:  CLKDV_COUNT_FALL bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][26]" title="MAIN[9][28][26]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][5]">DCM[1]:  DRP[19] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL[1]">DCM[1]:  CLKDV_COUNT_FALL bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][26]" title="MAIN[9][29][26]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][4]">DCM[1]:  DRP[19] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_COUNT_FALL[0]">DCM[1]:  CLKDV_COUNT_FALL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][25]" title="MAIN[9][28][25]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][2]">DCM[1]:  DRP[19] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_COUNT_MAX[2]">DCM[1]:  CLKDV_COUNT_MAX bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][25]" title="MAIN[9][29][25]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][3]">DCM[1]:  DRP[19] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_COUNT_MAX[3]">DCM[1]:  CLKDV_COUNT_MAX bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][24]" title="MAIN[9][28][24]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][1]">DCM[1]:  DRP[19] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_COUNT_MAX[1]">DCM[1]:  CLKDV_COUNT_MAX bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][24]" title="MAIN[9][29][24]">
<a href="#virtex5-CMT-DCM[1]-DRP[19][0]">DCM[1]:  DRP[19] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-CLKDV_COUNT_MAX[0]">DCM[1]:  CLKDV_COUNT_MAX bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][23]" title="MAIN[9][28][23]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][14]">DCM[1]:  DRP[18] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DEAD_TIME[6]">DCM[1]:  DLL_DEAD_TIME bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][23]" title="MAIN[9][29][23]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][15]">DCM[1]:  DRP[18] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DEAD_TIME[7]">DCM[1]:  DLL_DEAD_TIME bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][22]" title="MAIN[9][28][22]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][13]">DCM[1]:  DRP[18] bit 13</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DEAD_TIME[5]">DCM[1]:  DLL_DEAD_TIME bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][22]" title="MAIN[9][29][22]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][12]">DCM[1]:  DRP[18] bit 12</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DEAD_TIME[4]">DCM[1]:  DLL_DEAD_TIME bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][21]" title="MAIN[9][28][21]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][10]">DCM[1]:  DRP[18] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DEAD_TIME[2]">DCM[1]:  DLL_DEAD_TIME bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][21]" title="MAIN[9][29][21]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][11]">DCM[1]:  DRP[18] bit 11</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DEAD_TIME[3]">DCM[1]:  DLL_DEAD_TIME bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][20]" title="MAIN[9][28][20]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][9]">DCM[1]:  DRP[18] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DEAD_TIME[1]">DCM[1]:  DLL_DEAD_TIME bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][20]" title="MAIN[9][29][20]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][8]">DCM[1]:  DRP[18] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-DLL_DEAD_TIME[0]">DCM[1]:  DLL_DEAD_TIME bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][19]" title="MAIN[9][28][19]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][6]">DCM[1]:  DRP[18] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-DLL_LIVE_TIME[6]">DCM[1]:  DLL_LIVE_TIME bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][19]" title="MAIN[9][29][19]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][7]">DCM[1]:  DRP[18] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-DLL_LIVE_TIME[7]">DCM[1]:  DLL_LIVE_TIME bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][18]" title="MAIN[9][28][18]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][5]">DCM[1]:  DRP[18] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-DLL_LIVE_TIME[5]">DCM[1]:  DLL_LIVE_TIME bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][18]" title="MAIN[9][29][18]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][4]">DCM[1]:  DRP[18] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-DLL_LIVE_TIME[4]">DCM[1]:  DLL_LIVE_TIME bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][17]" title="MAIN[9][28][17]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][2]">DCM[1]:  DRP[18] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-DLL_LIVE_TIME[2]">DCM[1]:  DLL_LIVE_TIME bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][17]" title="MAIN[9][29][17]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][3]">DCM[1]:  DRP[18] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DLL_LIVE_TIME[3]">DCM[1]:  DLL_LIVE_TIME bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][16]" title="MAIN[9][28][16]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][1]">DCM[1]:  DRP[18] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DLL_LIVE_TIME[1]">DCM[1]:  DLL_LIVE_TIME bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][16]" title="MAIN[9][29][16]">
<a href="#virtex5-CMT-DCM[1]-DRP[18][0]">DCM[1]:  DRP[18] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DLL_LIVE_TIME[0]">DCM[1]:  DLL_LIVE_TIME bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][15]" title="MAIN[9][28][15]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][14]">DCM[1]:  DRP[17] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[6]">DCM[1]:  DLL_SETTLE_TIME bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][15]" title="MAIN[9][29][15]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][15]">DCM[1]:  DRP[17] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[7]">DCM[1]:  DLL_SETTLE_TIME bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][14]" title="MAIN[9][28][14]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][13]">DCM[1]:  DRP[17] bit 13</a>
<a href="#virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[5]">DCM[1]:  DLL_SETTLE_TIME bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][14]" title="MAIN[9][29][14]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][12]">DCM[1]:  DRP[17] bit 12</a>
<a href="#virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[4]">DCM[1]:  DLL_SETTLE_TIME bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][13]" title="MAIN[9][28][13]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][10]">DCM[1]:  DRP[17] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[2]">DCM[1]:  DLL_SETTLE_TIME bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][13]" title="MAIN[9][29][13]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][11]">DCM[1]:  DRP[17] bit 11</a>
<a href="#virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[3]">DCM[1]:  DLL_SETTLE_TIME bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][12]" title="MAIN[9][28][12]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][9]">DCM[1]:  DRP[17] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[1]">DCM[1]:  DLL_SETTLE_TIME bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][12]" title="MAIN[9][29][12]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][8]">DCM[1]:  DRP[17] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-DLL_SETTLE_TIME[0]">DCM[1]:  DLL_SETTLE_TIME bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][11]" title="MAIN[9][28][11]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][6]">DCM[1]:  DRP[17] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD1_EN">DCM[1]:  DLL_ZD1_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][11]" title="MAIN[9][29][11]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][7]">DCM[1]:  DRP[17] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-PS_ENABLE">DCM[1]:  PS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][10]" title="MAIN[9][28][10]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][5]">DCM[1]:  DRP[17] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-DLL_ZD2_EN">DCM[1]:  DLL_ZD2_EN</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][10]" title="MAIN[9][29][10]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][4]">DCM[1]:  DRP[17] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-PS_MODE[0]">DCM[1]:  PS_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][9]" title="MAIN[9][28][9]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][2]">DCM[1]:  DRP[17] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-DLL_FREQUENCY_MODE[0]">DCM[1]:  DLL_FREQUENCY_MODE bit 0</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][9]" title="MAIN[9][29][9]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][3]">DCM[1]:  DRP[17] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-DLL_FREQUENCY_MODE[1]">DCM[1]:  DLL_FREQUENCY_MODE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][8]" title="MAIN[9][28][8]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][1]">DCM[1]:  DRP[17] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-DLL_CLKIN_STOPPED_PWRD_EN_B">DCM[1]: ! DLL_CLKIN_STOPPED_PWRD_EN_B</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][8]" title="MAIN[9][29][8]">
<a href="#virtex5-CMT-DCM[1]-DRP[17][0]">DCM[1]:  DRP[17] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-DLL_CLKFB_STOPPED_PWRD_EN_B">DCM[1]: ! DLL_CLKFB_STOPPED_PWRD_EN_B</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][7]" title="MAIN[9][28][7]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][14]">DCM[1]:  DRP[16] bit 14</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[6]">DCM[1]:  CLKFX_MULTIPLY bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][7]" title="MAIN[9][29][7]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][15]">DCM[1]:  DRP[16] bit 15</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[7]">DCM[1]:  CLKFX_MULTIPLY bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][6]" title="MAIN[9][28][6]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][13]">DCM[1]:  DRP[16] bit 13</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[5]">DCM[1]:  CLKFX_MULTIPLY bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][6]" title="MAIN[9][29][6]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][12]">DCM[1]:  DRP[16] bit 12</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[4]">DCM[1]:  CLKFX_MULTIPLY bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][5]" title="MAIN[9][28][5]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][10]">DCM[1]:  DRP[16] bit 10</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[2]">DCM[1]:  CLKFX_MULTIPLY bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][5]" title="MAIN[9][29][5]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][11]">DCM[1]:  DRP[16] bit 11</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[3]">DCM[1]:  CLKFX_MULTIPLY bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][4]" title="MAIN[9][28][4]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][9]">DCM[1]:  DRP[16] bit 9</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[1]">DCM[1]:  CLKFX_MULTIPLY bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][4]" title="MAIN[9][29][4]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][8]">DCM[1]:  DRP[16] bit 8</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_MULTIPLY[0]">DCM[1]:  CLKFX_MULTIPLY bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][3]" title="MAIN[9][28][3]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][6]">DCM[1]:  DRP[16] bit 6</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_DIVIDE[6]">DCM[1]:  CLKFX_DIVIDE bit 6</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][3]" title="MAIN[9][29][3]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][7]">DCM[1]:  DRP[16] bit 7</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_DIVIDE[7]">DCM[1]:  CLKFX_DIVIDE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][2]" title="MAIN[9][28][2]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][5]">DCM[1]:  DRP[16] bit 5</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_DIVIDE[5]">DCM[1]:  CLKFX_DIVIDE bit 5</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][2]" title="MAIN[9][29][2]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][4]">DCM[1]:  DRP[16] bit 4</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_DIVIDE[4]">DCM[1]:  CLKFX_DIVIDE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][1]" title="MAIN[9][28][1]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][2]">DCM[1]:  DRP[16] bit 2</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_DIVIDE[2]">DCM[1]:  CLKFX_DIVIDE bit 2</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][1]" title="MAIN[9][29][1]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][3]">DCM[1]:  DRP[16] bit 3</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_DIVIDE[3]">DCM[1]:  CLKFX_DIVIDE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex5-CMT-bit-MAIN[9][28][0]" title="MAIN[9][28][0]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][1]">DCM[1]:  DRP[16] bit 1</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_DIVIDE[1]">DCM[1]:  CLKFX_DIVIDE bit 1</a>
</td>
<td id="virtex5-CMT-bit-MAIN[9][29][0]" title="MAIN[9][29][0]">
<a href="#virtex5-CMT-DCM[1]-DRP[16][0]">DCM[1]:  DRP[16] bit 0</a>
<a href="#virtex5-CMT-DCM[1]-CLKFX_DIVIDE[0]">DCM[1]:  CLKFX_DIVIDE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tables"><a class="header" href="#tables">Tables</a></h2>
<h2 id="table-pll_mult"><a class="header" href="#table-pll_mult">Table PLL_MULT</a></h2>
<div class="table-wrapper">
<table>
<caption>virtex5 table PLL_MULT</caption>
<thead>
<tr><th>Row</th>
<th>PLL_CP_LOW</th>
<th>PLL_CP_HIGH</th>
<th>PLL_RES_LOW</th>
<th>PLL_RES_HIGH</th>
<th>PLL_LFHF_LOW</th>
<th>PLL_LFHF_HIGH</th>
</tr>

</thead>

<tbody>
<tr><td>_1</td>
<td>0b0001</td>
<td>0b0010</td>
<td>0b1101</td>
<td>0b1011</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_2</td>
<td>0b0001</td>
<td>0b0101</td>
<td>0b1110</td>
<td>0b1111</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_3</td>
<td>0b0001</td>
<td>0b1100</td>
<td>0b0110</td>
<td>0b1111</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_4</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b1010</td>
<td>0b1111</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_5</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b1100</td>
<td>0b0111</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_6</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b1100</td>
<td>0b1101</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_7</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b1100</td>
<td>0b0011</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_8</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b0010</td>
<td>0b0101</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_9</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b0010</td>
<td>0b1001</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_10</td>
<td>0b0001</td>
<td>0b1110</td>
<td>0b0100</td>
<td>0b1110</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_11</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b0100</td>
<td>0b1110</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_12</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b0100</td>
<td>0b1110</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_13</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b0100</td>
<td>0b0001</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_14</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b0100</td>
<td>0b0001</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_15</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b0100</td>
<td>0b0001</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_16</td>
<td>0b0001</td>
<td>0b1110</td>
<td>0b0100</td>
<td>0b0110</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_17</td>
<td>0b0001</td>
<td>0b1110</td>
<td>0b0100</td>
<td>0b0110</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_18</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b0100</td>
<td>0b0110</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_19</td>
<td>0b0001</td>
<td>0b1110</td>
<td>0b1000</td>
<td>0b1010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_20</td>
<td>0b0001</td>
<td>0b1110</td>
<td>0b1000</td>
<td>0b1010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_21</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b1000</td>
<td>0b1010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_22</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b1000</td>
<td>0b1010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_23</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b1000</td>
<td>0b1010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_24</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b1000</td>
<td>0b1010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_25</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b1000</td>
<td>0b1010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_26</td>
<td>0b0001</td>
<td>0b1111</td>
<td>0b1000</td>
<td>0b1010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_27</td>
<td>0b0001</td>
<td>0b1101</td>
<td>0b1000</td>
<td>0b1100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_28</td>
<td>0b0001</td>
<td>0b1101</td>
<td>0b1000</td>
<td>0b1100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_29</td>
<td>0b0001</td>
<td>0b1101</td>
<td>0b1000</td>
<td>0b1100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_30</td>
<td>0b0001</td>
<td>0b1110</td>
<td>0b1000</td>
<td>0b1100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_31</td>
<td>0b0010</td>
<td>0b1101</td>
<td>0b0100</td>
<td>0b1100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_32</td>
<td>0b0010</td>
<td>0b1100</td>
<td>0b0100</td>
<td>0b0010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_33</td>
<td>0b0010</td>
<td>0b1111</td>
<td>0b0100</td>
<td>0b1010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_34</td>
<td>0b0010</td>
<td>0b0111</td>
<td>0b0100</td>
<td>0b0010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_35</td>
<td>0b0010</td>
<td>0b0111</td>
<td>0b0100</td>
<td>0b0010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_36</td>
<td>0b0010</td>
<td>0b0111</td>
<td>0b0100</td>
<td>0b0010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_37</td>
<td>0b0010</td>
<td>0b0110</td>
<td>0b0100</td>
<td>0b0010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_38</td>
<td>0b0010</td>
<td>0b0110</td>
<td>0b1000</td>
<td>0b0010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_39</td>
<td>0b0010</td>
<td>0b0110</td>
<td>0b1000</td>
<td>0b0010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_40</td>
<td>0b0010</td>
<td>0b0110</td>
<td>0b1000</td>
<td>0b0010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_41</td>
<td>0b0010</td>
<td>0b0110</td>
<td>0b1000</td>
<td>0b0010</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_42</td>
<td>0b0010</td>
<td>0b0100</td>
<td>0b1000</td>
<td>0b0100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_43</td>
<td>0b0010</td>
<td>0b0100</td>
<td>0b1000</td>
<td>0b0100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_44</td>
<td>0b0010</td>
<td>0b0100</td>
<td>0b1000</td>
<td>0b0100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_45</td>
<td>0b0010</td>
<td>0b0011</td>
<td>0b1000</td>
<td>0b1000</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_46</td>
<td>0b0010</td>
<td>0b0011</td>
<td>0b1000</td>
<td>0b1000</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_47</td>
<td>0b0010</td>
<td>0b0011</td>
<td>0b1000</td>
<td>0b0100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_48</td>
<td>0b0010</td>
<td>0b0011</td>
<td>0b1000</td>
<td>0b0100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_49</td>
<td>0b0010</td>
<td>0b0011</td>
<td>0b1000</td>
<td>0b0100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_50</td>
<td>0b0010</td>
<td>0b0011</td>
<td>0b1000</td>
<td>0b0100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_51</td>
<td>0b0010</td>
<td>0b0011</td>
<td>0b1000</td>
<td>0b0100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_52</td>
<td>0b0010</td>
<td>0b0011</td>
<td>0b1000</td>
<td>0b0100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_53</td>
<td>0b0010</td>
<td>0b0011</td>
<td>0b1000</td>
<td>0b0100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_54</td>
<td>0b0010</td>
<td>0b0011</td>
<td>0b1000</td>
<td>0b0100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_55</td>
<td>0b0010</td>
<td>0b0011</td>
<td>0b1000</td>
<td>0b0100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_56</td>
<td>0b0010</td>
<td>0b0011</td>
<td>0b1000</td>
<td>0b0100</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_57</td>
<td>0b0010</td>
<td>0b0010</td>
<td>0b1000</td>
<td>0b1000</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_58</td>
<td>0b0010</td>
<td>0b0010</td>
<td>0b1000</td>
<td>0b1000</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_59</td>
<td>0b0010</td>
<td>0b0010</td>
<td>0b1000</td>
<td>0b1000</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_60</td>
<td>0b0010</td>
<td>0b0010</td>
<td>0b1000</td>
<td>0b1000</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_61</td>
<td>0b0010</td>
<td>0b0010</td>
<td>0b1000</td>
<td>0b1000</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_62</td>
<td>0b0010</td>
<td>0b0010</td>
<td>0b1000</td>
<td>0b1000</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_63</td>
<td>0b0010</td>
<td>0b0010</td>
<td>0b1000</td>
<td>0b1000</td>
<td>0b11</td>
<td>0b11</td>
</tr>

<tr><td>_64</td>
<td>0b0010</td>
<td>0b0010</td>
<td>0b1000</td>
<td>0b1000</td>
<td>0b11</td>
<td>0b11</td>
</tr>

</tbody>

</table>
</div>

<h2 id="device-data-pll-in-dly-set"><a class="header" href="#device-data-pll-in-dly-set">Device data pll-in-dly-set</a></h2>
<div class="table-wrapper">
<table>
<caption>virtex5 device data pll-in-dly-set</caption>
<thead>
<tr><th>Device</th>
<th>PLL_IN_DLY_SET</th>
</tr>

</thead>

<tbody>
<tr><td>xc5vlx30</td>
<td>0b000011100</td>
</tr>

<tr><td>xc5vlx50</td>
<td>0b000011100</td>
</tr>

<tr><td>xc5vlx85</td>
<td>0b000011101</td>
</tr>

<tr><td>xq5vlx85</td>
<td>0b000011101</td>
</tr>

<tr><td>xc5vlx110</td>
<td>0b000011101</td>
</tr>

<tr><td>xq5vlx110</td>
<td>0b000011101</td>
</tr>

<tr><td>xc5vlx155</td>
<td>0b000011101</td>
</tr>

<tr><td>xc5vlx220</td>
<td>0b000011111</td>
</tr>

<tr><td>xc5vlx330</td>
<td>0b000011111</td>
</tr>

<tr><td>xc5vlx20t</td>
<td>0b000011010</td>
</tr>

<tr><td>xc5vlx30t</td>
<td>0b000011100</td>
</tr>

<tr><td>xq5vlx30t</td>
<td>0b000011100</td>
</tr>

<tr><td>xc5vlx50t</td>
<td>0b000011100</td>
</tr>

<tr><td>xc5vlx85t</td>
<td>0b000011101</td>
</tr>

<tr><td>xc5vlx110t</td>
<td>0b000011101</td>
</tr>

<tr><td>xq5vlx110t</td>
<td>0b000011101</td>
</tr>

<tr><td>xc5vlx155t</td>
<td>0b000011101</td>
</tr>

<tr><td>xq5vlx155t</td>
<td>0b000011101</td>
</tr>

<tr><td>xc5vlx220t</td>
<td>0b000011111</td>
</tr>

<tr><td>xq5vlx220t</td>
<td>0b000011111</td>
</tr>

<tr><td>xc5vlx330t</td>
<td>0b000011111</td>
</tr>

<tr><td>xq5vlx330t</td>
<td>0b000011111</td>
</tr>

<tr><td>xc5vsx35t</td>
<td>0b000011101</td>
</tr>

<tr><td>xc5vsx50t</td>
<td>0b000011101</td>
</tr>

<tr><td>xq5vsx50t</td>
<td>0b000011101</td>
</tr>

<tr><td>xc5vsx95t</td>
<td>0b000011111</td>
</tr>

<tr><td>xq5vsx95t</td>
<td>0b000011111</td>
</tr>

<tr><td>xc5vsx240t</td>
<td>0b000011111</td>
</tr>

<tr><td>xq5vsx240t</td>
<td>0b000011111</td>
</tr>

<tr><td>xc5vfx30t</td>
<td>0b000011101</td>
</tr>

<tr><td>xc5vfx70t</td>
<td>0b000011101</td>
</tr>

<tr><td>xq5vfx70t</td>
<td>0b000011101</td>
</tr>

<tr><td>xc5vfx100t</td>
<td>0b000011101</td>
</tr>

<tr><td>xq5vfx100t</td>
<td>0b000011101</td>
</tr>

<tr><td>xc5vfx130t</td>
<td>0b000011110</td>
</tr>

<tr><td>xq5vfx130t</td>
<td>0b000011110</td>
</tr>

<tr><td>xc5vfx200t</td>
<td>0b000011111</td>
</tr>

<tr><td>xq5vfx200t</td>
<td>0b000011111</td>
</tr>

<tr><td>xc5vtx150t</td>
<td>0b000011101</td>
</tr>

<tr><td>xc5vtx240t</td>
<td>0b000011110</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex5/center.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex5/ppc.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex5/center.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex5/ppc.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
